
---------- Begin Simulation Statistics ----------
final_tick                                 1105606000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181841                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406852                       # Number of bytes of host memory used
host_op_rate                                   317757                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.58                       # Real time elapsed on the host
host_tick_rate                               95480309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2105592                       # Number of instructions simulated
sim_ops                                       3679431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001106                       # Number of seconds simulated
sim_ticks                                  1105606000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               442775                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            468282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             241384                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          442775                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           201391                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495625                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11952                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12260                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2412912                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1954806                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24457                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     352765                       # Number of branches committed
system.cpu.commit.bw_lim_events                611564                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          880883                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2105592                       # Number of instructions committed
system.cpu.commit.committedOps                3679431                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2361345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.558193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726112                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1158652     49.07%     49.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       182338      7.72%     56.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       175536      7.43%     64.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       233255      9.88%     74.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       611564     25.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2361345                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      80857                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10087                       # Number of function calls committed.
system.cpu.commit.int_insts                   3618824                       # Number of committed integer instructions.
system.cpu.commit.loads                        503222                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21079      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2887954     78.49%     79.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1564      0.04%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      1.04%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3156      0.09%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.17%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12369      0.34%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13286      0.36%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           8967      0.24%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          483060     13.13%     94.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168419      4.58%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20162      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12491      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3679431                       # Class of committed instruction
system.cpu.commit.refs                         684132                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2105592                       # Number of Instructions Simulated
system.cpu.committedOps                       3679431                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.312703                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.312703                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8231                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34653                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50458                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4550                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022649                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4777223                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   303020                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1161878                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24519                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89264                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      585702                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2002                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      200338                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      495625                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    246665                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2237985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4677                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2871374                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           772                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49038                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179313                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             337890                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             253336                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038841                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2601330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.942618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930469                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1231685     47.35%     47.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75218      2.89%     50.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60956      2.34%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77624      2.98%     55.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1155847     44.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2601330                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    132948                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    72962                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    220872000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    220871600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    220871600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    220871600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    220871600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    220871600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8770000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8769600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       602400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       602400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4846400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4974000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5200800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5031600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80037200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80034000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80062800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80079600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1685446400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28940                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   382458                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.521792                       # Inst execution rate
system.cpu.iew.exec_refs                       787625                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     200325                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693361                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                617699                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                959                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               564                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210496                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4560272                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                587300                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34575                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4206257                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3417                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8130                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24519                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14437                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           619                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41013                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114475                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29585                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             74                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20711                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8229                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5875078                       # num instructions consuming a value
system.cpu.iew.wb_count                       4184158                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567565                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3334490                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.513797                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4191111                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6513406                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3605895                       # number of integer regfile writes
system.cpu.ipc                               0.761787                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.761787                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27216      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3313077     78.12%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1600      0.04%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42249      1.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4738      0.11%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1288      0.03%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6939      0.16%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16160      0.38%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15168      0.36%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                9565      0.23%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2300      0.05%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               571124     13.47%     94.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              189151      4.46%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26440      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13821      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4240836                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   98249                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              197827                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        94701                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             141881                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4115371                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10903174                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4089457                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5299294                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4559129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4240836                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1143                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          880830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18003                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            383                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1315883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2601330                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.630257                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669896                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1169077     44.94%     44.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176107      6.77%     51.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              306069     11.77%     63.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              347717     13.37%     76.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              602360     23.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2601330                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.534302                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      246797                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8058                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2775                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               617699                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210496                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1587851                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2764016                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  840188                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5015311                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46966                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   353559                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13974                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4471                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12280464                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4701999                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6405588                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1192080                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72064                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24519                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170408                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1390251                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            170445                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7458942                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20576                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                900                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208063                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            953                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6310095                       # The number of ROB reads
system.cpu.rob.rob_writes                     9361517                       # The number of ROB writes
system.cpu.timesIdled                            1643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38562                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              439                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          680                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            680                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               96                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12284                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1355                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8139                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1331                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12284                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       958080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       958080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  958080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13615                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11437021                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29566279                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17823                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4145                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24077                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                960                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2098                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2098                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17823                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8441                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50037                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58478                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1267648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1453184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10546                       # Total snoops (count)
system.l2bus.snoopTraffic                       87040                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30462                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014838                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120907                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30010     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      452      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30462                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20426397                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19107380                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3480798                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1105606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       243074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           243074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       243074                       # number of overall hits
system.cpu.icache.overall_hits::total          243074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3590                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3590                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3590                       # number of overall misses
system.cpu.icache.overall_misses::total          3590                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178447200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178447200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178447200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178447200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       246664                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       246664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       246664                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       246664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014554                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014554                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014554                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014554                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49706.740947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49706.740947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49706.740947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49706.740947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          690                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          690                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          690                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          690                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2900                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2900                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2900                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2900                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143901200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143901200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143901200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143901200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011757                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011757                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011757                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011757                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49621.103448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49621.103448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49621.103448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49621.103448                       # average overall mshr miss latency
system.cpu.icache.replacements                   2644                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       243074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          243074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3590                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3590                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178447200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178447200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       246664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       246664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49706.740947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49706.740947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          690                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          690                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2900                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2900                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143901200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143901200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49621.103448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49621.103448                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.513235                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              235085                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2644                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.912632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.513235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            496228                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           496228                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       689719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           689719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       689719                       # number of overall hits
system.cpu.dcache.overall_hits::total          689719                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34812                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34812                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34812                       # number of overall misses
system.cpu.dcache.overall_misses::total         34812                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684954799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684954799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684954799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684954799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       724531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       724531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       724531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       724531                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048048                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48401.551161                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48401.551161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48401.551161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48401.551161                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28689                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.780769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1795                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2788                       # number of writebacks
system.cpu.dcache.writebacks::total              2788                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22192                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22192                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4401                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17021                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    578154799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    578154799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    578154799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250073656                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828228455                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017418                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017418                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017418                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45812.583122                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45812.583122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45812.583122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56822.007726                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48659.212443                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15997                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       510937                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          510937                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580962400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580962400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       543613                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       543613                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48382.984453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48382.984453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477174800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477174800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45345.889955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45345.889955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       178782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         178782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103992399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103992399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48685.580056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48685.580056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100979999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100979999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011591                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011591                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48154.505961                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48154.505961                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4401                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4401                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250073656                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250073656                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56822.007726                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56822.007726                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.268056                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.648747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   742.710127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   235.557929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.725303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.230037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.205078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1466083                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1466083                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             924                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4975                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          938                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6837                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            924                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4975                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          938                       # number of overall hits
system.l2cache.overall_hits::total               6837                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1973                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7643                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3463                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13079                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1973                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7643                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3463                       # number of overall misses
system.l2cache.overall_misses::total            13079                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132629600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    520923200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239750775                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893303575                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132629600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    520923200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239750775                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893303575                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2897                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12618                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4401                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19916                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2897                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12618                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4401                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19916                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.681049                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.605722                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.786867                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656708                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.681049                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.605722                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.786867                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656708                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67222.301064                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68156.901740                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69232.103667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68300.602110                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67222.301064                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68156.901740                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69232.103667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68300.602110                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1355                       # number of writebacks
system.l2cache.writebacks::total                 1355                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1973                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7631                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3444                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13048                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1973                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7631                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3444                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13615                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116845600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    459492400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211552394                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787890394                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116845600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    459492400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211552394                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33847074                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821737468                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.681049                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.604771                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.782549                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655152                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.681049                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.604771                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.782549                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683621                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59222.301064                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60213.916918                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61426.362950                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60383.997088                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59222.301064                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60213.916918                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61426.362950                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59695.015873                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60355.304297                       # average overall mshr miss latency
system.l2cache.replacements                      9581                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2790                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2790                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2790                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2790                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33847074                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33847074                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59695.015873                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59695.015873                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          762                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              762                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1336                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1336                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92070800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92070800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2098                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2098                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.636797                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.636797                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68915.269461                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68915.269461                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1331                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1331                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81266800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81266800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.634414                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.634414                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61056.949662                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61056.949662                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          924                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4213                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          938                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6075                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1973                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6307                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3463                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11743                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132629600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428852400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239750775                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    801232775                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2897                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10520                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4401                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17818                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.681049                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.599525                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.786867                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659053                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67222.301064                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67996.258126                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69232.103667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68230.671464                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1973                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6300                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3444                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11717                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116845600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378225600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211552394                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706623594                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.681049                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.598859                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.782549                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657593                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59222.301064                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60035.809524                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61426.362950                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60307.552616                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3718.949424                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26116                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9581                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.725812                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.907156                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.827410                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2364.730426                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   904.698913                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   142.785518                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003395                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071491                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577327                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220874                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034860                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907947                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1168                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2928                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.285156                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               322061                       # Number of tag accesses
system.l2cache.tags.data_accesses              322061                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1105606000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              871360                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86720                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86720                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1973                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7631                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3444                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13615                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1355                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1355                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114210668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          441734216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199362160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32821819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788128863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114210668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114210668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78436622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78436622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78436622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114210668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         441734216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199362160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32821819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             866565485                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1110669200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               51067198                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407876                       # Number of bytes of host memory used
host_op_rate                                 89161221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              122371397                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2109362                       # Number of instructions simulated
sim_ops                                       3687825                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5063200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1641                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               197                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1600                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                509                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1641                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1132                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1793                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      70                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          153                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      6406                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3264                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               197                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        884                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1250                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4701                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 3770                       # Number of instructions committed
system.cpu.commit.committedOps                   8394                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         8771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.957017                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.481732                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5625     64.13%     64.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          847      9.66%     73.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          600      6.84%     80.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          449      5.12%     85.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1250     14.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         8771                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                      7889                       # Number of committed integer instructions.
system.cpu.commit.loads                          1240                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          239      2.85%      2.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             5861     69.82%     72.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     72.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.71%     73.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.35%     73.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.57%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.52%     74.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.77%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      1.05%     76.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.52%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.42%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1046     12.46%     90.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            533      6.35%     96.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      2.31%     98.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      1.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              8394                       # Class of committed instruction
system.cpu.commit.refs                           1881                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        3770                       # Number of Instructions Simulated
system.cpu.committedOps                          8394                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.357560                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.357560                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4626                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  14774                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1395                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3524                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    197                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   335                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1688                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            15                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         790                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1793                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       926                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          8163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    62                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           7613                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     394                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.141650                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                579                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.601438                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              10077                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.642751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.906714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5575     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      242      2.40%     57.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      260      2.58%     60.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      208      2.06%     62.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3792     37.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                10077                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1253                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      764                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       536800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       536800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       536800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       536800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       536800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       536800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       254000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       253600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        4511200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  248                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1092                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.898088                       # Inst execution rate
system.cpu.iew.exec_refs                         2469                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        790                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2231                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1854                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                52                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  855                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               13096                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1679                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               277                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 11368                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     31                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    39                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    197                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    77                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               93                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          614                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          215                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          209                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             39                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     13395                       # num instructions consuming a value
system.cpu.iew.wb_count                         11220                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.584323                       # average fanout of values written-back
system.cpu.iew.wb_producers                      7827                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.886396                       # insts written-back per cycle
system.cpu.iew.wb_sent                          11268                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    16312                       # number of integer regfile reads
system.cpu.int_regfile_writes                    8577                       # number of integer regfile writes
system.cpu.ipc                               0.297835                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.297835                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               367      3.15%      3.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  8053     69.16%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    80      0.69%     73.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  62      0.53%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  58      0.50%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   58      0.50%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  145      1.25%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  135      1.16%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.50%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 73      0.63%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1395     11.98%     90.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 698      5.99%     96.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             346      2.97%     99.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            116      1.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  11644                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1061                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2145                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          974                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1943                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  10216                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              31345                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        10246                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             15854                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      13064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     11644                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               124                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         10077                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.155503                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.563126                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5910     58.65%     58.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 832      8.26%     66.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 789      7.83%     74.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 950      9.43%     84.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1596     15.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           10077                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.919893                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         926                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                22                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               16                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1854                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 855                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4456                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                            12658                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2855                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  9506                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    249                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1606                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    481                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 36703                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  14166                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               16318                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3616                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    608                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    197                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1285                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6813                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1963                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            20939                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            518                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       677                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        20616                       # The number of ROB reads
system.cpu.rob.rob_writes                       27503                       # The number of ROB writes
system.cpu.timesIdled                              24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           96                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            192                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           54                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 51                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            51                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                55                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      55    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  55                       # Request fanout histogram
system.membus.reqLayer2.occupancy               46800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy             119000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  92                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               139                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             92                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     288                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                56                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                152                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.052632                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.224035                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      144     94.74%     94.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      5.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  152                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               55200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                86396                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               60000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5063200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          860                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              860                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          860                       # number of overall hits
system.cpu.icache.overall_hits::total             860                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2924800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2924800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2924800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2924800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          926                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          926                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          926                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          926                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.071274                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.071274                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.071274                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.071274                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44315.151515                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44315.151515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44315.151515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44315.151515                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2260000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2260000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053996                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        45200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        45200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        45200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        45200                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          860                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             860                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2924800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2924800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.071274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.071274                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44315.151515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44315.151515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        45200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        45200                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                50                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             69.980000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1902                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1902                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2139                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2139                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2139                       # number of overall hits
system.cpu.dcache.overall_hits::total            2139                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           93                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             93                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           93                       # number of overall misses
system.cpu.dcache.overall_misses::total            93                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3646800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3646800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3646800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3646800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2232                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2232                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041667                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39212.903226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39212.903226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39212.903226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39212.903226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           50                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1943200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1943200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1943200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1971196                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019265                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019265                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019265                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45190.697674                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45190.697674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45190.697674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42852.086957                       # average overall mshr miss latency
system.cpu.dcache.replacements                     46                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3291200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3291200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        37400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        37400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1644000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1644000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42153.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42153.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       355600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       355600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        71120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        71120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       299200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       299200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        74800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        74800                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2520                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                46                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.782609                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.599859                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.400141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          200                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          824                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.195312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4510                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  41                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 41                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            31                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                55                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           31                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           24                       # number of overall misses
system.l2cache.overall_misses::total               55                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2038400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1730800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3769200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2038400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1730800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3769200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           50                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           43                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              96                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           50                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           43                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             96                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.620000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.558140                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.572917                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.620000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.558140                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.572917                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65754.838710                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 72116.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68530.909091                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65754.838710                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 72116.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68530.909091                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1790400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1538800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3329200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1790400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1538800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3329200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.620000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.558140                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.572917                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.620000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.558140                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.572917                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57754.838710                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64116.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60530.909091                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57754.838710                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64116.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60530.909091                       # average overall mshr miss latency
system.l2cache.replacements                        56                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       294400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       294400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        73600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        73600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       262400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       262400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        65600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        65600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           41                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           51                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2038400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1436400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3474800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           92                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.620000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.512821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.554348                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65754.838710                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        71820                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68133.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           51                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1790400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1276400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3066800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.620000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.512821                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.554348                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57754.838710                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        63820                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60133.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   56                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.196429                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.214726                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1064.981754                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1833.402511                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1018.401009                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          139                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009818                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.260005                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.447608                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.248633                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033936                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1006                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          869                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1933                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280518                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719482                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1592                       # Number of tag accesses
system.l2cache.tags.data_accesses                1592                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5063200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   55                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          391847053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          303365461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              695212514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     391847053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         391847053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        25280455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              25280455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        25280455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         391847053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         303365461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             720492969                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1138500800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8295515                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412996                       # Number of bytes of host memory used
host_op_rate                                 14520047                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              108361577                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2129839                       # Number of instructions simulated
sim_ops                                       3729058                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27831600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7360                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1038                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7014                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2141                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7360                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5219                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8027                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     392                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          866                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     26754                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17789                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1060                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4123                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6238                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20508                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20477                       # Number of instructions committed
system.cpu.commit.committedOps                  41233                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41992                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.981925                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.509303                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27056     64.43%     64.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3559      8.48%     72.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2695      6.42%     79.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2444      5.82%     85.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6238     14.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41992                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     40082                       # Number of committed integer instructions.
system.cpu.commit.loads                          6114                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            30066     72.92%     73.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              13      0.03%     73.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.55%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.34%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.54%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.26%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.49%     75.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.75%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.63%     77.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5264     12.77%     90.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2641      6.41%     96.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      2.06%     98.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             41233                       # Class of committed instruction
system.cpu.commit.refs                           9317                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20477                       # Number of Instructions Simulated
system.cpu.committedOps                         41233                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.397910                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.397910                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           81                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          206                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          367                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            25                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17463                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  69744                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11134                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16802                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1065                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1416                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8034                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            95                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4046                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8027                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4362                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         33822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   402                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          38117                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           147                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2130                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.115365                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12814                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2533                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.547823                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.606683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.902811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27020     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1114      2.33%     58.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1047      2.19%     60.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1076      2.25%     63.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17623     36.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47880                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3922                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2363                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2681200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2681200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2681200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       130800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       132400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1257200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1256000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1260000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1260000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       21935600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1293                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4971                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.774055                       # Inst execution rate
system.cpu.iew.exec_refs                        12040                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4036                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10585                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9067                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4627                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               61730                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8004                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1580                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 53858                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   353                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1065                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   418                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              379                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2955                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1424                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1148                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            145                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     61595                       # num instructions consuming a value
system.cpu.iew.wb_count                         53104                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609676                       # average fanout of values written-back
system.cpu.iew.wb_producers                     37553                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.763219                       # insts written-back per cycle
system.cpu.iew.wb_sent                          53406                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    77395                       # number of integer regfile reads
system.cpu.int_regfile_writes                   41960                       # number of integer regfile writes
system.cpu.ipc                               0.294299                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.294299                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      1.08%      1.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 40212     72.54%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   14      0.03%     73.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   265      0.48%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 195      0.35%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 244      0.44%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  138      0.25%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  368      0.66%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  395      0.71%     76.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 291      0.52%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                131      0.24%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7207     13.00%     90.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3549      6.40%     96.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1162      2.10%     98.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            665      1.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  55435                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3641                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7338                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3436                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5448                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  51195                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             151835                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        49668                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             76795                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      61403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     55435                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 327                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               420                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            199                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47880                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.157790                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.572074                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28335     59.18%     59.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3537      7.39%     66.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3892      8.13%     74.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4350      9.09%     83.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7766     16.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47880                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.796720                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4388                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            59                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               177                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              206                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9067                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4627                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   23226                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            69579                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12079                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 49309                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    558                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12114                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    415                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                169805                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  67042                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               78128                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17158                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1525                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1065                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2748                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28844                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5387                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            98637                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2716                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2638                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        97495                       # The number of ROB reads
system.cpu.rob.rob_writes                      129412                       # The number of ROB writes
system.cpu.timesIdled                             257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           44                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1443                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               44                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           753                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              340                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           384                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               391                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     391    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 391                       # Request fanout histogram
system.membus.reqLayer2.occupancy              336843                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             844657                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 711                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           101                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1019                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            712                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1360                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          804                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2164                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               402                       # Total snoops (count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1124                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042705                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.202280                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1076     95.73%     95.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      4.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1124                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              321600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               655949                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              543600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27831600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3802                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3802                       # number of overall hits
system.cpu.icache.overall_hits::total            3802                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          560                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            560                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          560                       # number of overall misses
system.cpu.icache.overall_misses::total           560                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23392400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23392400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23392400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23392400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4362                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4362                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4362                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4362                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.128381                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.128381                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.128381                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.128381                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41772.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41772.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41772.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41772.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          126                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          106                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          454                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18026000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18026000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18026000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18026000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104081                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39704.845815                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39704.845815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39704.845815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39704.845815                       # average overall mshr miss latency
system.cpu.icache.replacements                    453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3802                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3802                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          560                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           560                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23392400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23392400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.128381                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.128381                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41772.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41772.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18026000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18026000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39704.845815                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39704.845815                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               12555                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               709                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.708039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9177                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9177                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10380                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10380                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10380                       # number of overall hits
system.cpu.dcache.overall_hits::total           10380                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          446                       # number of overall misses
system.cpu.dcache.overall_misses::total           446                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18539600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18539600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18539600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18539600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10826                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10826                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10826                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10826                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041197                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041197                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041197                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041197                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41568.609865                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41568.609865                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41568.609865                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41568.609865                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           79                       # number of writebacks
system.cpu.dcache.writebacks::total                79                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           46                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9071600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9071600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9071600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2663549                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11735149                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020506                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020506                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020506                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024755                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40863.063063                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40863.063063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40863.063063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57903.239130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43787.869403                       # average overall mshr miss latency
system.cpu.dcache.replacements                    268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18057600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18057600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41416.513761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41416.513761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8597600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8597600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40554.716981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40554.716981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       482000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       482000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        48200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        48200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       474000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       474000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        47400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        47400                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2663549                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2663549                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57903.239130                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57903.239130                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               82792                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.080495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   837.506863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   186.493137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.166992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.833008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21920                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21920                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             223                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             102                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 332                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            223                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            102                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                332                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           231                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           120                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               390                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          231                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          120                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           39                       # number of overall misses
system.l2cache.overall_misses::total              390                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15606000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7938800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2580756                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26125556                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15606000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7938800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2580756                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26125556                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          454                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          222                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             722                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          454                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          222                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           46                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            722                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.508811                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.540541                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.847826                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.540166                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.508811                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.540541                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.847826                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.540166                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67558.441558                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66156.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66173.230769                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66988.605128                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67558.441558                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66156.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66173.230769                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66988.605128                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             22                       # number of writebacks
system.l2cache.writebacks::total                   22                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          231                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          120                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          231                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          120                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13766000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6978800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2268756                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23013556                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13766000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6978800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2268756                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       115197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23128753                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.508811                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.540541                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.847826                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.540166                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.508811                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.540541                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.847826                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.542936                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59593.073593                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58156.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58173.230769                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59009.117949                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59593.073593                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58156.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58173.230769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 57598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59001.920918                       # average overall mshr miss latency
system.l2cache.replacements                       399                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           79                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           79                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           79                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           79                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       115197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       115197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 57598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 57598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       436800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       436800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.700000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        62400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        62400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       380800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       380800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        54400                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        54400                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          223                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           99                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          329                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          231                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          383                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15606000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7502000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2580756                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25688756                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          454                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          712                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.508811                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.533019                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.847826                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.537921                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67558.441558                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66389.380531                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66173.230769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67072.469974                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          113                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          383                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13766000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6598000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2268756                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22632756                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.508811                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.533019                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.847826                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.537921                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59593.073593                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58389.380531                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58173.230769                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59093.357702                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14059                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4495                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.127697                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.110349                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1151.514987                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1795.078959                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   971.882189                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   134.413515                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010525                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.281132                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.438252                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.237276                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032816                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1047                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3049                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          905                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          851                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1976                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255615                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744385                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11935                       # Number of tag accesses
system.l2cache.tags.data_accesses               11935                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27831600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14720                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14720                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              230                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              120                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  391                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            22                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  22                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          528895213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          275945328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     89682232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4599089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              899121861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     528895213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         528895213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        50589977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              50589977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        50589977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         528895213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         275945328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     89682232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4599089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             949711838                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
