Classic Timing Analyzer report for cpuVERILOG
Fri Jun 28 14:06:19 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                     ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 10.480 ns                        ; memory:memoria|in[2]     ; in[2]                            ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 178.03 MHz ( period = 5.617 ns ) ; memory:memoria|Opcode[2] ; UnidadeDeControle:controle|Tz[0] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; count[0]~reg0            ; memory:memoria|in[2]             ; clk        ; clk      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                  ;                          ;                                  ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------+----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 178.03 MHz ( period = 5.617 ns )               ; memory:memoria|Opcode[2]         ; UnidadeDeControle:controle|Tx[0] ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 178.03 MHz ( period = 5.617 ns )               ; memory:memoria|Opcode[2]         ; UnidadeDeControle:controle|Ty[0] ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 178.03 MHz ( period = 5.617 ns )               ; memory:memoria|Opcode[2]         ; UnidadeDeControle:controle|Ty[1] ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 178.03 MHz ( period = 5.617 ns )               ; memory:memoria|Opcode[2]         ; UnidadeDeControle:controle|Tz[2] ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 178.03 MHz ( period = 5.617 ns )               ; memory:memoria|Opcode[2]         ; UnidadeDeControle:controle|Tz[0] ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 179.28 MHz ( period = 5.578 ns )               ; memory:memoria|Opcode[1]         ; UnidadeDeControle:controle|Tx[0] ; clk        ; clk      ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; 179.28 MHz ( period = 5.578 ns )               ; memory:memoria|Opcode[1]         ; UnidadeDeControle:controle|Ty[0] ; clk        ; clk      ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; 179.28 MHz ( period = 5.578 ns )               ; memory:memoria|Opcode[1]         ; UnidadeDeControle:controle|Ty[1] ; clk        ; clk      ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; 179.28 MHz ( period = 5.578 ns )               ; memory:memoria|Opcode[1]         ; UnidadeDeControle:controle|Tz[2] ; clk        ; clk      ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; 179.28 MHz ( period = 5.578 ns )               ; memory:memoria|Opcode[1]         ; UnidadeDeControle:controle|Tz[0] ; clk        ; clk      ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; 185.19 MHz ( period = 5.400 ns )               ; memory:memoria|Opcode[0]         ; UnidadeDeControle:controle|Tx[0] ; clk        ; clk      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 185.19 MHz ( period = 5.400 ns )               ; memory:memoria|Opcode[0]         ; UnidadeDeControle:controle|Ty[0] ; clk        ; clk      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 185.19 MHz ( period = 5.400 ns )               ; memory:memoria|Opcode[0]         ; UnidadeDeControle:controle|Ty[1] ; clk        ; clk      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 185.19 MHz ( period = 5.400 ns )               ; memory:memoria|Opcode[0]         ; UnidadeDeControle:controle|Tz[2] ; clk        ; clk      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 185.19 MHz ( period = 5.400 ns )               ; memory:memoria|Opcode[0]         ; UnidadeDeControle:controle|Tz[0] ; clk        ; clk      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; 224.32 MHz ( period = 4.458 ns )               ; memory:memoria|in[1]             ; RegistratorX:regx|outx[1]        ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; 224.32 MHz ( period = 4.458 ns )               ; memory:memoria|in[2]             ; RegistratorX:regx|outx[2]        ; clk        ; clk      ; None                        ; None                      ; 0.155 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; UnidadeDeControle:controle|Tz[0] ; RegistratorZ:regz|out[0]         ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; UnidadeDeControle:controle|Tz[0] ; RegistratorZ:regz|out[1]         ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; UnidadeDeControle:controle|Tz[0] ; RegistratorZ:regz|out[2]         ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 359.20 MHz ( period = 2.784 ns )               ; UnidadeDeControle:controle|Tz[0] ; RegistratorZ:regz|out[3]         ; clk        ; clk      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 394.17 MHz ( period = 2.537 ns )               ; UnidadeDeControle:controle|Tz[2] ; RegistratorY:regy|outy[1]        ; clk        ; clk      ; None                        ; None                      ; 2.353 ns                ;
; N/A   ; 394.17 MHz ( period = 2.537 ns )               ; UnidadeDeControle:controle|Tz[2] ; RegistratorY:regy|outy[3]        ; clk        ; clk      ; None                        ; None                      ; 2.353 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns )               ; UnidadeDeControle:controle|Tz[2] ; RegistratorZ:regz|out[0]         ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns )               ; UnidadeDeControle:controle|Tz[2] ; RegistratorZ:regz|out[1]         ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns )               ; UnidadeDeControle:controle|Tz[2] ; RegistratorZ:regz|out[2]         ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns )               ; UnidadeDeControle:controle|Tz[2] ; RegistratorZ:regz|out[3]         ; clk        ; clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; 417.19 MHz ( period = 2.397 ns )               ; UnidadeDeControle:controle|Ty[1] ; RegistratorY:regy|outy[1]        ; clk        ; clk      ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; 417.19 MHz ( period = 2.397 ns )               ; UnidadeDeControle:controle|Ty[1] ; RegistratorY:regy|outy[3]        ; clk        ; clk      ; None                        ; None                      ; 2.213 ns                ;
; N/A   ; 460.41 MHz ( period = 2.172 ns )               ; UnidadeDeControle:controle|Ty[0] ; RegistratorY:regy|outy[1]        ; clk        ; clk      ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; 460.41 MHz ( period = 2.172 ns )               ; UnidadeDeControle:controle|Ty[0] ; RegistratorY:regy|outy[3]        ; clk        ; clk      ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; 465.33 MHz ( period = 2.149 ns )               ; RegistratorX:regx|outx[2]        ; RegistratorY:regy|outy[3]        ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; 480.77 MHz ( period = 2.080 ns )               ; RegistratorX:regx|outx[1]        ; RegistratorY:regy|outy[2]        ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UnidadeDeControle:controle|Tx[0] ; RegistratorX:regx|outx[1]        ; clk        ; clk      ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UnidadeDeControle:controle|Tx[0] ; RegistratorX:regx|outx[2]        ; clk        ; clk      ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorX:regx|outx[2]        ; RegistratorY:regy|outy[2]        ; clk        ; clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorX:regx|outx[1]        ; RegistratorY:regy|outy[3]        ; clk        ; clk      ; None                        ; None                      ; 1.756 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[1]        ; RegistratorY:regy|outy[0]        ; clk        ; clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[2]        ; RegistratorZ:regz|out[2]         ; clk        ; clk      ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[1]        ; RegistratorZ:regz|out[1]         ; clk        ; clk      ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UnidadeDeControle:controle|Ty[1] ; RegistratorY:regy|outy[0]        ; clk        ; clk      ; None                        ; None                      ; 1.500 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UnidadeDeControle:controle|Ty[0] ; RegistratorY:regy|outy[0]        ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]~reg0                    ; count[3]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorX:regx|outx[1]        ; RegistratorY:regy|outy[1]        ; clk        ; clk      ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[0]        ; RegistratorY:regy|outy[1]        ; clk        ; clk      ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[3]        ; RegistratorZ:regz|out[3]         ; clk        ; clk      ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]~reg0                    ; count[3]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]~reg0                    ; count[3]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[3]        ; RegistratorY:regy|outy[3]        ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[1]        ; RegistratorY:regy|outy[2]        ; clk        ; clk      ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UnidadeDeControle:controle|Tz[2] ; RegistratorY:regy|outy[0]        ; clk        ; clk      ; None                        ; None                      ; 1.132 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UnidadeDeControle:controle|Ty[1] ; RegistratorY:regy|outy[2]        ; clk        ; clk      ; None                        ; None                      ; 1.064 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[1]        ; RegistratorY:regy|outy[3]        ; clk        ; clk      ; None                        ; None                      ; 0.970 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[3]        ; RegistratorY:regy|outy[2]        ; clk        ; clk      ; None                        ; None                      ; 0.963 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]~reg0                    ; count[2]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]~reg0                    ; count[1]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]~reg0                    ; count[1]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UnidadeDeControle:controle|Ty[0] ; RegistratorY:regy|outy[2]        ; clk        ; clk      ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[2]        ; RegistratorY:regy|outy[3]        ; clk        ; clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UnidadeDeControle:controle|Tz[2] ; RegistratorY:regy|outy[2]        ; clk        ; clk      ; None                        ; None                      ; 0.702 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]~reg0                    ; count[2]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[0]        ; RegistratorZ:regz|out[0]         ; clk        ; clk      ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[1]~reg0                    ; count[1]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[2]~reg0                    ; count[2]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[3]~reg0                    ; count[3]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[0]        ; RegistratorY:regy|outy[0]        ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[2]        ; RegistratorY:regy|outy[1]        ; clk        ; clk      ; None                        ; None                      ; 0.445 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[0]~reg0                    ; count[0]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[1]        ; RegistratorY:regy|outy[1]        ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegistratorY:regy|outy[2]        ; RegistratorY:regy|outy[2]        ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[3]~reg0                    ; count[2]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; count[3]~reg0                    ; count[1]~reg0                    ; clk        ; clk      ; None                        ; None                      ; 0.433 ns                ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                ;
+------------------------------------------+---------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From          ; To                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; count[0]~reg0 ; memory:memoria|in[2]     ; clk        ; clk      ; None                       ; None                       ; 0.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[1]~reg0 ; memory:memoria|in[1]     ; clk        ; clk      ; None                       ; None                       ; 0.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[0]~reg0 ; memory:memoria|Opcode[0] ; clk        ; clk      ; None                       ; None                       ; 1.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[2]~reg0 ; memory:memoria|Opcode[2] ; clk        ; clk      ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[1]~reg0 ; memory:memoria|Opcode[1] ; clk        ; clk      ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; count[3]~reg0 ; count[1]~reg0            ; clk        ; clk      ; None                       ; None                       ; 0.433 ns                 ;
+------------------------------------------+---------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tco                                                                                           ;
+-------+--------------+------------+----------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                             ; To        ; From Clock ;
+-------+--------------+------------+----------------------------------+-----------+------------+
; N/A   ; None         ; 10.480 ns  ; memory:memoria|in[2]             ; in[2]     ; clk        ;
; N/A   ; None         ; 10.207 ns  ; memory:memoria|Opcode[0]         ; Opcode[0] ; clk        ;
; N/A   ; None         ; 10.010 ns  ; memory:memoria|Opcode[2]         ; Opcode[2] ; clk        ;
; N/A   ; None         ; 9.900 ns   ; memory:memoria|Opcode[1]         ; Opcode[1] ; clk        ;
; N/A   ; None         ; 9.778 ns   ; memory:memoria|in[1]             ; in[1]     ; clk        ;
; N/A   ; None         ; 8.093 ns   ; RegistratorY:regy|outy[2]        ; outula[2] ; clk        ;
; N/A   ; None         ; 8.037 ns   ; RegistratorX:regx|outx[2]        ; outula[3] ; clk        ;
; N/A   ; None         ; 7.893 ns   ; RegistratorY:regy|outy[1]        ; outula[2] ; clk        ;
; N/A   ; None         ; 7.816 ns   ; RegistratorX:regx|outx[1]        ; outula[3] ; clk        ;
; N/A   ; None         ; 7.523 ns   ; RegistratorX:regx|outx[1]        ; outula[2] ; clk        ;
; N/A   ; None         ; 7.287 ns   ; RegistratorX:regx|outx[1]        ; outx[1]   ; clk        ;
; N/A   ; None         ; 7.273 ns   ; RegistratorX:regx|outx[2]        ; outula[2] ; clk        ;
; N/A   ; None         ; 7.259 ns   ; RegistratorY:regy|outy[3]        ; outula[3] ; clk        ;
; N/A   ; None         ; 7.079 ns   ; count[0]~reg0                    ; count[0]  ; clk        ;
; N/A   ; None         ; 7.042 ns   ; RegistratorY:regy|outy[1]        ; outula[3] ; clk        ;
; N/A   ; None         ; 6.875 ns   ; count[1]~reg0                    ; count[1]  ; clk        ;
; N/A   ; None         ; 6.793 ns   ; RegistratorY:regy|outy[2]        ; outula[3] ; clk        ;
; N/A   ; None         ; 6.644 ns   ; count[2]~reg0                    ; count[2]  ; clk        ;
; N/A   ; None         ; 6.472 ns   ; RegistratorY:regy|outy[1]        ; outula[1] ; clk        ;
; N/A   ; None         ; 6.320 ns   ; UnidadeDeControle:controle|Ty[1] ; Ty[1]     ; clk        ;
; N/A   ; None         ; 6.310 ns   ; RegistratorY:regy|outy[3]        ; outy[3]   ; clk        ;
; N/A   ; None         ; 6.116 ns   ; UnidadeDeControle:controle|Tx[0] ; Tx[0]     ; clk        ;
; N/A   ; None         ; 6.089 ns   ; RegistratorY:regy|outy[0]        ; outy[0]   ; clk        ;
; N/A   ; None         ; 6.054 ns   ; RegistratorX:regx|outx[1]        ; outula[1] ; clk        ;
; N/A   ; None         ; 5.985 ns   ; RegistratorY:regy|outy[1]        ; outy[1]   ; clk        ;
; N/A   ; None         ; 5.982 ns   ; UnidadeDeControle:controle|Tz[0] ; Tz[0]     ; clk        ;
; N/A   ; None         ; 5.934 ns   ; RegistratorY:regy|outy[2]        ; outy[2]   ; clk        ;
; N/A   ; None         ; 5.778 ns   ; UnidadeDeControle:controle|Tz[2] ; Tz[2]     ; clk        ;
; N/A   ; None         ; 5.778 ns   ; UnidadeDeControle:controle|Tz[2] ; Ty[2]     ; clk        ;
; N/A   ; None         ; 5.696 ns   ; UnidadeDeControle:controle|Ty[0] ; Ty[0]     ; clk        ;
; N/A   ; None         ; 5.625 ns   ; count[3]~reg0                    ; count[3]  ; clk        ;
; N/A   ; None         ; 5.480 ns   ; RegistratorZ:regz|out[1]         ; out[1]    ; clk        ;
; N/A   ; None         ; 5.473 ns   ; RegistratorX:regx|outx[2]        ; outx[2]   ; clk        ;
; N/A   ; None         ; 5.440 ns   ; RegistratorY:regy|outy[0]        ; outula[0] ; clk        ;
; N/A   ; None         ; 5.422 ns   ; RegistratorZ:regz|out[0]         ; out[0]    ; clk        ;
; N/A   ; None         ; 5.409 ns   ; RegistratorZ:regz|out[3]         ; out[3]    ; clk        ;
; N/A   ; None         ; 5.172 ns   ; RegistratorZ:regz|out[2]         ; out[2]    ; clk        ;
+-------+--------------+------------+----------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Jun 28 14:06:18 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "memory:memoria|in[1]" is a latch
    Warning: Node "memory:memoria|Opcode[2]" is a latch
    Warning: Node "memory:memoria|Opcode[1]" is a latch
    Warning: Node "memory:memoria|Opcode[0]" is a latch
    Warning: Node "memory:memoria|in[2]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "memory:memoria|Mux7~0" as buffer
    Info: Detected gated clock "memory:memoria|Mux2~0" as buffer
    Info: Detected ripple clock "count[2]~reg0" as buffer
    Info: Detected ripple clock "count[1]~reg0" as buffer
    Info: Detected ripple clock "count[0]~reg0" as buffer
Info: Clock "clk" has Internal fmax of 178.03 MHz between source register "memory:memoria|Opcode[2]" and destination register "UnidadeDeControle:controle|Tx[0]" (period= 5.617 ns)
    Info: + Longest register to register delay is 1.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y12_N12; Fanout = 7; REG Node = 'memory:memoria|Opcode[2]'
        Info: 2: + IC(0.292 ns) + CELL(0.228 ns) = 0.520 ns; Loc. = LCCOMB_X6_Y12_N16; Fanout = 5; COMB Node = 'UnidadeDeControle:controle|Tx[0]~0'
        Info: 3: + IC(0.218 ns) + CELL(0.746 ns) = 1.484 ns; Loc. = LCFF_X6_Y12_N19; Fanout = 3; REG Node = 'UnidadeDeControle:controle|Tx[0]'
        Info: Total cell delay = 0.974 ns ( 65.63 % )
        Info: Total interconnect delay = 0.510 ns ( 34.37 % )
    Info: - Smallest clock skew is -4.043 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.485 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X6_Y12_N19; Fanout = 3; REG Node = 'UnidadeDeControle:controle|Tx[0]'
            Info: Total cell delay = 1.472 ns ( 59.24 % )
            Info: Total interconnect delay = 1.013 ns ( 40.76 % )
        Info: - Longest clock path from clock "clk" to source register is 6.528 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.538 ns) + CELL(0.712 ns) = 3.104 ns; Loc. = LCFF_X5_Y19_N19; Fanout = 7; REG Node = 'count[2]~reg0'
            Info: 3: + IC(0.235 ns) + CELL(0.225 ns) = 3.564 ns; Loc. = LCCOMB_X5_Y19_N22; Fanout = 1; COMB Node = 'memory:memoria|Mux7~0'
            Info: 4: + IC(1.997 ns) + CELL(0.000 ns) = 5.561 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'memory:memoria|Mux7~0clkctrl'
            Info: 5: + IC(0.914 ns) + CELL(0.053 ns) = 6.528 ns; Loc. = LCCOMB_X6_Y12_N12; Fanout = 7; REG Node = 'memory:memoria|Opcode[2]'
            Info: Total cell delay = 1.844 ns ( 28.25 % )
            Info: Total interconnect delay = 4.684 ns ( 71.75 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "count[0]~reg0" and destination pin or register "memory:memoria|in[2]" for clock "clk" (Hold time is 3.022 ns)
    Info: + Largest clock skew is 3.676 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.538 ns) + CELL(0.712 ns) = 3.104 ns; Loc. = LCFF_X5_Y19_N27; Fanout = 8; REG Node = 'count[1]~reg0'
            Info: 3: + IC(0.261 ns) + CELL(0.228 ns) = 3.593 ns; Loc. = LCCOMB_X5_Y19_N8; Fanout = 1; COMB Node = 'memory:memoria|Mux2~0'
            Info: 4: + IC(2.155 ns) + CELL(0.000 ns) = 5.748 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'memory:memoria|Mux2~0clkctrl'
            Info: 5: + IC(0.885 ns) + CELL(0.053 ns) = 6.686 ns; Loc. = LCCOMB_X5_Y19_N14; Fanout = 2; REG Node = 'memory:memoria|in[2]'
            Info: Total cell delay = 1.847 ns ( 27.62 % )
            Info: Total interconnect delay = 4.839 ns ( 72.38 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.010 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.538 ns) + CELL(0.618 ns) = 3.010 ns; Loc. = LCFF_X5_Y19_N1; Fanout = 8; REG Node = 'count[0]~reg0'
            Info: Total cell delay = 1.472 ns ( 48.90 % )
            Info: Total interconnect delay = 1.538 ns ( 51.10 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.560 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y19_N1; Fanout = 8; REG Node = 'count[0]~reg0'
        Info: 2: + IC(0.335 ns) + CELL(0.225 ns) = 0.560 ns; Loc. = LCCOMB_X5_Y19_N14; Fanout = 2; REG Node = 'memory:memoria|in[2]'
        Info: Total cell delay = 0.225 ns ( 40.18 % )
        Info: Total interconnect delay = 0.335 ns ( 59.82 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clk" to destination pin "in[2]" through register "memory:memoria|in[2]" is 10.480 ns
    Info: + Longest clock path from clock "clk" to source register is 6.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.538 ns) + CELL(0.712 ns) = 3.104 ns; Loc. = LCFF_X5_Y19_N27; Fanout = 8; REG Node = 'count[1]~reg0'
        Info: 3: + IC(0.261 ns) + CELL(0.228 ns) = 3.593 ns; Loc. = LCCOMB_X5_Y19_N8; Fanout = 1; COMB Node = 'memory:memoria|Mux2~0'
        Info: 4: + IC(2.155 ns) + CELL(0.000 ns) = 5.748 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'memory:memoria|Mux2~0clkctrl'
        Info: 5: + IC(0.885 ns) + CELL(0.053 ns) = 6.686 ns; Loc. = LCCOMB_X5_Y19_N14; Fanout = 2; REG Node = 'memory:memoria|in[2]'
        Info: Total cell delay = 1.847 ns ( 27.62 % )
        Info: Total interconnect delay = 4.839 ns ( 72.38 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.794 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y19_N14; Fanout = 2; REG Node = 'memory:memoria|in[2]'
        Info: 2: + IC(1.796 ns) + CELL(1.998 ns) = 3.794 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'in[2]'
        Info: Total cell delay = 1.998 ns ( 52.66 % )
        Info: Total interconnect delay = 1.796 ns ( 47.34 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 289 megabytes
    Info: Processing ended: Fri Jun 28 14:06:19 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


