reset_sys.vhd,vhdl,xil_defaultlib,../../../../E203_Zynq_7020.srcs/sources_1/ip/reset_sys/sim/reset_sys.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
