<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/black-parrot/bp_me/src/v/cce/bp_cce_inst_predecode.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/**</span>
<a name="l-2"></a><span class="cm"> *</span>
<a name="l-3"></a><span class="cm"> * Name:</span>
<a name="l-4"></a><span class="cm"> *   bp_cce_inst_predecode.v</span>
<a name="l-5"></a><span class="cm"> *</span>
<a name="l-6"></a><span class="cm"> * Description:</span>
<a name="l-7"></a><span class="cm"> *   The pre-decoder examines the branch and predict bits from the instruction, extracts the</span>
<a name="l-8"></a><span class="cm"> *   branch target from the instruction, and then outputs the next fetch PC.</span>
<a name="l-9"></a><span class="cm"> *   The next fetch PC is either current fetch PC + 1 or the branch target.</span>
<a name="l-10"></a><span class="cm"> *</span>
<a name="l-11"></a><span class="cm"> *   The pc_i signal comes directly from the fetch PC register (which has the same value as</span>
<a name="l-12"></a><span class="cm"> *   the registered address in the instruction RAM), and the instruction comes from the read of</span>
<a name="l-13"></a><span class="cm"> *   the instruction RAM.</span>
<a name="l-14"></a><span class="cm"> *</span>
<a name="l-15"></a><span class="cm"> *   The Fetch PC register, through the instruction RAM read, through pre-decode, and then</span>
<a name="l-16"></a><span class="cm"> *   through muxes to the input of the Fetch PC register for the next cycle is a likely critical</span>
<a name="l-17"></a><span class="cm"> *   path in the CCE.</span>
<a name="l-18"></a><span class="cm"> *</span>
<a name="l-19"></a><span class="cm"> */</span>
<a name="l-20"></a>
<a name="l-21"></a><span class="k">module</span> <span class="n">bp_cce_inst_predecode</span>
<a name="l-22"></a>  <span class="kn">import</span> <span class="nn">bp_cce_pkg::*</span><span class="p">;</span>
<a name="l-23"></a>  <span class="p">#(</span><span class="k">parameter</span> <span class="n">width_p</span> <span class="o">=</span> <span class="s">&quot;inv&quot;</span><span class="p">)</span>
<a name="l-24"></a>  <span class="p">(</span><span class="k">input</span> <span class="n">bp_cce_inst_s</span>                              <span class="n">inst_i</span>
<a name="l-25"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                            <span class="n">pc_i</span>
<a name="l-26"></a>   <span class="p">,</span> <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">predicted_next_pc_o</span>
<a name="l-27"></a>  <span class="p">);</span>
<a name="l-28"></a>
<a name="l-29"></a>  <span class="c1">//synopsys translate_off</span>
<a name="l-30"></a>  <span class="k">initial</span> <span class="k">begin</span>
<a name="l-31"></a>    <span class="k">assert</span><span class="p">(</span><span class="n">width_p</span> <span class="o">&lt;=</span> <span class="no">`bp_cce_inst_addr_width</span><span class="p">)</span>
<a name="l-32"></a>      <span class="k">else</span> <span class="n">$error</span><span class="p">(</span><span class="s">&quot;Desired address width is larger than address width used in instruction encoding&quot;</span><span class="p">);</span>
<a name="l-33"></a>  <span class="k">end</span>
<a name="l-34"></a>  <span class="c1">//synopsys translate_on</span>
<a name="l-35"></a>
<a name="l-36"></a>  <span class="k">wire</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">pc_plus_one</span> <span class="o">=</span> <span class="n">width_p</span><span class="p">&#39;(</span><span class="n">pc_i</span> <span class="o">+</span> <span class="mi">&#39;d1</span><span class="p">);</span>
<a name="l-37"></a>  <span class="k">wire</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">branch_target</span> <span class="o">=</span> <span class="n">inst_i</span><span class="p">.</span><span class="n">type_u</span><span class="p">.</span><span class="n">btype</span><span class="p">.</span><span class="n">target</span><span class="p">[</span><span class="mh">0</span><span class="o">+:</span><span class="n">width_p</span><span class="p">];</span>
<a name="l-38"></a>  <span class="k">wire</span> <span class="n">predict_taken</span> <span class="o">=</span> <span class="p">(</span><span class="n">inst_i</span><span class="p">.</span><span class="n">branch</span> <span class="o">&amp;</span> <span class="n">inst_i</span><span class="p">.</span><span class="n">predict_taken</span><span class="p">);</span>
<a name="l-39"></a>
<a name="l-40"></a>  <span class="k">assign</span> <span class="n">predicted_next_pc_o</span> <span class="o">=</span> <span class="n">predict_taken</span> <span class="o">?</span> <span class="n">branch_target</span> <span class="o">:</span> <span class="n">pc_plus_one</span><span class="p">;</span>
<a name="l-41"></a>
<a name="l-42"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>