<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/debug_nets.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.CAPTURE_MODE" value="BASIC"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/srcClk_0_clk10k" gui_info="Capture Setup=0"/>
    <Object name="design_1_i/srcClk_0_clk1k" gui_info="Capture Setup=1"/>
    <Object name="design_1_i/ubufer_0_dout" gui_info="Capture Setup=2"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe3[19:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Controler_0_IaRef_out[19]"/>
        <net name="design_1_i/Controler_0_IaRef_out[18]"/>
        <net name="design_1_i/Controler_0_IaRef_out[17]"/>
        <net name="design_1_i/Controler_0_IaRef_out[16]"/>
        <net name="design_1_i/Controler_0_IaRef_out[15]"/>
        <net name="design_1_i/Controler_0_IaRef_out[14]"/>
        <net name="design_1_i/Controler_0_IaRef_out[13]"/>
        <net name="design_1_i/Controler_0_IaRef_out[12]"/>
        <net name="design_1_i/Controler_0_IaRef_out[11]"/>
        <net name="design_1_i/Controler_0_IaRef_out[10]"/>
        <net name="design_1_i/Controler_0_IaRef_out[9]"/>
        <net name="design_1_i/Controler_0_IaRef_out[8]"/>
        <net name="design_1_i/Controler_0_IaRef_out[7]"/>
        <net name="design_1_i/Controler_0_IaRef_out[6]"/>
        <net name="design_1_i/Controler_0_IaRef_out[5]"/>
        <net name="design_1_i/Controler_0_IaRef_out[4]"/>
        <net name="design_1_i/Controler_0_IaRef_out[3]"/>
        <net name="design_1_i/Controler_0_IaRef_out[2]"/>
        <net name="design_1_i/Controler_0_IaRef_out[1]"/>
        <net name="design_1_i/Controler_0_IaRef_out[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe4[19:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Controler_0_IbRef_out[19]"/>
        <net name="design_1_i/Controler_0_IbRef_out[18]"/>
        <net name="design_1_i/Controler_0_IbRef_out[17]"/>
        <net name="design_1_i/Controler_0_IbRef_out[16]"/>
        <net name="design_1_i/Controler_0_IbRef_out[15]"/>
        <net name="design_1_i/Controler_0_IbRef_out[14]"/>
        <net name="design_1_i/Controler_0_IbRef_out[13]"/>
        <net name="design_1_i/Controler_0_IbRef_out[12]"/>
        <net name="design_1_i/Controler_0_IbRef_out[11]"/>
        <net name="design_1_i/Controler_0_IbRef_out[10]"/>
        <net name="design_1_i/Controler_0_IbRef_out[9]"/>
        <net name="design_1_i/Controler_0_IbRef_out[8]"/>
        <net name="design_1_i/Controler_0_IbRef_out[7]"/>
        <net name="design_1_i/Controler_0_IbRef_out[6]"/>
        <net name="design_1_i/Controler_0_IbRef_out[5]"/>
        <net name="design_1_i/Controler_0_IbRef_out[4]"/>
        <net name="design_1_i/Controler_0_IbRef_out[3]"/>
        <net name="design_1_i/Controler_0_IbRef_out[2]"/>
        <net name="design_1_i/Controler_0_IbRef_out[1]"/>
        <net name="design_1_i/Controler_0_IbRef_out[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe7[19:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Controler_0_Pd_out[19]"/>
        <net name="design_1_i/Controler_0_Pd_out[18]"/>
        <net name="design_1_i/Controler_0_Pd_out[17]"/>
        <net name="design_1_i/Controler_0_Pd_out[16]"/>
        <net name="design_1_i/Controler_0_Pd_out[15]"/>
        <net name="design_1_i/Controler_0_Pd_out[14]"/>
        <net name="design_1_i/Controler_0_Pd_out[13]"/>
        <net name="design_1_i/Controler_0_Pd_out[12]"/>
        <net name="design_1_i/Controler_0_Pd_out[11]"/>
        <net name="design_1_i/Controler_0_Pd_out[10]"/>
        <net name="design_1_i/Controler_0_Pd_out[9]"/>
        <net name="design_1_i/Controler_0_Pd_out[8]"/>
        <net name="design_1_i/Controler_0_Pd_out[7]"/>
        <net name="design_1_i/Controler_0_Pd_out[6]"/>
        <net name="design_1_i/Controler_0_Pd_out[5]"/>
        <net name="design_1_i/Controler_0_Pd_out[4]"/>
        <net name="design_1_i/Controler_0_Pd_out[3]"/>
        <net name="design_1_i/Controler_0_Pd_out[2]"/>
        <net name="design_1_i/Controler_0_Pd_out[1]"/>
        <net name="design_1_i/Controler_0_Pd_out[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe9[19:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/encoder_0_speed[19]"/>
        <net name="design_1_i/encoder_0_speed[18]"/>
        <net name="design_1_i/encoder_0_speed[17]"/>
        <net name="design_1_i/encoder_0_speed[16]"/>
        <net name="design_1_i/encoder_0_speed[15]"/>
        <net name="design_1_i/encoder_0_speed[14]"/>
        <net name="design_1_i/encoder_0_speed[13]"/>
        <net name="design_1_i/encoder_0_speed[12]"/>
        <net name="design_1_i/encoder_0_speed[11]"/>
        <net name="design_1_i/encoder_0_speed[10]"/>
        <net name="design_1_i/encoder_0_speed[9]"/>
        <net name="design_1_i/encoder_0_speed[8]"/>
        <net name="design_1_i/encoder_0_speed[7]"/>
        <net name="design_1_i/encoder_0_speed[6]"/>
        <net name="design_1_i/encoder_0_speed[5]"/>
        <net name="design_1_i/encoder_0_speed[4]"/>
        <net name="design_1_i/encoder_0_speed[3]"/>
        <net name="design_1_i/encoder_0_speed[2]"/>
        <net name="design_1_i/encoder_0_speed[1]"/>
        <net name="design_1_i/encoder_0_speed[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/srcClk_0_clk10k"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/srcClk_0_clk1k"/>
      </nets>
    </probe>
    <probe type="ila_trigger" busType="net" source="netlist" spec="ILA_TRIGGER_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;b0"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ubufer_0_dout"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe6[19:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/usample_0_dout[19]"/>
        <net name="design_1_i/usample_0_dout[18]"/>
        <net name="design_1_i/usample_0_dout[17]"/>
        <net name="design_1_i/usample_0_dout[16]"/>
        <net name="design_1_i/usample_0_dout[15]"/>
        <net name="design_1_i/usample_0_dout[14]"/>
        <net name="design_1_i/usample_0_dout[13]"/>
        <net name="design_1_i/usample_0_dout[12]"/>
        <net name="design_1_i/usample_0_dout[11]"/>
        <net name="design_1_i/usample_0_dout[10]"/>
        <net name="design_1_i/usample_0_dout[9]"/>
        <net name="design_1_i/usample_0_dout[8]"/>
        <net name="design_1_i/usample_0_dout[7]"/>
        <net name="design_1_i/usample_0_dout[6]"/>
        <net name="design_1_i/usample_0_dout[5]"/>
        <net name="design_1_i/usample_0_dout[4]"/>
        <net name="design_1_i/usample_0_dout[3]"/>
        <net name="design_1_i/usample_0_dout[2]"/>
        <net name="design_1_i/usample_0_dout[1]"/>
        <net name="design_1_i/usample_0_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe5[19:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/usample_1_dout[19]"/>
        <net name="design_1_i/usample_1_dout[18]"/>
        <net name="design_1_i/usample_1_dout[17]"/>
        <net name="design_1_i/usample_1_dout[16]"/>
        <net name="design_1_i/usample_1_dout[15]"/>
        <net name="design_1_i/usample_1_dout[14]"/>
        <net name="design_1_i/usample_1_dout[13]"/>
        <net name="design_1_i/usample_1_dout[12]"/>
        <net name="design_1_i/usample_1_dout[11]"/>
        <net name="design_1_i/usample_1_dout[10]"/>
        <net name="design_1_i/usample_1_dout[9]"/>
        <net name="design_1_i/usample_1_dout[8]"/>
        <net name="design_1_i/usample_1_dout[7]"/>
        <net name="design_1_i/usample_1_dout[6]"/>
        <net name="design_1_i/usample_1_dout[5]"/>
        <net name="design_1_i/usample_1_dout[4]"/>
        <net name="design_1_i/usample_1_dout[3]"/>
        <net name="design_1_i/usample_1_dout[2]"/>
        <net name="design_1_i/usample_1_dout[1]"/>
        <net name="design_1_i/usample_1_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="bus" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe8[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/usample_2_dout[15]"/>
        <net name="design_1_i/usample_2_dout[14]"/>
        <net name="design_1_i/usample_2_dout[13]"/>
        <net name="design_1_i/usample_2_dout[12]"/>
        <net name="design_1_i/usample_2_dout[11]"/>
        <net name="design_1_i/usample_2_dout[10]"/>
        <net name="design_1_i/usample_2_dout[9]"/>
        <net name="design_1_i/usample_2_dout[8]"/>
        <net name="design_1_i/usample_2_dout[7]"/>
        <net name="design_1_i/usample_2_dout[6]"/>
        <net name="design_1_i/usample_2_dout[5]"/>
        <net name="design_1_i/usample_2_dout[4]"/>
        <net name="design_1_i/usample_2_dout[3]"/>
        <net name="design_1_i/usample_2_dout[2]"/>
        <net name="design_1_i/usample_2_dout[1]"/>
        <net name="design_1_i/usample_2_dout[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
