\hypertarget{classOutputPort}{}\section{Output\+Port Class Reference}
\label{classOutputPort}\index{Output\+Port@{Output\+Port}}


{\ttfamily \#include $<$Port.\+hpp$>$}



Inheritance diagram for Output\+Port\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=348pt]{classOutputPort__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Output\+Port\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=144pt]{classOutputPort__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
virtual void \hyperlink{classOutputPort_a36ab0474c09692287507ddb783671566}{write} (double value)=0
\item 
\hyperlink{classOutputPort_a68a65c27ce0e551b70f89151da92f736}{Output\+Port} (unsigned int pin)
\item 
virtual \hyperlink{classOutputPort_a8a5c25514ea2a59e0cde661f9cec36ec}{$\sim$\+Output\+Port} ()
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Constructor \& Destructor Documentation}
\index{Output\+Port@{Output\+Port}!Output\+Port@{Output\+Port}}
\index{Output\+Port@{Output\+Port}!Output\+Port@{Output\+Port}}
\subsubsection[{\texorpdfstring{Output\+Port(unsigned int pin)}{OutputPort(unsigned int pin)}}]{\setlength{\rightskip}{0pt plus 5cm}Output\+Port\+::\+Output\+Port (
\begin{DoxyParamCaption}
\item[{unsigned int}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{classOutputPort_a68a65c27ce0e551b70f89151da92f736}{}\label{classOutputPort_a68a65c27ce0e551b70f89151da92f736}
\index{Output\+Port@{Output\+Port}!````~Output\+Port@{$\sim$\+Output\+Port}}
\index{````~Output\+Port@{$\sim$\+Output\+Port}!Output\+Port@{Output\+Port}}
\subsubsection[{\texorpdfstring{$\sim$\+Output\+Port()}{~OutputPort()}}]{\setlength{\rightskip}{0pt plus 5cm}Output\+Port\+::$\sim$\+Output\+Port (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classOutputPort_a8a5c25514ea2a59e0cde661f9cec36ec}{}\label{classOutputPort_a8a5c25514ea2a59e0cde661f9cec36ec}


\subsection{Member Function Documentation}
\index{Output\+Port@{Output\+Port}!write@{write}}
\index{write@{write}!Output\+Port@{Output\+Port}}
\subsubsection[{\texorpdfstring{write(double value)=0}{write(double value)=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual void Output\+Port\+::write (
\begin{DoxyParamCaption}
\item[{double}]{value}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classOutputPort_a36ab0474c09692287507ddb783671566}{}\label{classOutputPort_a36ab0474c09692287507ddb783671566}


Implemented in \hyperlink{classTxPort_a0baf4a95994a080af17fdabac2f4c6eb}{Tx\+Port}, \hyperlink{classPwmOutputPort_a948d48c45f080e74931ac35b9f1fe31b}{Pwm\+Output\+Port}, \hyperlink{classDigitalOutputPort_a822b172983a6c03f83ea87215d3dac18}{Digital\+Output\+Port}, and \hyperlink{classAnalogOutputPort_a19f3b98d37462406123232c16a3d96fc}{Analog\+Output\+Port}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{Port_8hpp}{Port.\+hpp}\item 
\hyperlink{Port_8cpp}{Port.\+cpp}\end{DoxyCompactItemize}
