

================================================================
== Vitis HLS Report for 'single_heap_sort_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Tue Apr 25 23:13:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.754 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |        ?|        ?|         5|          5|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      215|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|      244|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      244|      368|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |right_fu_124_p2        |         +|   0|  0|  39|          32|           2|
    |grp_fu_97_p2           |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln22_fu_130_p2    |      icmp|   0|  0|  20|          32|          23|
    |icmp_ln26_fu_157_p2    |      icmp|   0|  0|  20|          32|          23|
    |icmp_ln30_fu_182_p2    |      icmp|   0|  0|  20|          32|          32|
    |left_fu_118_p2         |        or|   0|  0|  32|          32|           1|
    |select_ln22_fu_146_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln26_fu_171_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 215|         194|         177|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  31|          6|    1|          6|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_largest         |   9|          2|   32|         64|
    |ap_sig_allocacmp_largest_2_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_largest_3       |   9|          2|   32|         64|
    |data_address0                    |  26|          5|   23|        115|
    |data_address1                    |  26|          5|   23|        115|
    |grp_load_fu_94_p1                |  20|          4|   32|        128|
    |largest_2_fu_26                  |  14|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 153|         31|  208|        654|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   5|   0|    5|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |data_addr_6_reg_259     |  23|   0|   23|          0|
    |data_addr_7_reg_265     |  23|   0|   23|          0|
    |icmp_ln22_reg_223       |   1|   0|    1|          0|
    |icmp_ln26_reg_237       |   1|   0|    1|          0|
    |largest_2_fu_26         |  32|   0|   32|          0|
    |largest_2_load_reg_241  |  32|   0|   32|          0|
    |largest_reg_204         |  32|   0|   32|          0|
    |left_reg_211            |  31|   0|   32|          1|
    |right_reg_216           |  31|   0|   32|          1|
    |temp_reg_271            |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 244|   0|  246|          2|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  single_heap_sort_Pipeline_VITIS_LOOP_16_1|  return value|
|zext_ln53      |   in|   22|     ap_none|                                  zext_ln53|        scalar|
|data_address0  |  out|   23|   ap_memory|                                       data|         array|
|data_ce0       |  out|    1|   ap_memory|                                       data|         array|
|data_we0       |  out|    1|   ap_memory|                                       data|         array|
|data_d0        |  out|   32|   ap_memory|                                       data|         array|
|data_q0        |   in|   32|   ap_memory|                                       data|         array|
|data_address1  |  out|   23|   ap_memory|                                       data|         array|
|data_ce1       |  out|    1|   ap_memory|                                       data|         array|
|data_we1       |  out|    1|   ap_memory|                                       data|         array|
|data_d1        |  out|   32|   ap_memory|                                       data|         array|
|data_q1        |   in|   32|   ap_memory|                                       data|         array|
+---------------+-----+-----+------------+-------------------------------------------+--------------+

