
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `/gb3-resources/processor/yscripts/new_sail.ys' --

1. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/RAM.v
Parsing Verilog input from `verilog/RAM.v' to AST representation.
Generating RTLIL representation for module `\RAM'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\dsp_adder'.
Generating RTLIL representation for module `\dsp_subtractor'.
Generating RTLIL representation for module `\dsp_addsub'.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/dsp_adder.v
Parsing Verilog input from `verilog/dsp_adder.v' to AST representation.
Generating RTLIL representation for module `\adder_dsp'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

21. Executing HIERARCHY pass (managing design hierarchy).

21.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \id_ex
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Parameter 1 (\WIDTH) = 9

21.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\WIDTH) = 9
Generating RTLIL representation for module `$paramod\mux2to1\WIDTH=9'.
Parameter 1 (\WIDTH) = 11

21.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\WIDTH) = 11
Generating RTLIL representation for module `$paramod\mux2to1\WIDTH=11'.

21.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \id_ex
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

21.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \id_ex
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removing unused module `\adder'.
Removing unused module `\dsp_addsub'.
Removing unused module `\dsp_subtractor'.
Removing unused module `\RAM'.
Removing unused module `\csr_file'.
Removed 5 unused modules.
Warning: Resizing cell port cpu.mem_wb_reg.data_out from 85 bits to 117 bits.
Warning: Resizing cell port cpu.mem_wb_reg.data_in from 85 bits to 117 bits.
Warning: Resizing cell port cpu.ex_mem_reg.data_out from 121 bits to 155 bits.
Warning: Resizing cell port cpu.ex_mem_reg.data_in from 121 bits to 155 bits.

22. Executing PROC pass (convert processes to netlists).

22.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$1070'.
Removing empty process `regfile.$proc$verilog/register_file.v:0$1105'.
Cleaned up 0 empty switches.

22.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$1065 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:243$1029 in module data_mem.
Marked 1 switch rules as full_case in process $proc$verilog/branch_predictor.v:172$617 in module branch_predictor.
Marked 1 switch rules as full_case in process $proc$verilog/branch_predictor.v:162$613 in module branch_predictor.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$86 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$86 in module ALUControl.
Removed a total of 5 dead cases.

22.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 30 assignments to connections.

22.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$1079'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$1077'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$1075'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$verilog/pipeline_registers.v:0$1073'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$1066'.
  Set init value: \imm = 0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$1044'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$1043'.
  Set init value: \state = 0
Found init rule in `\branch_predictor.$proc$verilog/branch_predictor.v:0$895'.
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$87'.
  Set init value: \ALUCtl = 7'0000000
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$1081'.
  Set init value: \outAddr = 0

22.5. Executing PROC_ARST pass (detect async resets in processes).

22.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$1079'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:145$1078'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$1077'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:118$1076'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$1075'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:91$1074'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:0$1073'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:64$1072'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$1066'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$1065'.
     1/1: $1\imm[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$1044'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$1043'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:286$961_EN[31:0]$1032
     2/12: $0$memwr$\data_block$verilog/data_mem.v:286$961_DATA[31:0]$1031
     3/12: $0$memwr$\data_block$verilog/data_mem.v:286$961_ADDR[31:0]$1030
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:233$1026'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$895'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$634'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:172$617'.
     1/6: $0$memwr$\bht$verilog/branch_predictor.v:176$610_EN[1:0]$620
     2/6: $0$memwr$\bht$verilog/branch_predictor.v:176$610_DATA[1:0]$619
     3/6: $0$memwr$\bht$verilog/branch_predictor.v:176$610_ADDR[7:0]$618
     4/6: $0$memwr$\bht$verilog/branch_predictor.v:179$611_EN[1:0]$623
     5/6: $0$memwr$\bht$verilog/branch_predictor.v:179$611_DATA[1:0]$622
     6/6: $0$memwr$\bht$verilog/branch_predictor.v:179$611_ADDR[7:0]$621
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:162$613'.
     1/3: $1$mem2bits$\bht$verilog/branch_predictor.v:165$352[1:0]$615
     2/3: $0\predicted_taken_reg[0:0]
     3/3: $0\commit_index[7:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:155$612'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$87'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$86'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]
Creating decoders for process `\top.$proc$toplevel.v:52$1108'.
Creating decoders for process `\top.$proc$toplevel.v:51$1107'.
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$1084'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$1083_EN[31:0]$1087
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$1083_DATA[31:0]$1086
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$1083_ADDR[4:0]$1085
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$1081'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$1080'.

22.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$1065'.
No latch inferred for signal `\branch_predictor.\i' from process `\branch_predictor.$proc$verilog/branch_predictor.v:0$895'.
No latch inferred for signal `\branch_predictor.$mem2bits$\bht$verilog/branch_predictor.v:205$353' from process `\branch_predictor.$proc$verilog/branch_predictor.v:0$634'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$86'.
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$1108'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$1107'.

22.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:145$1078'.
  created $dff cell `$procdff$1359' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:118$1076'.
  created $dff cell `$procdff$1360' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:91$1074'.
  created $dff cell `$procdff$1361' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:64$1072'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1363' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1364' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1365' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1366' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1367' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1368' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1369' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1370' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1371' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:286$961_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1372' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:286$961_DATA' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1373' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:286$961_EN' using process `\data_mem.$proc$verilog/data_mem.v:243$1029'.
  created $dff cell `$procdff$1374' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:233$1026'.
  created $dff cell `$procdff$1375' with positive edge clock.
Creating register for signal `\branch_predictor.$memwr$\bht$verilog/branch_predictor.v:176$610_ADDR' using process `\branch_predictor.$proc$verilog/branch_predictor.v:172$617'.
  created $dff cell `$procdff$1376' with positive edge clock.
Creating register for signal `\branch_predictor.$memwr$\bht$verilog/branch_predictor.v:176$610_DATA' using process `\branch_predictor.$proc$verilog/branch_predictor.v:172$617'.
  created $dff cell `$procdff$1377' with positive edge clock.
Creating register for signal `\branch_predictor.$memwr$\bht$verilog/branch_predictor.v:176$610_EN' using process `\branch_predictor.$proc$verilog/branch_predictor.v:172$617'.
  created $dff cell `$procdff$1378' with positive edge clock.
Creating register for signal `\branch_predictor.$memwr$\bht$verilog/branch_predictor.v:179$611_ADDR' using process `\branch_predictor.$proc$verilog/branch_predictor.v:172$617'.
  created $dff cell `$procdff$1379' with positive edge clock.
Creating register for signal `\branch_predictor.$memwr$\bht$verilog/branch_predictor.v:179$611_DATA' using process `\branch_predictor.$proc$verilog/branch_predictor.v:172$617'.
  created $dff cell `$procdff$1380' with positive edge clock.
Creating register for signal `\branch_predictor.$memwr$\bht$verilog/branch_predictor.v:179$611_EN' using process `\branch_predictor.$proc$verilog/branch_predictor.v:172$617'.
  created $dff cell `$procdff$1381' with positive edge clock.
Creating register for signal `\branch_predictor.\commit_index' using process `\branch_predictor.$proc$verilog/branch_predictor.v:162$613'.
  created $dff cell `$procdff$1382' with positive edge clock.
Creating register for signal `\branch_predictor.\predicted_taken_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:162$613'.
  created $dff cell `$procdff$1383' with positive edge clock.
Creating register for signal `\branch_predictor.$mem2bits$\bht$verilog/branch_predictor.v:165$352' using process `\branch_predictor.$proc$verilog/branch_predictor.v:162$613'.
  created $dff cell `$procdff$1384' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:155$612'.
  created $dff cell `$procdff$1385' with negative edge clock.
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1386' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1387' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1388' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1389' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1390' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1391' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1392' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$1083_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1393' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$1083_DATA' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1394' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$1083_EN' using process `\regfile.$proc$verilog/register_file.v:95$1084'.
  created $dff cell `$procdff$1395' with positive edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$1080'.
  created $dff cell `$procdff$1396' with positive edge clock.

22.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$1079'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:145$1078'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$1077'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:118$1076'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$1075'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:91$1074'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:0$1073'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:64$1072'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$1066'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$1065'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$1065'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$1044'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$1043'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:243$1029'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:243$1029'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:233$1026'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:233$1026'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$895'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$634'.
Found and cleaned up 4 empty switches in `\branch_predictor.$proc$verilog/branch_predictor.v:172$617'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:172$617'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$verilog/branch_predictor.v:162$613'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:162$613'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:155$612'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$87'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$86'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$86'.
Removing empty process `top.$proc$toplevel.v:52$1108'.
Removing empty process `top.$proc$toplevel.v:51$1107'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$1084'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$1084'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$1081'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$1080'.
Cleaned up 22 empty switches.

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mem_wb.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module mux2to1.
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module imm_gen.
Optimizing module ForwardingUnit.
<suppressed ~4 debug messages>
Optimizing module adder_dsp.
Optimizing module data_mem.
<suppressed ~23 debug messages>
Optimizing module sign_mask_gen.
Optimizing module cpu.
Optimizing module control.
Optimizing module branch_predictor.
<suppressed ~1 debug messages>
Optimizing module branch_decision.
Optimizing module ALUControl.
<suppressed ~9 debug messages>
Optimizing module alu.
<suppressed ~3 debug messages>
Optimizing module full_adder.
Optimizing module $paramod\mux2to1\WIDTH=11.
Optimizing module $paramod\mux2to1\WIDTH=9.
Optimizing module top.
Optimizing module dsp_adder.
Optimizing module regfile.
<suppressed ~4 debug messages>
Optimizing module program_counter.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\ForwardingUnit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\data_mem'.
<suppressed ~72 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\control'.
<suppressed ~60 debug messages>
Finding identical cells in module `\branch_predictor'.
<suppressed ~12 debug messages>
Finding identical cells in module `\branch_decision'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ALUControl'.
<suppressed ~108 debug messages>
Finding identical cells in module `\alu'.
<suppressed ~6 debug messages>
Finding identical cells in module `\full_adder'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=11'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=9'.
Finding identical cells in module `\top'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\regfile'.
<suppressed ~3 debug messages>
Finding identical cells in module `\program_counter'.
Removed a total of 92 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder_dsp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1222.
    dead port 2/2 on $mux $procmux$1222.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1286.
    dead port 2/2 on $mux $procmux$1325.
    dead port 2/2 on $mux $procmux$1284.
    dead port 2/2 on $mux $procmux$1276.
    dead port 2/2 on $mux $procmux$1311.
    dead port 2/2 on $mux $procmux$1263.
    dead port 2/2 on $mux $procmux$1261.
    dead port 2/2 on $mux $procmux$1341.
    dead port 2/2 on $mux $procmux$1247.
    dead port 2/2 on $mux $procmux$1300.
    dead port 2/2 on $mux $procmux$1245.
    dead port 2/2 on $mux $procmux$1236.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 14 multiplexer ports.
<suppressed ~49 debug messages>

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \imm_gen.
    New ctrl vector for $pmux cell $procmux$1114: { $procmux$1120_CMP $procmux$1119_CMP $auto$opt_reduce.cc:134:opt_mux$1398 $procmux$1116_CMP $procmux$1115_CMP }
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder_dsp.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $procmux$1121:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1121_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1121_Y [0]
      New connections: $procmux$1121_Y [31:1] = { $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] $procmux$1121_Y [0] }
    New ctrl vector for $pmux cell $procmux$1156: { $procmux$1173_CMP $procmux$1164_CMP $auto$opt_reduce.cc:134:opt_mux$1400 }
    New ctrl vector for $pmux cell $procmux$1168: { $procmux$1173_CMP $auto$opt_reduce.cc:134:opt_mux$1402 }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \cpu.
  Optimizing cells in module \control.
  Optimizing cells in module \branch_predictor.
    Consolidated identical input bits for $mux cell $procmux$1200:
      Old ports: A=2'00, B=2'11, Y=$procmux$1200_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1200_Y [0]
      New connections: $procmux$1200_Y [1] = $procmux$1200_Y [0]
    Consolidated identical input bits for $mux cell $procmux$1180:
      Old ports: A=2'00, B=2'11, Y=$procmux$1180_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1180_Y [0]
      New connections: $procmux$1180_Y [1] = $procmux$1180_Y [0]
  Optimizing cells in module \branch_predictor.
    Consolidated identical input bits for $mux cell $procmux$1203:
      Old ports: A=$procmux$1200_Y, B=2'00, Y=$procmux$1203_Y
      New ports: A=$procmux$1200_Y [0], B=1'0, Y=$procmux$1203_Y [0]
      New connections: $procmux$1203_Y [1] = $procmux$1203_Y [0]
    Consolidated identical input bits for $mux cell $procmux$1182:
      Old ports: A=2'00, B=$procmux$1180_Y, Y=$procmux$1182_Y
      New ports: A=1'0, B=$procmux$1180_Y [0], Y=$procmux$1182_Y [0]
      New connections: $procmux$1182_Y [1] = $procmux$1182_Y [0]
  Optimizing cells in module \branch_predictor.
    Consolidated identical input bits for $mux cell $procmux$1205:
      Old ports: A=2'00, B=$procmux$1203_Y, Y=$procmux$1205_Y
      New ports: A=1'0, B=$procmux$1203_Y [0], Y=$procmux$1205_Y [0]
      New connections: $procmux$1205_Y [1] = $procmux$1205_Y [0]
    Consolidated identical input bits for $mux cell $procmux$1184:
      Old ports: A=2'00, B=$procmux$1182_Y, Y=$procmux$1184_Y
      New ports: A=1'0, B=$procmux$1182_Y [0], Y=$procmux$1184_Y [0]
      New connections: $procmux$1184_Y [1] = $procmux$1184_Y [0]
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \ALUControl.
    New ctrl vector for $pmux cell $procmux$1319: $auto$opt_reduce.cc:134:opt_mux$1404
    New ctrl vector for $pmux cell $procmux$1267: { $procmux$1340_CMP $procmux$1339_CMP $auto$opt_reduce.cc:134:opt_mux$1406 $procmux$1338_CMP $procmux$1337_CMP $procmux$1336_CMP $procmux$1335_CMP }
    New ctrl vector for $pmux cell $procmux$1344: { $auto$opt_reduce.cc:134:opt_mux$1408 $procmux$1350_CMP $procmux$1349_CMP $procmux$1348_CMP $procmux$1347_CMP $procmux$1346_CMP $procmux$1345_CMP }
    New ctrl vector for $pmux cell $procmux$1291: { $procmux$1340_CMP $auto$opt_reduce.cc:134:opt_mux$1410 $procmux$1338_CMP $procmux$1336_CMP $procmux$1335_CMP $procmux$1339_CMP $procmux$1337_CMP }
    New ctrl vector for $pmux cell $procmux$1307: $auto$opt_reduce.cc:134:opt_mux$1412
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \alu.
  Optimizing cells in module \full_adder.
  Optimizing cells in module $paramod\mux2to1\WIDTH=11.
  Optimizing cells in module $paramod\mux2to1\WIDTH=9.
  Optimizing cells in module \top.
  Optimizing cells in module \dsp_adder.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$1353:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1353_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1353_Y [0]
      New connections: $procmux$1353_Y [31:1] = { $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] $procmux$1353_Y [0] }
  Optimizing cells in module \regfile.
  Optimizing cells in module \program_counter.
Performed a total of 16 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\data_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\ALUControl'.
<suppressed ~6 debug messages>
Finding identical cells in module `\alu'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=11'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=9'.
Finding identical cells in module `\top'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\program_counter'.
Removed a total of 3 cells.

23.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1384 ($dff) from module branch_predictor.
Replaced 1 DFF cells.

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder_dsp..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=11..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=9..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \dsp_adder..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \program_counter..
Removed 2 unused cells and 329 unused wires.
<suppressed ~26 debug messages>

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux2to1\WIDTH=11.
Optimizing module $paramod\mux2to1\WIDTH=9.
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder_dsp.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module data_mem.
Optimizing module dsp_adder.
Optimizing module ex_mem.
Optimizing module full_adder.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

23.9. Rerunning OPT passes. (Maybe there is more to do..)

23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder_dsp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux2to1\WIDTH=11.
  Optimizing cells in module $paramod\mux2to1\WIDTH=9.
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder_dsp.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \dsp_adder.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \full_adder.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux2to1\WIDTH=11'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=9'.
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.13. Executing OPT_RMDFF pass (remove dff with constant values).

23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=11..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=9..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder_dsp..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \dsp_adder..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux2to1\WIDTH=11.
Optimizing module $paramod\mux2to1\WIDTH=9.
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder_dsp.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module data_mem.
Optimizing module dsp_adder.
Optimizing module ex_mem.
Optimizing module full_adder.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

23.16. Finished OPT passes. (There is nothing left to do.)

24. Printing statistics.

=== $paramod\mux2to1\WIDTH=11 ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== $paramod\mux2to1\WIDTH=9 ===

   Number of wires:                  4
   Number of wire bits:             28
   Number of public wires:           4
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== ALUControl ===

   Number of wires:                 35
   Number of wire bits:             98
   Number of public wires:           3
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $eq                            18
     $logic_not                      1
     $mux                            2
     $not                            1
     $pmux                           7
     $reduce_or                      4

=== ForwardingUnit ===

   Number of wires:                 23
   Number of wire bits:             39
   Number of public wires:          10
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             4
     $logic_and                      6
     $mux                            4
     $ne                             1
     $reduce_bool                    2

=== adder_dsp ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_MAC16                        1

=== alu ===

   Number of wires:                 78
   Number of wire bits:           1262
   Number of public wires:          46
   Number of public wire bits:     610
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     $add                            1
     $and                           10
     $eq                            17
     $logic_not                      2
     $logic_or                       1
     $mux                           14
     $not                            5
     $or                            18
     $reduce_bool                    1
     $shl                            1
     $shr                            1
     $sshr                           1
     $xor                            1
     full_adder                      1

=== branch_decision ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            3
     $logic_not                      2
     $or                             1

=== branch_predictor ===

   Number of wires:                 43
   Number of wire bits:            264
   Number of public wires:          12
   Number of public wire bits:     150
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                293
     $add                            2
     $and                            1
     $dff                            8
     $meminit                      256
     $memrd                          2
     $memwr                          2
     $mux                           19
     $ne                             1
     $reduce_bool                    1
     $sub                            1

=== control ===

   Number of wires:                 36
   Number of wire bits:             42
   Number of public wires:          12
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                           23
     $not                            7
     $or                             5

=== cpu ===

   Number of wires:                 73
   Number of wire bits:           1642
   Number of public wires:          69
   Number of public wire bits:    1574
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $or                             4
     $paramod\mux2to1\WIDTH=11       1
     $paramod\mux2to1\WIDTH=9        1
     ALUControl                      1
     ForwardingUnit                  1
     alu                             1
     branch_decision                 1
     branch_predictor                1
     control                         1
     dsp_adder                       2
     ex_mem                          1
     id_ex                           1
     if_id                           1
     imm_gen                         1
     mem_wb                          1
     mux2to1                        18
     program_counter                 1
     regfile                         1
     sign_mask_gen                   1

=== data_mem ===

   Number of wires:                 97
   Number of wire bits:           1480
   Number of public wires:          48
   Number of public wire bits:     715
   Number of memories:               1
   Number of memory bits:         8512
   Number of processes:              0
   Number of cells:                 84
     $and                           13
     $dff                           13
     $eq                             4
     $logic_and                      1
     $logic_not                      1
     $logic_or                       1
     $meminit                        1
     $memrd                          1
     $memwr                          1
     $mux                           37
     $not                            4
     $or                             3
     $pmux                           2
     $reduce_or                      1
     $sub                            1

=== dsp_adder ===

   Number of wires:                  4
   Number of wire bits:            128
   Number of public wires:           4
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     adder_dsp                       1

=== ex_mem ===

   Number of wires:                  3
   Number of wire bits:            311
   Number of public wires:           3
   Number of public wire bits:     311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== full_adder ===

   Number of wires:                  5
   Number of wire bits:            129
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            2

=== id_ex ===

   Number of wires:                  3
   Number of wire bits:            357
   Number of public wires:           3
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== if_id ===

   Number of wires:                  3
   Number of wire bits:            129
   Number of public wires:           3
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== imm_gen ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $eq                             6
     $pmux                           1
     $reduce_or                      1

=== instruction_memory ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:         5696
   Number of processes:              0
   Number of cells:                  2
     $meminit                        1
     $memrd                          1

=== mem_wb ===

   Number of wires:                  3
   Number of wire bits:            235
   Number of public wires:           3
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== mux2to1 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== program_counter ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== regfile ===

   Number of wires:                 32
   Number of wire bits:            436
   Number of public wires:          15
   Number of public wire bits:     225
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 28
     $and                            4
     $dff                           10
     $eq                             2
     $logic_and                      1
     $meminit                        1
     $memrd                          2
     $memwr                          1
     $mux                            5
     $reduce_bool                    2

=== sign_mask_gen ===

   Number of wires:                  4
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            3
     $xor                            1

=== top ===

   Number of wires:                 14
   Number of wire bits:            179
   Number of public wires:          14
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     SB_HFOSC                        1
     cpu                             1
     data_mem                        1
     instruction_memory              1

=== design hierarchy ===

   top                               1
     cpu                             1
       $paramod\mux2to1\WIDTH=11      1
       $paramod\mux2to1\WIDTH=9      1
       ALUControl                    1
       ForwardingUnit                1
       alu                           1
         full_adder                  1
       branch_decision               1
       branch_predictor              1
       control                       1
       dsp_adder                     2
         adder_dsp                   1
       ex_mem                        1
       id_ex                         1
       if_id                         1
       imm_gen                       1
       mem_wb                        1
       mux2to1                      18
       program_counter               1
       regfile                       1
       sign_mask_gen                 1
     data_mem                        1
     instruction_memory              1

   Number of wires:                572
   Number of wire bits:           9080
   Number of public wires:         357
   Number of public wire bits:    7109
   Number of memories:               4
   Number of memory bits:        15744
   Number of processes:              0
   Number of cells:                620
     $add                            5
     $and                           56
     $dff                           36
     $eq                            51
     $logic_and                      8
     $logic_not                      6
     $logic_or                       2
     $meminit                      259
     $memrd                          6
     $memwr                          4
     $mux                          102
     $ne                             2
     $not                           20
     $or                            31
     $pmux                          10
     $reduce_bool                    6
     $reduce_or                      6
     $shl                            1
     $shr                            1
     $sshr                           1
     $sub                            2
     $xor                            2
     SB_HFOSC                        1
     SB_MAC16                        2

25. Executing SYNTH_ICE40 pass.

25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

25.2. Executing HIERARCHY pass (managing design hierarchy).

25.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \program_counter
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \mux2to1
Used module:         \ALUControl
Used module:         \alu
Used module:             \full_adder
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen

25.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \program_counter
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \mux2to1
Used module:         \ALUControl
Used module:         \alu
Used module:             \full_adder
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen
Removed 0 unused modules.

25.3. Executing PROC pass (convert processes to netlists).

25.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

25.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

25.3.4. Executing PROC_INIT pass (extract init attributes).

25.3.5. Executing PROC_ARST pass (detect async resets in processes).

25.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

25.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

25.3.8. Executing PROC_DFF pass (convert process syncs to FFs).

25.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.4. Executing FLATTEN pass (flatten design).
Using template instruction_memory for cells of type instruction_memory.
Using template data_mem for cells of type data_mem.
Using template cpu for cells of type cpu.
Using template mux2to1 for cells of type mux2to1.
Using template if_id for cells of type if_id.
Using template ALUControl for cells of type ALUControl.
Using template control for cells of type control.
Using template $paramod\mux2to1\WIDTH=11 for cells of type $paramod\mux2to1\WIDTH=11.
Using template imm_gen for cells of type imm_gen.
Using template branch_predictor for cells of type branch_predictor.
Using template regfile for cells of type regfile.
Using template sign_mask_gen for cells of type sign_mask_gen.
Using template id_ex for cells of type id_ex.
Using template mem_wb for cells of type mem_wb.
Using template ForwardingUnit for cells of type ForwardingUnit.
Using template dsp_adder for cells of type dsp_adder.
Using template alu for cells of type alu.
Using template $paramod\mux2to1\WIDTH=9 for cells of type $paramod\mux2to1\WIDTH=9.
Using template ex_mem for cells of type ex_mem.
Using template branch_decision for cells of type branch_decision.
Using template program_counter for cells of type program_counter.
Using template adder_dsp for cells of type adder_dsp.
Using template full_adder for cells of type full_adder.
<suppressed ~42 debug messages>
No more expansions possible.
Deleting now unused module $paramod\mux2to1\WIDTH=11.
Deleting now unused module $paramod\mux2to1\WIDTH=9.
Deleting now unused module ALUControl.
Deleting now unused module ForwardingUnit.
Deleting now unused module adder_dsp.
Deleting now unused module alu.
Deleting now unused module branch_decision.
Deleting now unused module branch_predictor.
Deleting now unused module control.
Deleting now unused module cpu.
Deleting now unused module data_mem.
Deleting now unused module dsp_adder.
Deleting now unused module ex_mem.
Deleting now unused module full_adder.
Deleting now unused module id_ex.
Deleting now unused module if_id.
Deleting now unused module imm_gen.
Deleting now unused module instruction_memory.
Deleting now unused module mem_wb.
Deleting now unused module mux2to1.
Deleting now unused module program_counter.
Deleting now unused module regfile.
Deleting now unused module sign_mask_gen.

25.5. Executing TRIBUF pass.

25.6. Executing DEMINOUT pass (demote inout ports to input or output).

25.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

25.10. Executing OPT pass (performing simple optimizations).

25.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

25.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

25.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

25.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

25.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.9. Rerunning OPT passes. (Maybe there is more to do..)

25.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

25.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.16. Finished OPT passes. (There is nothing left to do.)

25.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 23 address bits (of 32) from memory init port top.$techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$1041 (data_mem_inst.data_block).
Removed top 23 address bits (of 32) from memory read port top.$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:264$1036 (data_mem_inst.data_block).
Removed top 23 address bits (of 32) from memory write port top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$1042 (data_mem_inst.data_block).
Removed top 24 address bits (of 32) from memory init port top.$techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$1069 (inst_mem.instruction_memory).
Removed top 24 address bits (of 32) from memory read port top.$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:67$1067 (inst_mem.instruction_memory).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$637 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$638 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$639 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$640 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$641 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$642 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$643 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$644 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$645 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$646 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$647 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$648 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$649 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$650 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$651 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$652 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$653 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$654 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$655 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$656 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$657 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$658 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$659 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$660 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$661 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$662 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$663 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$664 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$665 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$666 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$667 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$668 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$669 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$670 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$671 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$672 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$673 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$674 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$675 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$676 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$677 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$678 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$679 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$680 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$681 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$682 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$683 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$684 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$685 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$686 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$687 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$688 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$689 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$690 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$691 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$692 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$693 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$694 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$695 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$696 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$697 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$698 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$699 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$700 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$701 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$702 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$703 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$704 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$705 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$706 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$707 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$708 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$709 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$710 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$711 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$712 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$713 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$714 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$715 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$716 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$717 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$718 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$719 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$720 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$721 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$722 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$723 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$724 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$725 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$726 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$727 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$728 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$729 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$730 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$731 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$732 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$733 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$734 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$735 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$736 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$737 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$738 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$739 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$740 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$741 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$742 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$743 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$744 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$745 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$746 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$747 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$748 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$749 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$750 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$751 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$752 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$753 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$754 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$755 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$756 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$757 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$758 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$759 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$760 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$761 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$762 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$763 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$764 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$765 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$766 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$767 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$768 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$769 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$770 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$771 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$772 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$773 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$774 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$775 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$776 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$777 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$778 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$779 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$780 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$781 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$782 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$783 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$784 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$785 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$786 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$787 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$788 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$789 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$790 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$791 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$792 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$793 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$794 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$795 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$796 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$797 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$798 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$799 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$800 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$801 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$802 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$803 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$804 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$805 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$806 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$807 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$808 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$809 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$810 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$811 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$812 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$813 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$814 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$815 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$816 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$817 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$818 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$819 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$820 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$821 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$822 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$823 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$824 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$825 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$826 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$827 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$828 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$829 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$830 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$831 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$832 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$833 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$834 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$835 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$836 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$837 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$838 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$839 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$840 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$841 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$842 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$843 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$844 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$845 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$846 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$847 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$848 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$849 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$850 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$851 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$852 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$853 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$854 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$855 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$856 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$857 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$858 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$859 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$860 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$861 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$862 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$863 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$864 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$865 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$866 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$867 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$868 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$869 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$870 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$871 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$872 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$873 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$874 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$875 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$876 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$877 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$878 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$879 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$880 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$881 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$882 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$883 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$884 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$885 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$886 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$887 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$888 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$889 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$890 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$891 (processor.branch_predictor_FSM.bht).
Removed top 24 address bits (of 32) from memory init port top.$techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$892 (processor.branch_predictor_FSM.bht).
Removed top 27 address bits (of 32) from memory init port top.$techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$1103 (processor.register_files.regfile).
Removed top 18 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$eq$verilog/data_mem.v:235$1027 ($eq).
Removed top 23 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$1372 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$1374 ($dff).
Removed cell top.$techmap\data_mem_inst.$procmux$1123 ($mux).
Removed cell top.$techmap\data_mem_inst.$procmux$1125 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$1164_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$1169_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$1170_CMP0 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:286$1040 ($sub).
Removed top 23 bits (of 32) from port Y of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:286$1040 ($sub).
Removed top 1 bits (of 10) from port A of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:286$1040 ($sub).
Removed top 12 bits (of 13) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:286$1040 ($sub).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1232 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\processor.alu_control.$procmux$1235_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1258 ($pmux).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1281 ($pmux).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1291 ($pmux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$1297_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1307 ($mux).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1319 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$1322_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$1339_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1346_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1347_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1348_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1349_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1351_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1352_CMP0 ($eq).
Removed top 1 bits (of 32) from mux cell top.$techmap\processor.immediate_generator.$procmux$1114 ($pmux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$1117_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$1118_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$1119_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:176$627 ($add).
Removed top 1 bits (of 2) from FF cell top.$techmap\processor.branch_predictor_FSM.$procdff$1378 ($dff).
Removed top 1 bits (of 2) from FF cell top.$techmap\processor.branch_predictor_FSM.$procdff$1381 ($dff).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1187 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1189 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1191 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1194 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1196 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1198 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1207 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1210 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1212 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1214 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1217 ($mux).
Removed cell top.$techmap\processor.branch_predictor_FSM.$procmux$1219 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\processor.branch_predictor_FSM.$sub$verilog/branch_predictor.v:179$631 ($sub).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$1395 ($dff).
Removed cell top.$techmap\processor.register_files.$procmux$1355 ($mux).
Removed cell top.$techmap\processor.register_files.$procmux$1357 ($mux).
Removed top 44 bits (of 117) from FF cell top.$techmap\processor.mem_wb_reg.$procdff$1359 ($dff).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:198$12 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:199$13 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:200$14 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:201$15 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:202$16 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:203$17 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:204$18 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:258$65 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:259$66 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$eq$verilog/alu.v:260$67 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\processor.alu_main.$ternary$verilog/alu.v:241$32 ($mux).
Removed top 31 bits (of 32) from mux cell top.$techmap\processor.alu_main.$ternary$verilog/alu.v:241$33 ($mux).
Removed top 46 bits (of 155) from FF cell top.$techmap\processor.ex_mem_reg.$procdff$1360 ($dff).
Removed top 12 bits (of 178) from FF cell top.$techmap\processor.id_ex_reg.$procdff$1361 ($dff).
Removed top 23 bits (of 32) from wire top.$techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:286$961_ADDR[31:0]$1030.
Removed top 23 bits (of 32) from wire top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:286$961_ADDR.
Removed top 23 bits (of 32) from wire top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:264$1037_Y.
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$3\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$4\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$5\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$6\ALUCtl[6:0].
Removed top 31 bits (of 32) from wire top.$techmap\processor.alu_main.$ternary$verilog/alu.v:241$32_Y.
Removed top 31 bits (of 32) from wire top.processor.alu_main.w_slt.
Removed top 12 bits (of 121) from wire top.processor.ex_mem_out.
Removed top 46 bits (of 155) from wire top.processor.ex_mem_reg.data_in.
Removed top 12 bits (of 178) from wire top.processor.id_ex_out.
Removed top 12 bits (of 85) from wire top.processor.mem_wb_out.
Removed top 44 bits (of 117) from wire top.processor.mem_wb_reg.data_in.

25.12. Executing PEEPOPT pass (run peephole optimizers).

25.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

25.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\processor.alu_main.$sshr$verilog/alu.v:243$36 ($sshr):
    Found 1 activation_patterns using ctrl signal \processor.alu_main.op_sra.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shr$verilog/alu.v:242$34 ($shr):
    Found 1 activation_patterns using ctrl signal \processor.alu_main.op_srl.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shl$verilog/alu.v:244$38 ($shl):
    Found 1 activation_patterns using ctrl signal \processor.alu_main.op_sll.
    No candidates found.
  Analyzing resource sharing options for $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:67$1067 ($memrd):
    Found 1 activation_patterns using ctrl signal \processor.inst_mux.select.
    No candidates found.
  Analyzing resource sharing options for $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:264$1036 ($memrd):
    Found 1 activation_patterns using ctrl signal $techmap\data_mem_inst.$procmux$1155_CMP.
    No candidates found.

25.15. Executing TECHMAP pass (map to technology primitives).

25.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

25.15.2. Continuing TECHMAP pass.
No more expansions possible.

25.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

25.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

25.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $techmap\processor.alu_main.$add$verilog/alu.v:256$60 ($add).
  creating $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$10 ($add).
  creating $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$9 ($add).
  creating $macc model for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:176$627 ($add).
  creating $macc model for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:201$632 ($add).
  creating $macc model for $techmap\processor.branch_predictor_FSM.$sub$verilog/branch_predictor.v:179$631 ($sub).
  merging $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$9 into $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$10.
  creating $alu model for $macc $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:201$632.
  creating $alu model for $macc $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:176$627.
  creating $alu model for $macc $techmap\processor.branch_predictor_FSM.$sub$verilog/branch_predictor.v:179$631.
  creating $alu model for $macc $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$10.
  creating $alu model for $macc $techmap\processor.alu_main.$add$verilog/alu.v:256$60.
  creating $alu cell for $techmap\processor.alu_main.$add$verilog/alu.v:256$60: $auto$alumacc.cc:485:replace_alu$1768
  creating $alu cell for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:66$10: $auto$alumacc.cc:485:replace_alu$1771
  creating $alu cell for $techmap\processor.branch_predictor_FSM.$sub$verilog/branch_predictor.v:179$631: $auto$alumacc.cc:485:replace_alu$1774
  creating $alu cell for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:176$627: $auto$alumacc.cc:485:replace_alu$1777
  creating $alu cell for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:201$632: $auto$alumacc.cc:485:replace_alu$1780
  created 5 $alu and 0 $macc cells.

25.19. Executing OPT pass (performing simple optimizations).

25.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

25.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

25.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.19.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \processor.id_ex_reg.data_out [177:166] = 12'xxxxxxxxxxxx to constant driver in module top.
Promoting init spec \processor.mem_wb_reg.data_out [84:73] = 12'xxxxxxxxxxxx to constant driver in module top.
Promoting init spec \processor.ex_mem_reg.data_out [120:109] = 12'xxxxxxxxxxxx to constant driver in module top.
Promoted 3 init specs to constant drivers.

25.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

25.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.9. Rerunning OPT passes. (Maybe there is more to do..)

25.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

25.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.16. Finished OPT passes. (There is nothing left to do.)

25.20. Executing FSM pass (extract and optimize FSM).

25.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.data_mem_inst.state as FSM state register:
    Register has an initialization value.

25.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

25.21. Executing OPT pass (performing simple optimizations).

25.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

25.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.21.5. Finished fast OPT passes.

25.22. Executing MEMORY pass.

25.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

25.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$1042' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.branch_predictor_FSM.$memwr$\bht$verilog/branch_predictor.v:0$893' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.branch_predictor_FSM.$memwr$\bht$verilog/branch_predictor.v:0$894' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$1104' in module `\top': merged $dff to cell.
Checking cell `$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:264$1036' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:67$1067' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\processor.branch_predictor_FSM.$memrd$\bht$verilog/branch_predictor.v:179$630' in module `\top': merged address $dff to cell.
Checking cell `$techmap\processor.branch_predictor_FSM.$memrd$\bht$verilog/branch_predictor.v:205$636' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$1091' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$1092' in module `\top': merged data $dff to cell.

25.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 14 unused cells and 17 unused wires.
<suppressed ~15 debug messages>

25.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.processor.branch_predictor_FSM.bht by address:
  New clock domain: posedge \clk_proc
    Port 0 ($techmap\processor.branch_predictor_FSM.$memwr$\bht$verilog/branch_predictor.v:0$893) has addr \processor.branch_predictor_FSM.commit_index.
      Active bits: 11
    Port 1 ($techmap\processor.branch_predictor_FSM.$memwr$\bht$verilog/branch_predictor.v:0$894) has addr \processor.branch_predictor_FSM.commit_index.
      Active bits: 11
      Merging port 0 into this one.
      Creating logic for merging DATA and EN ports.
      Active bits: 11

25.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\data_mem_inst.data_block' in module `\top':
  $techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$1041 ($meminit)
  $techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$1042 ($memwr)
  $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:264$1036 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\inst_mem.instruction_memory' in module `\top':
  $techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$1069 ($meminit)
  $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:67$1067 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.branch_predictor_FSM.bht' in module `\top':
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$637 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$638 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$639 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$640 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$641 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$642 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$643 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$644 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$645 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$646 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$647 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$648 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$649 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$650 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$651 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$652 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$653 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$654 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$655 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$656 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$657 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$658 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$659 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$660 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$661 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$662 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$663 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$664 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$665 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$666 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$667 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$668 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$669 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$670 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$671 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$672 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$673 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$674 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$675 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$676 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$677 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$678 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$679 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$680 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$681 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$682 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$683 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$684 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$685 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$686 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$687 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$688 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$689 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$690 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$691 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$692 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$693 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$694 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$695 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$696 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$697 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$698 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$699 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$700 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$701 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$702 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$703 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$704 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$705 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$706 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$707 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$708 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$709 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$710 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$711 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$712 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$713 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$714 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$715 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$716 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$717 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$718 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$719 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$720 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$721 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$722 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$723 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$724 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$725 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$726 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$727 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$728 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$729 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$730 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$731 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$732 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$733 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$734 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$735 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$736 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$737 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$738 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$739 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$740 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$741 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$742 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$743 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$744 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$745 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$746 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$747 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$748 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$749 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$750 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$751 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$752 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$753 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$754 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$755 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$756 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$757 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$758 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$759 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$760 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$761 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$762 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$763 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$764 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$765 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$766 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$767 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$768 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$769 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$770 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$771 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$772 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$773 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$774 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$775 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$776 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$777 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$778 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$779 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$780 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$781 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$782 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$783 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$784 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$785 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$786 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$787 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$788 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$789 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$790 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$791 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$792 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$793 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$794 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$795 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$796 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$797 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$798 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$799 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$800 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$801 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$802 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$803 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$804 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$805 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$806 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$807 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$808 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$809 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$810 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$811 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$812 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$813 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$814 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$815 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$816 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$817 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$818 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$819 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$820 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$821 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$822 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$823 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$824 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$825 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$826 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$827 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$828 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$829 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$830 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$831 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$832 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$833 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$834 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$835 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$836 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$837 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$838 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$839 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$840 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$841 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$842 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$843 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$844 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$845 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$846 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$847 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$848 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$849 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$850 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$851 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$852 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$853 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$854 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$855 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$856 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$857 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$858 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$859 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$860 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$861 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$862 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$863 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$864 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$865 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$866 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$867 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$868 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$869 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$870 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$871 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$872 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$873 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$874 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$875 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$876 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$877 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$878 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$879 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$880 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$881 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$882 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$883 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$884 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$885 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$886 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$887 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$888 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$889 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$890 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$891 ($meminit)
  $techmap\processor.branch_predictor_FSM.$meminit$\bht$verilog/branch_predictor.v:0$892 ($meminit)
  $techmap\processor.branch_predictor_FSM.$memwr$\bht$verilog/branch_predictor.v:0$894 ($memwr)
  $techmap\processor.branch_predictor_FSM.$memrd$\bht$verilog/branch_predictor.v:179$630 ($memrd)
  $techmap\processor.branch_predictor_FSM.$memrd$\bht$verilog/branch_predictor.v:205$636 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.register_files.regfile' in module `\top':
  $techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$1103 ($meminit)
  $techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$1104 ($memwr)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$1091 ($memrd)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$1092 ($memrd)

25.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.data_mem_inst.data_block:
  Properties: ports=2 bits=8512 rports=1 wports=1 dbits=32 abits=9 words=266
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=246 dwaste=0 bwaste=3936 waste=3936 efficiency=51
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=51
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=246 dwaste=0 bwaste=3936 waste=3936 efficiency=51
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=246 dwaste=0 bwaste=3936 waste=3936 efficiency=51
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=246 dwaste=0 bwaste=1968 waste=1968 efficiency=51
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=1968 efficiency=51
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=758 dwaste=0 bwaste=3032 waste=3032 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3032 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1782 dwaste=0 bwaste=3564 waste=3564 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3564 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=246 dwaste=0 bwaste=1968 waste=1968 efficiency=51
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=758 dwaste=0 bwaste=3032 waste=3032 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1782 dwaste=0 bwaste=3564 waste=3564 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=246 dwaste=0 bwaste=1968 waste=1968 efficiency=51
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=758 dwaste=0 bwaste=3032 waste=3032 efficiency=25
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1782 dwaste=0 bwaste=3564 waste=3564 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=51, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=51, cells=4, acells=2
    Selected rule 4.1 with efficiency 51.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_inst.data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_mem_inst.data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_mem_inst.data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_mem_inst.data_block.3.0.0
Processing top.inst_mem.instruction_memory:
  Properties: ports=1 bits=5696 rports=1 wports=0 dbits=32 abits=8 words=178
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=78 dwaste=0 bwaste=1248 waste=1248 efficiency=69
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=334 dwaste=0 bwaste=2672 waste=2672 efficiency=34
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=846 dwaste=0 bwaste=3384 waste=3384 efficiency=17
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1870 dwaste=0 bwaste=3740 waste=3740 efficiency=8
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing top.processor.branch_predictor_FSM.bht:
  Properties: ports=3 bits=512 rports=2 wports=1 dbits=2 abits=8 words=256
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=14 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Bram port A1.2 has incompatible clock type.
        Failed to map read port #1.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=6 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Bram port A1.2 has incompatible clock type.
        Failed to map read port #1.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=2 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Bram port A1.2 has incompatible clock type.
        Failed to map read port #1.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain !~async~.
        Bram port A1.2 has incompatible clock type.
        Failed to map read port #1.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing top.processor.register_files.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: processor.register_files.regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: processor.register_files.regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: processor.register_files.regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: processor.register_files.regfile.1.0.1

25.25. Executing TECHMAP pass (map to technology primitives).

25.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

25.25.2. Continuing TECHMAP pass.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$3ed7f1f48674aadcee711d42bcdcbf2e83b2acc5\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6cd6fdde58008442affdc6691bc938748dbbfe51\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e80654b3e4c497f14aeb6a81bd09ce2747c1e5ba\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$73604ec06a18702b3d50b003f675a84164dab2f9\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8f341695f621d2336729f4496f2943367d9fd517\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$78d238d0e01dd7623c82168982898b571015ba56\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$ee365e53c589ebe31f8e82496cf52135bc95b2b9\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$564c877e7397cd934aeea7be88c12a462c84de66\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~352 debug messages>

25.26. Executing ICE40_BRAMINIT pass.

25.27. Executing OPT pass (performing simple optimizations).

25.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~72 debug messages>

25.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

25.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

25.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 204 unused wires.
<suppressed ~3 debug messages>

25.27.5. Finished fast OPT passes.

25.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \inst_mem.instruction_memory in module \top:
  created 178 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \processor.branch_predictor_FSM.bht in module \top:
  created 256 $dff cells and 0 static cells of width 2.
  read interface: 1 $dff and 510 $mux cells.
  write interface: 256 write mux blocks.

25.29. Executing OPT pass (performing simple optimizations).

25.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~176 debug messages>

25.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

25.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~307 debug messages>

25.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [15:8] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:8] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] \data_mem_inst.word_buf [15:8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [7:0] }, B={ \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [7], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] \data_mem_inst.word_buf [7:0] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [31:24] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:24] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] \data_mem_inst.word_buf [31:24] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [23:16] }, B={ \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [23], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] \data_mem_inst.word_buf [23:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [31:16] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] \data_mem_inst.word_buf [31:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [15:0] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] \data_mem_inst.word_buf [15:0] }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$1258:
      Old ports: A=3'010, B=3'110, Y=$techmap\processor.alu_control.$8\ALUCtl[6:0] [2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\processor.alu_control.$8\ALUCtl[6:0] [2]
      New connections: $techmap\processor.alu_control.$8\ALUCtl[6:0] [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$1267:
      Old ports: A={ 4'0000 $techmap\processor.alu_control.$8\ALUCtl[6:0] [2:0] }, B={ 25'0000101000011100010000000 $auto$wreduce.cc:460:run$1760 [2:0] 14'00000010000000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0]
      New ports: A={ 1'0 $techmap\processor.alu_control.$8\ALUCtl[6:0] [2:0] }, B={ 13'0101011110000 $auto$wreduce.cc:460:run$1760 [2:0] 8'00010000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0] [3:0]
      New connections: $techmap\processor.alu_control.$7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$1281:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:460:run$1760 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:460:run$1760 [2] $auto$wreduce.cc:460:run$1760 [0] }
      New connections: $auto$wreduce.cc:460:run$1760 [1] = $auto$wreduce.cc:460:run$1760 [0]
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$1307:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$1758 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$1758 [0]
      New connections: $auto$wreduce.cc:460:run$1758 [3:1] = { $auto$wreduce.cc:460:run$1758 [0] $auto$wreduce.cc:460:run$1758 [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$1319:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$1757 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$1757 [0]
      New connections: $auto$wreduce.cc:460:run$1757 [3:1] = { $auto$wreduce.cc:460:run$1757 [0] $auto$wreduce.cc:460:run$1757 [0] 1'1 }
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$1334:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$techmap\processor.alu_control.$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $techmap\processor.alu_control.$2\ALUCtl[6:0] [6:4] $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] }
      New connections: $techmap\processor.alu_control.$2\ALUCtl[6:0] [3:1] = { $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] 2'11 }
    Consolidated identical input bits for $mux cell $techmap\processor.cont_mux.$ternary$verilog/mux2to1.v:51$1110:
      Old ports: A={ \processor.control_unit.Jalr \processor.control_unit.ALUSrc \processor.control_unit.Lui \processor.control_unit.Auipc \processor.control_unit.Branch \processor.control_unit.MemRead \processor.control_unit.MemWrite 1'0 \processor.control_unit.RegWrite \processor.control_unit.MemtoReg \processor.control_unit.Jump }, B=11'00000000000, Y=\processor.cont_mux.out
      New ports: A={ \processor.control_unit.Jalr \processor.control_unit.ALUSrc \processor.control_unit.Lui \processor.control_unit.Auipc \processor.control_unit.Branch \processor.control_unit.MemRead \processor.control_unit.MemWrite \processor.control_unit.RegWrite \processor.control_unit.MemtoReg \processor.control_unit.Jump }, B=10'0000000000, Y={ \processor.cont_mux.out [10:4] \processor.cont_mux.out [2:0] }
      New connections: \processor.cont_mux.out [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1011:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y, Y=\data_mem_inst.out1
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1010_Y [8] \data_mem_inst.word_buf [7:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$1008_Y [8] \data_mem_inst.word_buf [15:8] }, Y=\data_mem_inst.out1 [8:0]
      New connections: \data_mem_inst.out1 [31:9] = { \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1016:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y, Y=\data_mem_inst.out2
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1015_Y [8] \data_mem_inst.word_buf [23:16] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$1013_Y [8] \data_mem_inst.word_buf [31:24] }, Y=\data_mem_inst.out2 [8:0]
      New connections: \data_mem_inst.out2 [31:9] = { \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1021:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y, Y=\data_mem_inst.out3
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1020_Y [16] \data_mem_inst.word_buf [15:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$1018_Y [16] \data_mem_inst.word_buf [31:16] }, Y=\data_mem_inst.out3 [16:0]
      New connections: \data_mem_inst.out3 [31:17] = { \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:209$1023:
      Old ports: A=\data_mem_inst.out1, B=\data_mem_inst.out2, Y=\data_mem_inst.out5
      New ports: A=\data_mem_inst.out1 [8:0], B=\data_mem_inst.out2 [8:0], Y=\data_mem_inst.out5 [8:0]
      New connections: \data_mem_inst.out5 [31:9] = { \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] }
  Optimizing cells in module \top.
Performed a total of 17 changes.

25.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

25.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\inst_mem.instruction_memory[177]$2216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[176]$2214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[175]$2212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[174]$2210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[173]$2208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[172]$2206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[171]$2204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[170]$2202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[169]$2200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[168]$2198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[167]$2196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[166]$2194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[165]$2192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[164]$2190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[163]$2188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[162]$2186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[161]$2184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[160]$2182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[159]$2180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[158]$2178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[157]$2176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[156]$2174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[155]$2172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[154]$2170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[153]$2168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[152]$2166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[151]$2164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[150]$2162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[149]$2160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[148]$2158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[147]$2156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[146]$2154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[145]$2152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[144]$2150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[143]$2148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[142]$2146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[141]$2144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[140]$2142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[139]$2140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[138]$2138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[137]$2136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[136]$2134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[135]$2132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[134]$2130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[133]$2128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[132]$2126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[131]$2124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[130]$2122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[129]$2120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[128]$2118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[127]$2116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[126]$2114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[125]$2112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[124]$2110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[123]$2108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[122]$2106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[121]$2104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[120]$2102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[119]$2100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[118]$2098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[117]$2096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[116]$2094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[115]$2092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[114]$2090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[113]$2088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[112]$2086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[111]$2084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[110]$2082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[109]$2080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[108]$2078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[107]$2076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[106]$2074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[105]$2072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[104]$2070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[103]$2068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[102]$2066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[101]$2064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[100]$2062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[99]$2060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[98]$2058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[97]$2056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[96]$2054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[95]$2052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[94]$2050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[93]$2048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[92]$2046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[91]$2044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[90]$2042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[89]$2040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[88]$2038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[87]$2036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[86]$2034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[85]$2032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[84]$2030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[83]$2028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[82]$2026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[81]$2024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[80]$2022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[79]$2020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[78]$2018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[77]$2016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[76]$2014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[75]$2012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[74]$2010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[73]$2008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[72]$2006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[71]$2004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[70]$2002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[69]$2000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[68]$1998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[67]$1996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[66]$1994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[65]$1992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[64]$1990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[63]$1988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[62]$1986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[61]$1984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[60]$1982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[59]$1980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[58]$1978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[57]$1976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[56]$1974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[55]$1972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[54]$1970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[53]$1968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[52]$1966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[51]$1964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[50]$1962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[49]$1960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[48]$1958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[47]$1956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[46]$1954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[45]$1952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[44]$1950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[43]$1948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[42]$1946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[41]$1944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[40]$1942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[39]$1940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[38]$1938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[37]$1936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[36]$1934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[35]$1932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[34]$1930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[33]$1928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[32]$1926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[31]$1924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[30]$1922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[29]$1920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[28]$1918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[27]$1916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[26]$1914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[25]$1912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[24]$1910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[23]$1908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[22]$1906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[21]$1904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[20]$1902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[19]$1900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[18]$1898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[17]$1896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[16]$1894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[15]$1892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[14]$1890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[13]$1888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[12]$1886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[11]$1884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[10]$1882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[9]$1880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[8]$1878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[7]$1876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[6]$1874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[5]$1872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4]$1870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3]$1868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2]$1866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1]$1864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[0]$1862 ($dff) from module top.
Replaced 178 DFF cells.

25.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1287 unused wires.
<suppressed ~1 debug messages>

25.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.9. Rerunning OPT passes. (Maybe there is more to do..)

25.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~309 debug messages>

25.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][0]$2599:
      Old ports: A=19, B=4407, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408 [2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408 [31:3] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408 [1:0] } = { 19'0000000000000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][10]$2629:
      Old ports: A=32'11111110000001000010011110000011, B=267388691, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [7] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][11]$2632:
      Old ports: A=15179811, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][12]$2635:
      Old ports: A=499747, B=32'11111110010001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][13]$2638:
      Old ports: A=32'11111111111101111000011110010011, B=32'11111110111101000010010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [4] 6'111101 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][14]$2641:
      Old ports: A=306184303, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][15]$2644:
      Old ports: A=501635, B=32'11111111111101111100011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] 5'01111 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][16]$2647:
      Old ports: A=32'11111110000001000010011110000011, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][17]$2650:
      Old ports: A=32'11111110000001000010011000100011, B=251658351, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [8:3] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][18]$2653:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][19]$2656:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][1]$2602:
      Old ports: A=1073807635, B=4194415, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][20]$2659:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][21]$2662:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][22]$2665:
      Old ports: A=32'10111100100001111100011110000011, B=182976099, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] 7'0011111 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][23]$2668:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][24]$2671:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][25]$2674:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][26]$2677:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][27]$2680:
      Old ports: A=32'10111100100001111100011110000011, B=16205747, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [14:5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [15] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [4] 13'0111100011110 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][28]$2683:
      Old ports: A=267908883, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] 10'0111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][29]$2686:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][2]$2605:
      Old ports: A=32'10111011000000010000000100010011, B=1141974563, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][30]$2689:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][31]$2692:
      Old ports: A=1542035, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [23:8] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [6:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][32]$2695:
      Old ports: A=16189363, B=32'10111100100001111100011010000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [14] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][33]$2698:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][34]$2701:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][35]$2704:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][36]$2707:
      Old ports: A=15124275, B=267876115, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][37]$2710:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][38]$2713:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][39]$2716:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] 8'00000111 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][3]$2608:
      Old ports: A=1149314083, B=1157694483, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412 [3:0] } = { 7'0100010 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412 [5] 9'000000100 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][40]$2719:
      Old ports: A=32'10111100100001111100011100000011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [13:8] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [6:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [7] 12'001110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][41]$2722:
      Old ports: A=1542035, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [23:9] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [7:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][42]$2725:
      Old ports: A=16156595, B=32'10111100100001111100011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] 9'100011110 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][43]$2728:
      Old ports: A=16205747, B=267908883, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] 8'11110111 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][44]$2731:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [8] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [8] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][45]$2734:
      Old ports: A=16156595, B=32'10111100111001111000010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [15:5] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [16] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [4] 9'011100001 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][46]$2737:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][47]$2740:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110110001000010011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [4:0] } = { 10'1111111011 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [5] 18'010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][48]$2743:
      Old ports: A=32'11111110100001000010011110000011, B=32'11110000111101110100011011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [4:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [8] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][49]$2746:
      Old ports: A=32'11111110100001000010011110000011, B=32'11111111111101111000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][4]$2611:
      Old ports: A=6071, B=32'10111011100001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [2] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][50]$2749:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110100001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [4:0] } = { 9'111111101 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [5] 10'0100001001 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][51]$2752:
      Old ports: A=32'11101100111100000100111011100011, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [8] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [8] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][52]$2755:
      Old ports: A=267388691, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [4] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][53]$2758:
      Old ports: A=111, B=10864563, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [1:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][54]$2761:
      Old ports: A=3667859, B=12912819, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][55]$2764:
      Old ports: A=101159523, B=3147667, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][56]$2767:
      Old ports: A=80215651, B=3504019, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][57]$2770:
      Old ports: A=329491, B=101161059, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5] 7'0000001 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][58]$2773:
      Old ports: A=32'11111111110010001111011000010011, B=32'11111110000001100000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [6:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][59]$2776:
      Old ports: A=150432867, B=46627939, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [20] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [12] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [19:13] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [11:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [20] 19'0111011110001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][5]$2614:
      Old ports: A=493459, B=1113589395, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [21] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [20:9] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [7:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [21] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][60]$2779:
      Old ports: A=362131, B=460691, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498 [7:0] } = { 14'00000000000001 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498 [8] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][61]$2782:
      Old ports: A=436227, B=4687763, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [10:5] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [3:0] } = { 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][62]$2785:
      Old ports: A=4621971, B=32'11111111000001111010111000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [4] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][63]$2788:
      Old ports: A=32'11111110110001111110100011100011, B=32'11111111111101100000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][64]$2791:
      Old ports: A=1088915379, B=32'11111111110001111111011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [5] 6'001111 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] 11'01111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][65]$2794:
      Old ports: A=4687763, B=16189235, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [5] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [7] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][66]$2797:
      Old ports: A=16090547, B=18311267, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [31:7] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [3:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][67]$2800:
      Old ports: A=32871, B=329491, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [1:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [2] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][68]$2803:
      Old ports: A=32'11111111000101010111110011100011, B=378755, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][69]$2806:
      Old ports: A=1509139, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [6:0] } = { 14'00000000000101 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [7] 13'0000110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][6]$2617:
      Old ports: A=427539, B=492947, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [6:0] } = { 15'000000000000011 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [7] 6'100001 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][70]$2809:
      Old ports: A=32'11111110111101110000111110100011, B=32'11111111000101110110100011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [5:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [8] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [6] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [8] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][71]$2812:
      Old ports: A=32871, B=378499, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [1:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][72]$2815:
      Old ports: A=1509139, B=3635091, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516 [7] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][73]$2818:
      Old ports: A=32'11111110110101110000111110100011, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][74]$2821:
      Old ports: A=32'11111000000001111000000011100011, B=378499, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] 9'000000001 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [9] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [9] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][75]$2824:
      Old ports: A=1509139, B=3635091, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [7] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][76]$2827:
      Old ports: A=32'11111110110101110000111110100011, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][77]$2830:
      Old ports: A=32'11111100000001111001101011100011, B=32'11110110010111111111000001101111, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [1:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [7] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][78]$2833:
      Old ports: A=370307, B=4563587, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$2525
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$2525 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$2525 [10] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$2525 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$2525 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$2525 [9:0] } = 30'000000000000101101001010000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][79]$2836:
      Old ports: A=8761219, B=12955395, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$2526
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$2526 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$2526 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$2526 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$2526 [21:8] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$2526 [6:0] } = 30'000000001000101101011110000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][7]$2620:
      Old ports: A=460051, B=385876207, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [4] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][80]$2839:
      Old ports: A=17149571, B=21343747, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$2528
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$2528 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$2528 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$2528 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$2528 [21:8] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$2528 [6:0] } = 30'000000010000101101011100000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][81]$2842:
      Old ports: A=25535235, B=29730819, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [7:0] } = { 9'000000011 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [11] 11'00010110100 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [8] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][82]$2845:
      Old ports: A=38110611, B=14098467, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][83]$2848:
      Old ports: A=32'11111111110001011010011010000011, B=5710371, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][84]$2851:
      Old ports: A=32973859, B=31925795, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$2534
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$2534 [20] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$2534 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$2534 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$2534 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$2534 [8:0] } = 30'000000011110111001001000100011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][85]$2854:
      Old ports: A=30877731, B=29829667, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$2535
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$2535 [20] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$2535 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$2535 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$2535 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$2535 [8:0] } = 30'000000011100111001010000100011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][86]$2857:
      Old ports: A=6761507, B=17247779, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [21] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [20:10] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [21] 20'00111001011000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][87]$2860:
      Old ports: A=38209299, B=32'11111110110101110010111000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][88]$2863:
      Old ports: A=32'11111010111101110110100011100011, B=32'11110001100111111111000001101111, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [1:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [2] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [7] 6'000110 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][8]$2623:
      Old ports: A=1113589651, B=32'11111110111101000010001000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][9]$2626:
      Old ports: A=10167, B=32'11111110111101000010000000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] 8'00000100 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [2] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [2] 3'011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][0]$2407:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408, B=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$2408 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [16] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [3] 12'000000000000 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][10]$2437:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438, B=$memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$a$2438 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][10]$b$2439 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [15] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][11]$2440:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441, B=$memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][11]$a$2441 [5] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][11]$b$2442 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [22:15] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][12]$2443:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444, B=$memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$b$2445 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][13]$2446:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447, B=$memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$a$2447 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [15] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][13]$b$2448 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [13:9] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [14] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][14]$2449:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450, B=$memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$a$2450 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][14]$b$2451 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [12] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][15]$2452:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453, B=$memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$a$2453 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][15]$b$2454 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [15] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][16]$2455:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456, B=$memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [14] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$a$2456 [4] }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][16]$b$2457 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [14] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][17]$2458:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459, B=$memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$a$2459 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][17]$b$2460 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][18]$2461:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462, B=$memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [12] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$a$2462 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][18]$b$2463 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [27:25] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [23:21] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [19:15] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [12] 9'011010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][19]$2464:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465, B=$memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$a$2465 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][19]$b$2466 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][1]$2410:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411, B=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$2411 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$2412 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [22:11] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [9] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][20]$2467:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468, B=$memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$a$2468 [7] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][20]$b$2469 [8] 2'11 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [13] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [15] 10'0011000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][21]$2470:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471, B=$memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$a$2471 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][21]$b$2472 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [25:16] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [12] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][22]$2473:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474, B=$memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$a$2474 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [16] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][22]$b$2475 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][23]$2476:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477, B=$memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [13] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$a$2477 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][23]$b$2478 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [19:14] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [4] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][24]$2479:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480, B=$memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$a$2480 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][24]$b$2481 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [3:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [16] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [5] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][25]$2482:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483, B=$memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$a$2483 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][25]$b$2484 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [8:5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [22:14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [13] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [13] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][26]$2485:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486, B=$memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$a$2486 [5:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][26]$b$2487 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [1:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][27]$2488:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489, B=$memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$a$2489 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][27]$b$2490 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][28]$2491:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492, B=$memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][28]$a$2492 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][28]$b$2493 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [21:14] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][29]$2494:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495, B=$memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355
      New ports: A={ 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$a$2495 [7] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [20] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [20] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][6][29]$b$2496 [12] 3'010 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][2]$2413:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414, B=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [18] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$2414 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [21] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$2415 [8] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [23] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [2] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][30]$2497:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498, B=$memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$a$2498 [8] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][30]$b$2499 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [21:18] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [3:0] } = { 13'0000000000001 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][31]$2500:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501, B=$memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$a$2501 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][31]$b$2502 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [22:16] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [8] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [6:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][32]$2503:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504, B=$memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360
      New ports: A={ 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$a$2504 [5] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][32]$b$2505 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [29:24] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [19:13] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [5] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] 10'0111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][33]$2506:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507, B=$memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$a$2507 [4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][33]$b$2508 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [1:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][34]$2509:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510, B=$memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$a$2510 [5] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][34]$b$2511 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [13:10] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][35]$2512:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513, B=$memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$a$2513 [6] 2'10 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][35]$b$2514 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [9:5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [4:3] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][36]$2515:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516, B=$memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$a$2516 [7] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][36]$b$2517 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [12] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][37]$2518:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519, B=$memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$a$2519 [5] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][37]$b$2520 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [5] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][38]$2521:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522, B=$memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$a$2522 [5:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [7] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][38]$b$2523 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][39]$2524:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$2525, B=$memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$2526, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$2525 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][39]$a$2525 [10] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$2526 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][39]$b$2526 [7] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [8:7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [6:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [8] 10'0001011010 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][3]$2416:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417, B=$memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$a$2417 [7] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][3]$b$2418 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [8] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][40]$2527:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$2528, B=$memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$2528 [22] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$a$2528 [7] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][40]$b$2529 [8] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [11:7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [21:12] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [6:0] } = 25'0000000100010110100000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][41]$2530:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531, B=$memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [5] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$a$2531 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][41]$b$2532 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [22:14] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][42]$2533:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$2534, B=$memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$2535, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$2534 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][42]$a$2534 [9] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$2535 [20] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][42]$b$2535 [9] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [11:9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [8:0] } = { 10'0000000111 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [10] 17'01110010000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][43]$2536:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537, B=$memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [21] $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$a$2537 [9] 2'10 }, B={ 4'1010 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][43]$b$2538 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [20] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][44]$2539:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][44]$a$2540 [2] 1'1 }, B=4'xxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][4]$2419:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420, B=$memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$a$2420 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [18] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][4]$b$2421 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [17:10] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][5]$2422:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423, B=$memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$a$2423 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][5]$b$2424 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [20:14] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][6]$2425:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426, B=$memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$a$2426 [5] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][6]$b$2427 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][7]$2428:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429, B=$memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$a$2429 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][7]$b$2430 [4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][8]$2431:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432, B=$memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$a$2432 [5] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [9] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][8]$b$2433 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [24:16] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [4:3] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][9]$2434:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435, B=$memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [7] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$a$2435 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [14] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][9]$b$2436 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [14] 10'0011100011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][0]$2311:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312, B=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [16] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$2312 [4:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$2313 [5:4] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [9] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][10]$2341:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342, B=$memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$a$2342 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [26] 10'0101100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][11]$2344:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345, B=$memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$a$2345 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][11]$b$2346 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [15] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][12]$2347:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348, B=$memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [16] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [6] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [8:5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [24] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [3:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [6] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][13]$2350:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351, B=$memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [13] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [6:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [17:11] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [1:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [24] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][14]$2353:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354, B=$memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285
      New ports: A={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$a$2354 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][14]$b$2355 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [20:15] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][15]$2356:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357, B=$memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286
      New ports: A={ 3'000 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$b$2358 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25:22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][16]$2359:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360, B=$memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [20] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$a$2360 [5] 2'10 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [29:24] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][17]$2362:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363, B=$memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$a$2363 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [9:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][17]$b$2364 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][18]$2365:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366, B=$memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$a$2366 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][18]$b$2367 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [12:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [8] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [12] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][19]$2368:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369, B=$memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [2] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [22] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [8:7] 4'0000 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [24] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][1]$2314:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315, B=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [8:7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [21] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][20]$2371:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372, B=$memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294
      New ports: A={ 3'001 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [23:22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [11:7] 2'00 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [24:23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$b$2373 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [5] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][21]$2374:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375, B=$memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295
      New ports: A={ 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [11:9] 2'10 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$b$2376 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [26] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][22]$2377:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][22]$a$2378 [0] }, B=4'xxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][2]$2317:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318, B=$memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$b$2319 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [8] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][3]$2320:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321, B=$memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$b$2322 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][4]$2323:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324, B=$memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [2] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [14:13] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$b$2325 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [16] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][5]$2326:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327, B=$memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][6]$2329:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330, B=$memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [16:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$a$2330 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [15:14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [5] 11'01001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][7]$2332:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333, B=$memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$a$2333 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [14] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [12] 7'0100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][8]$2335:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336, B=$memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$a$2336 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [16:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][8]$b$2337 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][9]$2338:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339, B=$memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$a$2339 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][9]$b$2340 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [17] 9'010100011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][0]$2263:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264, B=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [10:8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$2264 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$2265 [4:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [19] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [14] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [27] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][10]$2293:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294, B=$memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [26:22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$a$2294 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [26:20] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][10]$b$2295 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [17] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [13] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [16] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [14] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [12] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [26] 10'0110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][11]$2296:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][11]$a$2297 [0] }, B=4'xxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][1]$2266:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267, B=$memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][1]$a$2267 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [10] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][1]$b$2268 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [18] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [19] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][2]$2269:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270, B=$memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [16:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$a$2270 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][2]$b$2271 [8:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [18:13] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [19] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [12] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [10] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [9] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][3]$2272:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273, B=$memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [17:13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$a$2273 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][3]$b$2274 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][4]$2275:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276, B=$memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [16:13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$a$2276 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][4]$b$2277 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][5]$2278:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279, B=$memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [17:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$a$2279 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][4][5]$b$2280 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [6] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][6]$2281:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282, B=$memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [26] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [23] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [18] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [11] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [7] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$a$2282 [8:4] 1'0 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [24] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [17:11] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][4][6]$b$2283 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [29:20] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [19] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [29] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][7]$2284:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285, B=$memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [20:15] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$a$2285 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [25:22] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][7]$b$2286 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [28:22] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [20:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [21] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [20] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][8]$2287:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288, B=$memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [9] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$a$2288 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [21] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][4][8]$b$2289 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [24] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][9]$2290:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291, B=$memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [11] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [8] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [17] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [12] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$a$2291 [12:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [27] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [25] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [23:22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [20] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [5] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [15] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [2] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [13] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [6] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][4][9]$b$2292 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [27:25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [17] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [24] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [16] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [3] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [2] 2'11 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][0]$2239:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240, B=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [27] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$2240 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [18] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$b$2241 [5:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [18:12] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [19] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [11] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [6] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [29] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][1]$2242:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243, B=$memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [18:13] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [11] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [9] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$a$2243 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [26:20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [17:12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][1]$b$2244 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [19] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][2]$2245:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246, B=$memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$a$2246 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][3][2]$b$2247 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [27] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [6] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][3]$2248:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249, B=$memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [29:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$a$2249 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [28] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [28:22] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [20] $memory\inst_mem.instruction_memory$rdmux[0][3][3]$b$2250 [20:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [29:4] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][4]$2251:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252, B=$memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [30] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [25] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [13] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [17:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$a$2252 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [5] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [27:25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][4]$b$2253 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [17:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [16] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][5]$2254:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255, B=$memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [26] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [17] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [15] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [13] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [11:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][3][5]$a$2255 [5:4] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [7] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [4] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [2] $memory\inst_mem.instruction_memory$rdmux[0][3][5]$b$2256 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [17] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [15] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [13] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [16] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [14] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [12] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [0] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [0] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [6] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][0]$2227:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228, B=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [18:12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [3] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$2228 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$b$2229 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222 [18:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222 [19] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][1]$2230:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231, B=$memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [26] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [26:20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [17:12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][2][1]$a$2231 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [29:4] $memory\inst_mem.instruction_memory$rdmux[0][2][1]$b$2232 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [3] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [29] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][2]$2233:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234, B=$memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [30] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$a$2234 [17:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [28] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [17] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [0] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [15] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [6] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [13] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [2] $memory\inst_mem.instruction_memory$rdmux[0][2][2]$b$2235 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [30] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [29] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [28] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [28] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [3] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [16] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][1][0]$2221:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222, B=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$2219
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222 [30:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$2222 [18:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$b$2223 [2] }, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$2219 [30:2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$2219 [31] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$2219 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$2219 [29] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][1][1]$2224:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [30] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][1][1]$a$2225 [0] }, B=27'xxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [30] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [31] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [29] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [28] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [28] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [3] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [16] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][0][0]$2218:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$2219, B=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220, Y=\inst_mem.out
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$2219 [30:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [30] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [28] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [3] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [16] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$b$2220 [0] }, Y={ \inst_mem.out [30:2] \inst_mem.out [0] }
      New connections: { \inst_mem.out [31] \inst_mem.out [1] } = { \inst_mem.out [29] \inst_mem.out [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\processor.inst_mux.$ternary$verilog/mux2to1.v:51$1071:
      Old ports: A=\inst_mem.out, B=0, Y=\processor.inst_mux.out
      New ports: A={ \inst_mem.out [30:2] \inst_mem.out [0] }, B=30'000000000000000000000000000000, Y={ \processor.inst_mux.out [30:2] \processor.inst_mux.out [0] }
      New connections: { \processor.inst_mux.out [31] \processor.inst_mux.out [1] } = { \processor.inst_mux.out [29] \processor.inst_mux.out [0] }
  Optimizing cells in module \top.
Performed a total of 182 changes.

25.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~261 debug messages>
Removed a total of 87 cells.

25.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 87 unused wires.
<suppressed ~1 debug messages>

25.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.16. Rerunning OPT passes. (Maybe there is more to do..)

25.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~313 debug messages>

25.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][10]$2437:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [4] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$a$2327 [20] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][11]$2440:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [24] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][5]$b$2328 [7] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][13]$2446:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][6]$b$2331 [22] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][15]$2452:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [4] }
      New ports: A={ 4'1010 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][7]$b$2334 [17] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][21]$2470:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [22] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [22] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][10]$b$2343 [5] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][24]$2479:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [24] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [24] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$a$2348 [13] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][25]$2482:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [22] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [14] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][12]$b$2349 [22] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][26]$2485:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [6] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [6] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][13]$a$2351 [18] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][27]$2488:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [7] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [14] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [26] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][13]$b$2352 [17] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][2]$2413:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [12] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [12] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$2315 [25] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][30]$2497:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [16] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [16] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][15]$a$2357 [8] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][33]$2506:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [24] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [2] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][16]$b$2361 [15] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][38]$2521:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [19] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [25] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [12] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [4] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [19] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][19]$a$2369 [27] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][39]$2524:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [22] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [7] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 2'01 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][19]$b$2370 [22] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][3]$2416:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [7] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [28] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [15] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [28] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][1]$b$2316 [7] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][40]$2527:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [11:7] }
      New ports: A={ 5'01110 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [11:7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][20]$a$2372 [22] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][42]$2533:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [21] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [9] }
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [11] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [21] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [20] $memory\inst_mem.instruction_memory$rdmux[0][5][21]$a$2375 [9] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][4]$2419:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [10] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][2]$a$2318 [10] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][6]$2425:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [17] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [24] }
      New ports: A={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [13] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [9] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][3]$a$2321 [17] = $memory\inst_mem.instruction_memory$rdmux[0][6][12]$a$2444 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][8]$2431:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [24] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [27] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [23] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [18] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [8] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [5] $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][5][4]$a$2324 [31] = $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$2409 [30]
  Optimizing cells in module \top.
Performed a total of 20 changes.

25.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.23. Rerunning OPT passes. (Maybe there is more to do..)

25.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~313 debug messages>

25.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.30. Finished OPT passes. (There is nothing left to do.)

25.30. Executing ICE40_WRAPCARRY pass (wrap carries).

25.31. Executing TECHMAP pass (map to technology primitives).

25.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

25.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$0c11a8b0f7bc0abe97ee32fac977a1bbaae6bdf7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
No more expansions possible.
<suppressed ~3725 debug messages>

25.32. Executing OPT pass (performing simple optimizations).

25.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1151 debug messages>

25.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2997 debug messages>
Removed a total of 999 cells.

25.32.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$10145 ($_DFF_P_) from module top.
Replaced 1 DFF cells.

25.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 461 unused cells and 715 unused wires.
<suppressed ~472 debug messages>

25.32.5. Rerunning OPT passes. (Removed registers in this run.)

25.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

25.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

25.32.8. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$13453 ($_DFF_P_) from module top.
Promoting init spec \processor.id_ex_reg.data_out [147] = 1'0 to constant driver in module top.
Promoting init spec \processor.mem_wb_reg.data_out [0] = 1'0 to constant driver in module top.
Promoting init spec \processor.mem_wb_reg.data_out [3] = 1'0 to constant driver in module top.
Promoted 3 init specs to constant drivers.
Replaced 1 DFF cells.

25.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

25.32.10. Rerunning OPT passes. (Removed registers in this run.)

25.32.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~32 debug messages>

25.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.32.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 0 unused wires.
<suppressed ~32 debug messages>

25.32.15. Finished fast OPT passes.

25.33. Executing ICE40_OPT pass (performing simple optimizations).

25.33.1. Running ICE40 specific optimizations.

25.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~120 debug messages>

25.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.4. Executing OPT_RMDFF pass (remove dff with constant values).

25.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

25.33.6. Rerunning OPT passes. (Removed registers in this run.)

25.33.7. Running ICE40 specific optimizations.

25.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.10. Executing OPT_RMDFF pass (remove dff with constant values).

25.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.33.12. Finished OPT passes. (There is nothing left to do.)

25.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13693 to $_DFFE_PP_ for \processor.PC.inAddr [0] -> \processor.PC.outAddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13694 to $_DFFE_PP_ for \processor.PC.inAddr [1] -> \processor.PC.outAddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13695 to $_DFFE_PP_ for \processor.PC.inAddr [2] -> \processor.PC.outAddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13696 to $_DFFE_PP_ for \processor.PC.inAddr [3] -> \processor.PC.outAddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13697 to $_DFFE_PP_ for \processor.PC.inAddr [4] -> \processor.PC.outAddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13698 to $_DFFE_PP_ for \processor.PC.inAddr [5] -> \processor.PC.outAddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13699 to $_DFFE_PP_ for \processor.PC.inAddr [6] -> \processor.PC.outAddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13700 to $_DFFE_PP_ for \processor.PC.inAddr [7] -> \processor.PC.outAddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13701 to $_DFFE_PP_ for \processor.PC.inAddr [8] -> \processor.PC.outAddr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13702 to $_DFFE_PP_ for \processor.PC.inAddr [9] -> \processor.PC.outAddr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13703 to $_DFFE_PP_ for \processor.PC.inAddr [10] -> \processor.PC.outAddr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13704 to $_DFFE_PP_ for \processor.PC.inAddr [11] -> \processor.PC.outAddr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13705 to $_DFFE_PP_ for \processor.PC.inAddr [12] -> \processor.PC.outAddr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13706 to $_DFFE_PP_ for \processor.PC.inAddr [13] -> \processor.PC.outAddr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13707 to $_DFFE_PP_ for \processor.PC.inAddr [14] -> \processor.PC.outAddr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13708 to $_DFFE_PP_ for \processor.PC.inAddr [15] -> \processor.PC.outAddr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13709 to $_DFFE_PP_ for \processor.PC.inAddr [16] -> \processor.PC.outAddr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13710 to $_DFFE_PP_ for \processor.PC.inAddr [17] -> \processor.PC.outAddr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13711 to $_DFFE_PP_ for \processor.PC.inAddr [18] -> \processor.PC.outAddr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13712 to $_DFFE_PP_ for \processor.PC.inAddr [19] -> \processor.PC.outAddr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13713 to $_DFFE_PP_ for \processor.PC.inAddr [20] -> \processor.PC.outAddr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13714 to $_DFFE_PP_ for \processor.PC.inAddr [21] -> \processor.PC.outAddr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13715 to $_DFFE_PP_ for \processor.PC.inAddr [22] -> \processor.PC.outAddr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13716 to $_DFFE_PP_ for \processor.PC.inAddr [23] -> \processor.PC.outAddr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13717 to $_DFFE_PP_ for \processor.PC.inAddr [24] -> \processor.PC.outAddr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13718 to $_DFFE_PP_ for \processor.PC.inAddr [25] -> \processor.PC.outAddr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13719 to $_DFFE_PP_ for \processor.PC.inAddr [26] -> \processor.PC.outAddr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13720 to $_DFFE_PP_ for \processor.PC.inAddr [27] -> \processor.PC.outAddr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13721 to $_DFFE_PP_ for \processor.PC.inAddr [28] -> \processor.PC.outAddr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13722 to $_DFFE_PP_ for \processor.PC.inAddr [29] -> \processor.PC.outAddr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13723 to $_DFFE_PP_ for \processor.PC.inAddr [30] -> \processor.PC.outAddr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13724 to $_DFFE_PP_ for \processor.PC.inAddr [31] -> \processor.PC.outAddr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13725 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[38][0][0]$y$5350 [0] -> \processor.branch_predictor_FSM.bht[38] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13726 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[38][0][0]$y$5350 [1] -> \processor.branch_predictor_FSM.bht[38] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13736 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[39][0][0]$y$5356 [0] -> \processor.branch_predictor_FSM.bht[39] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13737 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[39][0][0]$y$5356 [1] -> \processor.branch_predictor_FSM.bht[39] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13738 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[40][0][0]$y$5362 [0] -> \processor.branch_predictor_FSM.bht[40] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13739 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[40][0][0]$y$5362 [1] -> \processor.branch_predictor_FSM.bht[40] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13740 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[41][0][0]$y$5368 [0] -> \processor.branch_predictor_FSM.bht[41] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13741 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[41][0][0]$y$5368 [1] -> \processor.branch_predictor_FSM.bht[41] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13742 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[42][0][0]$y$5374 [0] -> \processor.branch_predictor_FSM.bht[42] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13743 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[42][0][0]$y$5374 [1] -> \processor.branch_predictor_FSM.bht[42] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13744 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[43][0][0]$y$5380 [0] -> \processor.branch_predictor_FSM.bht[43] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13745 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[43][0][0]$y$5380 [1] -> \processor.branch_predictor_FSM.bht[43] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13746 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[44][0][0]$y$5386 [0] -> \processor.branch_predictor_FSM.bht[44] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13747 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[44][0][0]$y$5386 [1] -> \processor.branch_predictor_FSM.bht[44] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13748 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[45][0][0]$y$5392 [0] -> \processor.branch_predictor_FSM.bht[45] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13749 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[45][0][0]$y$5392 [1] -> \processor.branch_predictor_FSM.bht[45] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13750 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[46][0][0]$y$5398 [0] -> \processor.branch_predictor_FSM.bht[46] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13751 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[46][0][0]$y$5398 [1] -> \processor.branch_predictor_FSM.bht[46] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13752 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[47][0][0]$y$5404 [0] -> \processor.branch_predictor_FSM.bht[47] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13753 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[47][0][0]$y$5404 [1] -> \processor.branch_predictor_FSM.bht[47] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13754 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[48][0][0]$y$5414 [0] -> \processor.branch_predictor_FSM.bht[48] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13755 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[48][0][0]$y$5414 [1] -> \processor.branch_predictor_FSM.bht[48] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13756 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[49][0][0]$y$5420 [0] -> \processor.branch_predictor_FSM.bht[49] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13757 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[49][0][0]$y$5420 [1] -> \processor.branch_predictor_FSM.bht[49] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13758 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[50][0][0]$y$5426 [0] -> \processor.branch_predictor_FSM.bht[50] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13759 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[50][0][0]$y$5426 [1] -> \processor.branch_predictor_FSM.bht[50] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13760 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[51][0][0]$y$5432 [0] -> \processor.branch_predictor_FSM.bht[51] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13761 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[51][0][0]$y$5432 [1] -> \processor.branch_predictor_FSM.bht[51] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13762 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[52][0][0]$y$5438 [0] -> \processor.branch_predictor_FSM.bht[52] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13763 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[52][0][0]$y$5438 [1] -> \processor.branch_predictor_FSM.bht[52] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13764 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[53][0][0]$y$5444 [0] -> \processor.branch_predictor_FSM.bht[53] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13765 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[53][0][0]$y$5444 [1] -> \processor.branch_predictor_FSM.bht[53] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13766 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[54][0][0]$y$5450 [0] -> \processor.branch_predictor_FSM.bht[54] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13767 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[54][0][0]$y$5450 [1] -> \processor.branch_predictor_FSM.bht[54] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13768 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[55][0][0]$y$5456 [0] -> \processor.branch_predictor_FSM.bht[55] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13769 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[55][0][0]$y$5456 [1] -> \processor.branch_predictor_FSM.bht[55] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13770 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[56][0][0]$y$5462 [0] -> \processor.branch_predictor_FSM.bht[56] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13771 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[56][0][0]$y$5462 [1] -> \processor.branch_predictor_FSM.bht[56] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13772 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[57][0][0]$y$5468 [0] -> \processor.branch_predictor_FSM.bht[57] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13773 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[57][0][0]$y$5468 [1] -> \processor.branch_predictor_FSM.bht[57] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13774 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[58][0][0]$y$5474 [0] -> \processor.branch_predictor_FSM.bht[58] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13775 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[58][0][0]$y$5474 [1] -> \processor.branch_predictor_FSM.bht[58] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13776 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[59][0][0]$y$5480 [0] -> \processor.branch_predictor_FSM.bht[59] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13777 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[59][0][0]$y$5480 [1] -> \processor.branch_predictor_FSM.bht[59] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13778 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[60][0][0]$y$5486 [0] -> \processor.branch_predictor_FSM.bht[60] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13779 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[60][0][0]$y$5486 [1] -> \processor.branch_predictor_FSM.bht[60] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13780 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[61][0][0]$y$5492 [0] -> \processor.branch_predictor_FSM.bht[61] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13781 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[61][0][0]$y$5492 [1] -> \processor.branch_predictor_FSM.bht[61] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13782 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[62][0][0]$y$5498 [0] -> \processor.branch_predictor_FSM.bht[62] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13783 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[62][0][0]$y$5498 [1] -> \processor.branch_predictor_FSM.bht[62] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13784 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[63][0][0]$y$5504 [0] -> \processor.branch_predictor_FSM.bht[63] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13785 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[63][0][0]$y$5504 [1] -> \processor.branch_predictor_FSM.bht[63] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13786 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[64][0][0]$y$5516 [0] -> \processor.branch_predictor_FSM.bht[64] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13787 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[64][0][0]$y$5516 [1] -> \processor.branch_predictor_FSM.bht[64] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13788 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[65][0][0]$y$5522 [0] -> \processor.branch_predictor_FSM.bht[65] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13789 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[65][0][0]$y$5522 [1] -> \processor.branch_predictor_FSM.bht[65] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13790 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[66][0][0]$y$5528 [0] -> \processor.branch_predictor_FSM.bht[66] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13791 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[66][0][0]$y$5528 [1] -> \processor.branch_predictor_FSM.bht[66] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13792 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[67][0][0]$y$5534 [0] -> \processor.branch_predictor_FSM.bht[67] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13793 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[67][0][0]$y$5534 [1] -> \processor.branch_predictor_FSM.bht[67] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13794 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[68][0][0]$y$5540 [0] -> \processor.branch_predictor_FSM.bht[68] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13795 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[68][0][0]$y$5540 [1] -> \processor.branch_predictor_FSM.bht[68] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13796 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[69][0][0]$y$5546 [0] -> \processor.branch_predictor_FSM.bht[69] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13797 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[69][0][0]$y$5546 [1] -> \processor.branch_predictor_FSM.bht[69] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13798 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[70][0][0]$y$5552 [0] -> \processor.branch_predictor_FSM.bht[70] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13799 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[70][0][0]$y$5552 [1] -> \processor.branch_predictor_FSM.bht[70] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13800 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[71][0][0]$y$5558 [0] -> \processor.branch_predictor_FSM.bht[71] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13801 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[71][0][0]$y$5558 [1] -> \processor.branch_predictor_FSM.bht[71] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13802 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[72][0][0]$y$5564 [0] -> \processor.branch_predictor_FSM.bht[72] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13803 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[72][0][0]$y$5564 [1] -> \processor.branch_predictor_FSM.bht[72] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13804 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[73][0][0]$y$5570 [0] -> \processor.branch_predictor_FSM.bht[73] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13805 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[73][0][0]$y$5570 [1] -> \processor.branch_predictor_FSM.bht[73] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13806 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[74][0][0]$y$5576 [0] -> \processor.branch_predictor_FSM.bht[74] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13807 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[74][0][0]$y$5576 [1] -> \processor.branch_predictor_FSM.bht[74] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13808 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[75][0][0]$y$5582 [0] -> \processor.branch_predictor_FSM.bht[75] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13809 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[75][0][0]$y$5582 [1] -> \processor.branch_predictor_FSM.bht[75] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13810 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[76][0][0]$y$5588 [0] -> \processor.branch_predictor_FSM.bht[76] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13811 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[76][0][0]$y$5588 [1] -> \processor.branch_predictor_FSM.bht[76] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13812 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[77][0][0]$y$5594 [0] -> \processor.branch_predictor_FSM.bht[77] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13813 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[77][0][0]$y$5594 [1] -> \processor.branch_predictor_FSM.bht[77] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13814 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[78][0][0]$y$5600 [0] -> \processor.branch_predictor_FSM.bht[78] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13815 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[78][0][0]$y$5600 [1] -> \processor.branch_predictor_FSM.bht[78] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13816 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[79][0][0]$y$5606 [0] -> \processor.branch_predictor_FSM.bht[79] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13817 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[79][0][0]$y$5606 [1] -> \processor.branch_predictor_FSM.bht[79] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13818 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[80][0][0]$y$5614 [0] -> \processor.branch_predictor_FSM.bht[80] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13819 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[80][0][0]$y$5614 [1] -> \processor.branch_predictor_FSM.bht[80] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13820 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[81][0][0]$y$5620 [0] -> \processor.branch_predictor_FSM.bht[81] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13821 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[81][0][0]$y$5620 [1] -> \processor.branch_predictor_FSM.bht[81] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13822 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[82][0][0]$y$5626 [0] -> \processor.branch_predictor_FSM.bht[82] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13823 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[82][0][0]$y$5626 [1] -> \processor.branch_predictor_FSM.bht[82] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13824 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[83][0][0]$y$5632 [0] -> \processor.branch_predictor_FSM.bht[83] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13825 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[83][0][0]$y$5632 [1] -> \processor.branch_predictor_FSM.bht[83] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13826 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[84][0][0]$y$5638 [0] -> \processor.branch_predictor_FSM.bht[84] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13827 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[84][0][0]$y$5638 [1] -> \processor.branch_predictor_FSM.bht[84] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13828 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[85][0][0]$y$5644 [0] -> \processor.branch_predictor_FSM.bht[85] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13829 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[85][0][0]$y$5644 [1] -> \processor.branch_predictor_FSM.bht[85] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13830 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[86][0][0]$y$5650 [0] -> \processor.branch_predictor_FSM.bht[86] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13831 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[86][0][0]$y$5650 [1] -> \processor.branch_predictor_FSM.bht[86] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13832 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[87][0][0]$y$5656 [0] -> \processor.branch_predictor_FSM.bht[87] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13833 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[87][0][0]$y$5656 [1] -> \processor.branch_predictor_FSM.bht[87] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13834 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[88][0][0]$y$5662 [0] -> \processor.branch_predictor_FSM.bht[88] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13835 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[88][0][0]$y$5662 [1] -> \processor.branch_predictor_FSM.bht[88] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13836 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[89][0][0]$y$5668 [0] -> \processor.branch_predictor_FSM.bht[89] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13837 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[89][0][0]$y$5668 [1] -> \processor.branch_predictor_FSM.bht[89] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13838 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[90][0][0]$y$5674 [0] -> \processor.branch_predictor_FSM.bht[90] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13839 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[90][0][0]$y$5674 [1] -> \processor.branch_predictor_FSM.bht[90] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13840 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[91][0][0]$y$5680 [0] -> \processor.branch_predictor_FSM.bht[91] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13841 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[91][0][0]$y$5680 [1] -> \processor.branch_predictor_FSM.bht[91] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13842 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[92][0][0]$y$5686 [0] -> \processor.branch_predictor_FSM.bht[92] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13843 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[92][0][0]$y$5686 [1] -> \processor.branch_predictor_FSM.bht[92] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13844 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[93][0][0]$y$5692 [0] -> \processor.branch_predictor_FSM.bht[93] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13845 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[93][0][0]$y$5692 [1] -> \processor.branch_predictor_FSM.bht[93] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13846 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[94][0][0]$y$5698 [0] -> \processor.branch_predictor_FSM.bht[94] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13847 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[94][0][0]$y$5698 [1] -> \processor.branch_predictor_FSM.bht[94] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13848 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[95][0][0]$y$5704 [0] -> \processor.branch_predictor_FSM.bht[95] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13849 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[95][0][0]$y$5704 [1] -> \processor.branch_predictor_FSM.bht[95] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13850 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[96][0][0]$y$5712 [0] -> \processor.branch_predictor_FSM.bht[96] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13851 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[96][0][0]$y$5712 [1] -> \processor.branch_predictor_FSM.bht[96] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13852 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[97][0][0]$y$5718 [0] -> \processor.branch_predictor_FSM.bht[97] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13853 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[97][0][0]$y$5718 [1] -> \processor.branch_predictor_FSM.bht[97] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13854 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[98][0][0]$y$5724 [0] -> \processor.branch_predictor_FSM.bht[98] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13855 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[98][0][0]$y$5724 [1] -> \processor.branch_predictor_FSM.bht[98] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13856 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[99][0][0]$y$5730 [0] -> \processor.branch_predictor_FSM.bht[99] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13857 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[99][0][0]$y$5730 [1] -> \processor.branch_predictor_FSM.bht[99] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13858 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[100][0][0]$y$5736 [0] -> \processor.branch_predictor_FSM.bht[100] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13859 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[100][0][0]$y$5736 [1] -> \processor.branch_predictor_FSM.bht[100] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13860 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[101][0][0]$y$5742 [0] -> \processor.branch_predictor_FSM.bht[101] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13861 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[101][0][0]$y$5742 [1] -> \processor.branch_predictor_FSM.bht[101] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13862 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[102][0][0]$y$5748 [0] -> \processor.branch_predictor_FSM.bht[102] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13863 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[102][0][0]$y$5748 [1] -> \processor.branch_predictor_FSM.bht[102] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13864 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[103][0][0]$y$5754 [0] -> \processor.branch_predictor_FSM.bht[103] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13865 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[103][0][0]$y$5754 [1] -> \processor.branch_predictor_FSM.bht[103] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13866 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[104][0][0]$y$5760 [0] -> \processor.branch_predictor_FSM.bht[104] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13867 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[104][0][0]$y$5760 [1] -> \processor.branch_predictor_FSM.bht[104] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13868 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[105][0][0]$y$5766 [0] -> \processor.branch_predictor_FSM.bht[105] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13869 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[105][0][0]$y$5766 [1] -> \processor.branch_predictor_FSM.bht[105] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13870 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[106][0][0]$y$5772 [0] -> \processor.branch_predictor_FSM.bht[106] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13871 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[106][0][0]$y$5772 [1] -> \processor.branch_predictor_FSM.bht[106] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13872 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[107][0][0]$y$5778 [0] -> \processor.branch_predictor_FSM.bht[107] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13873 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[107][0][0]$y$5778 [1] -> \processor.branch_predictor_FSM.bht[107] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13874 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[108][0][0]$y$5784 [0] -> \processor.branch_predictor_FSM.bht[108] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13875 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[108][0][0]$y$5784 [1] -> \processor.branch_predictor_FSM.bht[108] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13876 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[109][0][0]$y$5790 [0] -> \processor.branch_predictor_FSM.bht[109] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13877 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[109][0][0]$y$5790 [1] -> \processor.branch_predictor_FSM.bht[109] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13878 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[110][0][0]$y$5796 [0] -> \processor.branch_predictor_FSM.bht[110] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13879 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[110][0][0]$y$5796 [1] -> \processor.branch_predictor_FSM.bht[110] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13880 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[111][0][0]$y$5802 [0] -> \processor.branch_predictor_FSM.bht[111] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13881 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[111][0][0]$y$5802 [1] -> \processor.branch_predictor_FSM.bht[111] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13882 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[112][0][0]$y$5810 [0] -> \processor.branch_predictor_FSM.bht[112] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13883 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[112][0][0]$y$5810 [1] -> \processor.branch_predictor_FSM.bht[112] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13884 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[113][0][0]$y$5816 [0] -> \processor.branch_predictor_FSM.bht[113] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13885 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[113][0][0]$y$5816 [1] -> \processor.branch_predictor_FSM.bht[113] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13886 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[114][0][0]$y$5822 [0] -> \processor.branch_predictor_FSM.bht[114] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13887 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[114][0][0]$y$5822 [1] -> \processor.branch_predictor_FSM.bht[114] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13888 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[115][0][0]$y$5828 [0] -> \processor.branch_predictor_FSM.bht[115] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13889 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[115][0][0]$y$5828 [1] -> \processor.branch_predictor_FSM.bht[115] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13890 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[116][0][0]$y$5834 [0] -> \processor.branch_predictor_FSM.bht[116] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13891 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[116][0][0]$y$5834 [1] -> \processor.branch_predictor_FSM.bht[116] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13892 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[117][0][0]$y$5840 [0] -> \processor.branch_predictor_FSM.bht[117] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13893 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[117][0][0]$y$5840 [1] -> \processor.branch_predictor_FSM.bht[117] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13894 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[118][0][0]$y$5846 [0] -> \processor.branch_predictor_FSM.bht[118] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13895 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[118][0][0]$y$5846 [1] -> \processor.branch_predictor_FSM.bht[118] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13896 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[119][0][0]$y$5852 [0] -> \processor.branch_predictor_FSM.bht[119] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13897 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[119][0][0]$y$5852 [1] -> \processor.branch_predictor_FSM.bht[119] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13898 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[120][0][0]$y$5858 [0] -> \processor.branch_predictor_FSM.bht[120] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13899 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[120][0][0]$y$5858 [1] -> \processor.branch_predictor_FSM.bht[120] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13900 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[121][0][0]$y$5864 [0] -> \processor.branch_predictor_FSM.bht[121] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13901 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[121][0][0]$y$5864 [1] -> \processor.branch_predictor_FSM.bht[121] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13902 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[122][0][0]$y$5870 [0] -> \processor.branch_predictor_FSM.bht[122] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13903 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[122][0][0]$y$5870 [1] -> \processor.branch_predictor_FSM.bht[122] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13904 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[123][0][0]$y$5876 [0] -> \processor.branch_predictor_FSM.bht[123] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13905 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[123][0][0]$y$5876 [1] -> \processor.branch_predictor_FSM.bht[123] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13906 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[124][0][0]$y$5882 [0] -> \processor.branch_predictor_FSM.bht[124] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13907 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[124][0][0]$y$5882 [1] -> \processor.branch_predictor_FSM.bht[124] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13908 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[125][0][0]$y$5888 [0] -> \processor.branch_predictor_FSM.bht[125] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13909 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[125][0][0]$y$5888 [1] -> \processor.branch_predictor_FSM.bht[125] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13910 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[126][0][0]$y$5894 [0] -> \processor.branch_predictor_FSM.bht[126] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13911 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[126][0][0]$y$5894 [1] -> \processor.branch_predictor_FSM.bht[126] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13912 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[127][0][0]$y$5900 [0] -> \processor.branch_predictor_FSM.bht[127] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13913 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[127][0][0]$y$5900 [1] -> \processor.branch_predictor_FSM.bht[127] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13914 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[128][0][0]$y$5912 [0] -> \processor.branch_predictor_FSM.bht[128] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13915 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[128][0][0]$y$5912 [1] -> \processor.branch_predictor_FSM.bht[128] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13916 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[129][0][0]$y$5918 [0] -> \processor.branch_predictor_FSM.bht[129] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13917 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[129][0][0]$y$5918 [1] -> \processor.branch_predictor_FSM.bht[129] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13918 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[130][0][0]$y$5924 [0] -> \processor.branch_predictor_FSM.bht[130] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13919 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[130][0][0]$y$5924 [1] -> \processor.branch_predictor_FSM.bht[130] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13920 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[131][0][0]$y$5930 [0] -> \processor.branch_predictor_FSM.bht[131] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13921 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[131][0][0]$y$5930 [1] -> \processor.branch_predictor_FSM.bht[131] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13922 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[132][0][0]$y$5936 [0] -> \processor.branch_predictor_FSM.bht[132] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13923 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[132][0][0]$y$5936 [1] -> \processor.branch_predictor_FSM.bht[132] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13924 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[133][0][0]$y$5942 [0] -> \processor.branch_predictor_FSM.bht[133] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13925 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[133][0][0]$y$5942 [1] -> \processor.branch_predictor_FSM.bht[133] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13926 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[134][0][0]$y$5948 [0] -> \processor.branch_predictor_FSM.bht[134] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13927 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[134][0][0]$y$5948 [1] -> \processor.branch_predictor_FSM.bht[134] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13928 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[135][0][0]$y$5954 [0] -> \processor.branch_predictor_FSM.bht[135] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13929 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[135][0][0]$y$5954 [1] -> \processor.branch_predictor_FSM.bht[135] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13930 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[136][0][0]$y$5960 [0] -> \processor.branch_predictor_FSM.bht[136] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13931 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[136][0][0]$y$5960 [1] -> \processor.branch_predictor_FSM.bht[136] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13932 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[137][0][0]$y$5966 [0] -> \processor.branch_predictor_FSM.bht[137] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13933 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[137][0][0]$y$5966 [1] -> \processor.branch_predictor_FSM.bht[137] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13934 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[138][0][0]$y$5972 [0] -> \processor.branch_predictor_FSM.bht[138] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13935 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[138][0][0]$y$5972 [1] -> \processor.branch_predictor_FSM.bht[138] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13936 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[139][0][0]$y$5978 [0] -> \processor.branch_predictor_FSM.bht[139] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13937 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[139][0][0]$y$5978 [1] -> \processor.branch_predictor_FSM.bht[139] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13938 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[140][0][0]$y$5984 [0] -> \processor.branch_predictor_FSM.bht[140] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13939 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[140][0][0]$y$5984 [1] -> \processor.branch_predictor_FSM.bht[140] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13940 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[141][0][0]$y$5990 [0] -> \processor.branch_predictor_FSM.bht[141] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13941 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[141][0][0]$y$5990 [1] -> \processor.branch_predictor_FSM.bht[141] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13942 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[142][0][0]$y$5996 [0] -> \processor.branch_predictor_FSM.bht[142] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13943 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[142][0][0]$y$5996 [1] -> \processor.branch_predictor_FSM.bht[142] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13944 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[143][0][0]$y$6002 [0] -> \processor.branch_predictor_FSM.bht[143] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13945 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[143][0][0]$y$6002 [1] -> \processor.branch_predictor_FSM.bht[143] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13946 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[144][0][0]$y$6010 [0] -> \processor.branch_predictor_FSM.bht[144] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13947 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[144][0][0]$y$6010 [1] -> \processor.branch_predictor_FSM.bht[144] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13948 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[145][0][0]$y$6016 [0] -> \processor.branch_predictor_FSM.bht[145] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13949 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[145][0][0]$y$6016 [1] -> \processor.branch_predictor_FSM.bht[145] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13950 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[146][0][0]$y$6022 [0] -> \processor.branch_predictor_FSM.bht[146] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13951 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[146][0][0]$y$6022 [1] -> \processor.branch_predictor_FSM.bht[146] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13952 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[147][0][0]$y$6028 [0] -> \processor.branch_predictor_FSM.bht[147] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13953 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[147][0][0]$y$6028 [1] -> \processor.branch_predictor_FSM.bht[147] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13954 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[148][0][0]$y$6034 [0] -> \processor.branch_predictor_FSM.bht[148] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13955 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[148][0][0]$y$6034 [1] -> \processor.branch_predictor_FSM.bht[148] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13956 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[149][0][0]$y$6040 [0] -> \processor.branch_predictor_FSM.bht[149] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13957 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[149][0][0]$y$6040 [1] -> \processor.branch_predictor_FSM.bht[149] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13958 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[150][0][0]$y$6046 [0] -> \processor.branch_predictor_FSM.bht[150] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13959 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[150][0][0]$y$6046 [1] -> \processor.branch_predictor_FSM.bht[150] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13960 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[151][0][0]$y$6052 [0] -> \processor.branch_predictor_FSM.bht[151] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13961 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[151][0][0]$y$6052 [1] -> \processor.branch_predictor_FSM.bht[151] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13962 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[152][0][0]$y$6058 [0] -> \processor.branch_predictor_FSM.bht[152] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13963 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[152][0][0]$y$6058 [1] -> \processor.branch_predictor_FSM.bht[152] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13964 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[153][0][0]$y$6064 [0] -> \processor.branch_predictor_FSM.bht[153] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13965 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[153][0][0]$y$6064 [1] -> \processor.branch_predictor_FSM.bht[153] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13966 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[154][0][0]$y$6070 [0] -> \processor.branch_predictor_FSM.bht[154] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13967 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[154][0][0]$y$6070 [1] -> \processor.branch_predictor_FSM.bht[154] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13968 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[155][0][0]$y$6076 [0] -> \processor.branch_predictor_FSM.bht[155] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13969 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[155][0][0]$y$6076 [1] -> \processor.branch_predictor_FSM.bht[155] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13970 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[156][0][0]$y$6082 [0] -> \processor.branch_predictor_FSM.bht[156] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13971 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[156][0][0]$y$6082 [1] -> \processor.branch_predictor_FSM.bht[156] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13972 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[157][0][0]$y$6088 [0] -> \processor.branch_predictor_FSM.bht[157] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13973 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[157][0][0]$y$6088 [1] -> \processor.branch_predictor_FSM.bht[157] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13974 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[158][0][0]$y$6094 [0] -> \processor.branch_predictor_FSM.bht[158] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13975 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[158][0][0]$y$6094 [1] -> \processor.branch_predictor_FSM.bht[158] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13976 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[159][0][0]$y$6100 [0] -> \processor.branch_predictor_FSM.bht[159] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13977 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[159][0][0]$y$6100 [1] -> \processor.branch_predictor_FSM.bht[159] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13978 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[160][0][0]$y$6108 [0] -> \processor.branch_predictor_FSM.bht[160] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13979 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[160][0][0]$y$6108 [1] -> \processor.branch_predictor_FSM.bht[160] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13980 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[161][0][0]$y$6114 [0] -> \processor.branch_predictor_FSM.bht[161] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13981 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[161][0][0]$y$6114 [1] -> \processor.branch_predictor_FSM.bht[161] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13982 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[162][0][0]$y$6120 [0] -> \processor.branch_predictor_FSM.bht[162] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13983 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[162][0][0]$y$6120 [1] -> \processor.branch_predictor_FSM.bht[162] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13984 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[163][0][0]$y$6126 [0] -> \processor.branch_predictor_FSM.bht[163] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13985 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[163][0][0]$y$6126 [1] -> \processor.branch_predictor_FSM.bht[163] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13986 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[164][0][0]$y$6132 [0] -> \processor.branch_predictor_FSM.bht[164] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13987 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[164][0][0]$y$6132 [1] -> \processor.branch_predictor_FSM.bht[164] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13988 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[165][0][0]$y$6138 [0] -> \processor.branch_predictor_FSM.bht[165] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13989 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[165][0][0]$y$6138 [1] -> \processor.branch_predictor_FSM.bht[165] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13990 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[166][0][0]$y$6144 [0] -> \processor.branch_predictor_FSM.bht[166] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13991 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[166][0][0]$y$6144 [1] -> \processor.branch_predictor_FSM.bht[166] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13992 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[167][0][0]$y$6150 [0] -> \processor.branch_predictor_FSM.bht[167] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13993 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[167][0][0]$y$6150 [1] -> \processor.branch_predictor_FSM.bht[167] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13994 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[168][0][0]$y$6156 [0] -> \processor.branch_predictor_FSM.bht[168] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13995 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[168][0][0]$y$6156 [1] -> \processor.branch_predictor_FSM.bht[168] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13996 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[169][0][0]$y$6162 [0] -> \processor.branch_predictor_FSM.bht[169] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13997 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[169][0][0]$y$6162 [1] -> \processor.branch_predictor_FSM.bht[169] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13998 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[170][0][0]$y$6168 [0] -> \processor.branch_predictor_FSM.bht[170] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13999 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[170][0][0]$y$6168 [1] -> \processor.branch_predictor_FSM.bht[170] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14000 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[171][0][0]$y$6174 [0] -> \processor.branch_predictor_FSM.bht[171] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14001 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[171][0][0]$y$6174 [1] -> \processor.branch_predictor_FSM.bht[171] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14002 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[172][0][0]$y$6180 [0] -> \processor.branch_predictor_FSM.bht[172] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14003 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[172][0][0]$y$6180 [1] -> \processor.branch_predictor_FSM.bht[172] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14004 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[173][0][0]$y$6186 [0] -> \processor.branch_predictor_FSM.bht[173] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14005 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[173][0][0]$y$6186 [1] -> \processor.branch_predictor_FSM.bht[173] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14006 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[174][0][0]$y$6192 [0] -> \processor.branch_predictor_FSM.bht[174] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14007 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[174][0][0]$y$6192 [1] -> \processor.branch_predictor_FSM.bht[174] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14008 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[175][0][0]$y$6198 [0] -> \processor.branch_predictor_FSM.bht[175] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14009 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[175][0][0]$y$6198 [1] -> \processor.branch_predictor_FSM.bht[175] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14010 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[176][0][0]$y$6206 [0] -> \processor.branch_predictor_FSM.bht[176] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14011 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[176][0][0]$y$6206 [1] -> \processor.branch_predictor_FSM.bht[176] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14012 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[177][0][0]$y$6212 [0] -> \processor.branch_predictor_FSM.bht[177] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14013 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[177][0][0]$y$6212 [1] -> \processor.branch_predictor_FSM.bht[177] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14014 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[178][0][0]$y$6218 [0] -> \processor.branch_predictor_FSM.bht[178] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14015 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[178][0][0]$y$6218 [1] -> \processor.branch_predictor_FSM.bht[178] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14016 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[179][0][0]$y$6224 [0] -> \processor.branch_predictor_FSM.bht[179] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14017 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[179][0][0]$y$6224 [1] -> \processor.branch_predictor_FSM.bht[179] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14018 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[180][0][0]$y$6230 [0] -> \processor.branch_predictor_FSM.bht[180] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14019 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[180][0][0]$y$6230 [1] -> \processor.branch_predictor_FSM.bht[180] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14020 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[181][0][0]$y$6236 [0] -> \processor.branch_predictor_FSM.bht[181] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14021 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[181][0][0]$y$6236 [1] -> \processor.branch_predictor_FSM.bht[181] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14022 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[182][0][0]$y$6242 [0] -> \processor.branch_predictor_FSM.bht[182] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14023 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[182][0][0]$y$6242 [1] -> \processor.branch_predictor_FSM.bht[182] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14024 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[183][0][0]$y$6248 [0] -> \processor.branch_predictor_FSM.bht[183] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14025 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[183][0][0]$y$6248 [1] -> \processor.branch_predictor_FSM.bht[183] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14026 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[184][0][0]$y$6254 [0] -> \processor.branch_predictor_FSM.bht[184] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14027 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[184][0][0]$y$6254 [1] -> \processor.branch_predictor_FSM.bht[184] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14028 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[185][0][0]$y$6260 [0] -> \processor.branch_predictor_FSM.bht[185] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14029 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[185][0][0]$y$6260 [1] -> \processor.branch_predictor_FSM.bht[185] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14030 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[186][0][0]$y$6266 [0] -> \processor.branch_predictor_FSM.bht[186] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14031 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[186][0][0]$y$6266 [1] -> \processor.branch_predictor_FSM.bht[186] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14032 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[187][0][0]$y$6272 [0] -> \processor.branch_predictor_FSM.bht[187] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14033 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[187][0][0]$y$6272 [1] -> \processor.branch_predictor_FSM.bht[187] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14034 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[188][0][0]$y$6278 [0] -> \processor.branch_predictor_FSM.bht[188] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14035 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[188][0][0]$y$6278 [1] -> \processor.branch_predictor_FSM.bht[188] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14036 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[189][0][0]$y$6284 [0] -> \processor.branch_predictor_FSM.bht[189] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14037 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[189][0][0]$y$6284 [1] -> \processor.branch_predictor_FSM.bht[189] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14038 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[190][0][0]$y$6290 [0] -> \processor.branch_predictor_FSM.bht[190] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14039 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[190][0][0]$y$6290 [1] -> \processor.branch_predictor_FSM.bht[190] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14040 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[191][0][0]$y$6296 [0] -> \processor.branch_predictor_FSM.bht[191] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14041 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[191][0][0]$y$6296 [1] -> \processor.branch_predictor_FSM.bht[191] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14042 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[192][0][0]$y$6306 [0] -> \processor.branch_predictor_FSM.bht[192] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14043 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[192][0][0]$y$6306 [1] -> \processor.branch_predictor_FSM.bht[192] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14044 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[193][0][0]$y$6312 [0] -> \processor.branch_predictor_FSM.bht[193] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14045 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[193][0][0]$y$6312 [1] -> \processor.branch_predictor_FSM.bht[193] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14046 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[194][0][0]$y$6318 [0] -> \processor.branch_predictor_FSM.bht[194] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14047 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[194][0][0]$y$6318 [1] -> \processor.branch_predictor_FSM.bht[194] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14048 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[195][0][0]$y$6324 [0] -> \processor.branch_predictor_FSM.bht[195] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14049 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[195][0][0]$y$6324 [1] -> \processor.branch_predictor_FSM.bht[195] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14050 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[196][0][0]$y$6330 [0] -> \processor.branch_predictor_FSM.bht[196] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14051 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[196][0][0]$y$6330 [1] -> \processor.branch_predictor_FSM.bht[196] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14052 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[197][0][0]$y$6336 [0] -> \processor.branch_predictor_FSM.bht[197] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14053 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[197][0][0]$y$6336 [1] -> \processor.branch_predictor_FSM.bht[197] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14054 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[198][0][0]$y$6342 [0] -> \processor.branch_predictor_FSM.bht[198] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14055 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[198][0][0]$y$6342 [1] -> \processor.branch_predictor_FSM.bht[198] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14056 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[199][0][0]$y$6348 [0] -> \processor.branch_predictor_FSM.bht[199] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14057 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[199][0][0]$y$6348 [1] -> \processor.branch_predictor_FSM.bht[199] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14058 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[200][0][0]$y$6354 [0] -> \processor.branch_predictor_FSM.bht[200] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14059 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[200][0][0]$y$6354 [1] -> \processor.branch_predictor_FSM.bht[200] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14060 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[201][0][0]$y$6360 [0] -> \processor.branch_predictor_FSM.bht[201] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14061 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[201][0][0]$y$6360 [1] -> \processor.branch_predictor_FSM.bht[201] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14062 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[202][0][0]$y$6366 [0] -> \processor.branch_predictor_FSM.bht[202] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14063 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[202][0][0]$y$6366 [1] -> \processor.branch_predictor_FSM.bht[202] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14064 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[203][0][0]$y$6372 [0] -> \processor.branch_predictor_FSM.bht[203] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14065 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[203][0][0]$y$6372 [1] -> \processor.branch_predictor_FSM.bht[203] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14066 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[204][0][0]$y$6378 [0] -> \processor.branch_predictor_FSM.bht[204] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14067 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[204][0][0]$y$6378 [1] -> \processor.branch_predictor_FSM.bht[204] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14068 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[205][0][0]$y$6384 [0] -> \processor.branch_predictor_FSM.bht[205] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14069 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[205][0][0]$y$6384 [1] -> \processor.branch_predictor_FSM.bht[205] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14070 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[206][0][0]$y$6390 [0] -> \processor.branch_predictor_FSM.bht[206] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14071 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[206][0][0]$y$6390 [1] -> \processor.branch_predictor_FSM.bht[206] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14072 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[207][0][0]$y$6396 [0] -> \processor.branch_predictor_FSM.bht[207] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14073 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[207][0][0]$y$6396 [1] -> \processor.branch_predictor_FSM.bht[207] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14074 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[208][0][0]$y$6404 [0] -> \processor.branch_predictor_FSM.bht[208] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14075 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[208][0][0]$y$6404 [1] -> \processor.branch_predictor_FSM.bht[208] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14076 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[209][0][0]$y$6410 [0] -> \processor.branch_predictor_FSM.bht[209] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14077 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[209][0][0]$y$6410 [1] -> \processor.branch_predictor_FSM.bht[209] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14078 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[210][0][0]$y$6416 [0] -> \processor.branch_predictor_FSM.bht[210] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14079 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[210][0][0]$y$6416 [1] -> \processor.branch_predictor_FSM.bht[210] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14080 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[211][0][0]$y$6422 [0] -> \processor.branch_predictor_FSM.bht[211] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14081 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[211][0][0]$y$6422 [1] -> \processor.branch_predictor_FSM.bht[211] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14082 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[212][0][0]$y$6428 [0] -> \processor.branch_predictor_FSM.bht[212] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14083 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[212][0][0]$y$6428 [1] -> \processor.branch_predictor_FSM.bht[212] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14084 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[213][0][0]$y$6434 [0] -> \processor.branch_predictor_FSM.bht[213] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14085 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[213][0][0]$y$6434 [1] -> \processor.branch_predictor_FSM.bht[213] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14086 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[214][0][0]$y$6440 [0] -> \processor.branch_predictor_FSM.bht[214] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14087 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[214][0][0]$y$6440 [1] -> \processor.branch_predictor_FSM.bht[214] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14088 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[215][0][0]$y$6446 [0] -> \processor.branch_predictor_FSM.bht[215] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14089 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[215][0][0]$y$6446 [1] -> \processor.branch_predictor_FSM.bht[215] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14090 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[216][0][0]$y$6452 [0] -> \processor.branch_predictor_FSM.bht[216] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14091 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[216][0][0]$y$6452 [1] -> \processor.branch_predictor_FSM.bht[216] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14092 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[217][0][0]$y$6458 [0] -> \processor.branch_predictor_FSM.bht[217] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14093 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[217][0][0]$y$6458 [1] -> \processor.branch_predictor_FSM.bht[217] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14094 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[218][0][0]$y$6464 [0] -> \processor.branch_predictor_FSM.bht[218] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14095 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[218][0][0]$y$6464 [1] -> \processor.branch_predictor_FSM.bht[218] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14096 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[219][0][0]$y$6470 [0] -> \processor.branch_predictor_FSM.bht[219] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14097 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[219][0][0]$y$6470 [1] -> \processor.branch_predictor_FSM.bht[219] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14098 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[220][0][0]$y$6476 [0] -> \processor.branch_predictor_FSM.bht[220] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14099 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[220][0][0]$y$6476 [1] -> \processor.branch_predictor_FSM.bht[220] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14100 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[221][0][0]$y$6482 [0] -> \processor.branch_predictor_FSM.bht[221] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14101 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[221][0][0]$y$6482 [1] -> \processor.branch_predictor_FSM.bht[221] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14102 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[222][0][0]$y$6488 [0] -> \processor.branch_predictor_FSM.bht[222] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14103 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[222][0][0]$y$6488 [1] -> \processor.branch_predictor_FSM.bht[222] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14104 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[223][0][0]$y$6494 [0] -> \processor.branch_predictor_FSM.bht[223] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14105 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[223][0][0]$y$6494 [1] -> \processor.branch_predictor_FSM.bht[223] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14106 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[224][0][0]$y$6502 [0] -> \processor.branch_predictor_FSM.bht[224] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14107 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[224][0][0]$y$6502 [1] -> \processor.branch_predictor_FSM.bht[224] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14108 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[225][0][0]$y$6508 [0] -> \processor.branch_predictor_FSM.bht[225] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14109 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[225][0][0]$y$6508 [1] -> \processor.branch_predictor_FSM.bht[225] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14110 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[226][0][0]$y$6514 [0] -> \processor.branch_predictor_FSM.bht[226] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14111 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[226][0][0]$y$6514 [1] -> \processor.branch_predictor_FSM.bht[226] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14112 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[227][0][0]$y$6520 [0] -> \processor.branch_predictor_FSM.bht[227] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14113 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[227][0][0]$y$6520 [1] -> \processor.branch_predictor_FSM.bht[227] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14114 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[228][0][0]$y$6526 [0] -> \processor.branch_predictor_FSM.bht[228] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14115 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[228][0][0]$y$6526 [1] -> \processor.branch_predictor_FSM.bht[228] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14116 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[229][0][0]$y$6532 [0] -> \processor.branch_predictor_FSM.bht[229] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14117 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[229][0][0]$y$6532 [1] -> \processor.branch_predictor_FSM.bht[229] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14118 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[230][0][0]$y$6538 [0] -> \processor.branch_predictor_FSM.bht[230] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14119 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[230][0][0]$y$6538 [1] -> \processor.branch_predictor_FSM.bht[230] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14120 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[231][0][0]$y$6544 [0] -> \processor.branch_predictor_FSM.bht[231] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14121 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[231][0][0]$y$6544 [1] -> \processor.branch_predictor_FSM.bht[231] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14122 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[232][0][0]$y$6550 [0] -> \processor.branch_predictor_FSM.bht[232] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14123 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[232][0][0]$y$6550 [1] -> \processor.branch_predictor_FSM.bht[232] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14124 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[233][0][0]$y$6556 [0] -> \processor.branch_predictor_FSM.bht[233] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14125 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[233][0][0]$y$6556 [1] -> \processor.branch_predictor_FSM.bht[233] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14126 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[234][0][0]$y$6562 [0] -> \processor.branch_predictor_FSM.bht[234] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14127 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[234][0][0]$y$6562 [1] -> \processor.branch_predictor_FSM.bht[234] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14128 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[235][0][0]$y$6568 [0] -> \processor.branch_predictor_FSM.bht[235] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14129 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[235][0][0]$y$6568 [1] -> \processor.branch_predictor_FSM.bht[235] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14130 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[236][0][0]$y$6574 [0] -> \processor.branch_predictor_FSM.bht[236] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14131 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[236][0][0]$y$6574 [1] -> \processor.branch_predictor_FSM.bht[236] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14132 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[237][0][0]$y$6580 [0] -> \processor.branch_predictor_FSM.bht[237] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14133 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[237][0][0]$y$6580 [1] -> \processor.branch_predictor_FSM.bht[237] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14134 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[238][0][0]$y$6586 [0] -> \processor.branch_predictor_FSM.bht[238] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14135 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[238][0][0]$y$6586 [1] -> \processor.branch_predictor_FSM.bht[238] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14136 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[239][0][0]$y$6592 [0] -> \processor.branch_predictor_FSM.bht[239] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14137 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[239][0][0]$y$6592 [1] -> \processor.branch_predictor_FSM.bht[239] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14138 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[240][0][0]$y$6600 [0] -> \processor.branch_predictor_FSM.bht[240] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14139 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[240][0][0]$y$6600 [1] -> \processor.branch_predictor_FSM.bht[240] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14140 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[241][0][0]$y$6606 [0] -> \processor.branch_predictor_FSM.bht[241] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14141 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[241][0][0]$y$6606 [1] -> \processor.branch_predictor_FSM.bht[241] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14142 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[242][0][0]$y$6612 [0] -> \processor.branch_predictor_FSM.bht[242] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14143 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[242][0][0]$y$6612 [1] -> \processor.branch_predictor_FSM.bht[242] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14144 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[243][0][0]$y$6618 [0] -> \processor.branch_predictor_FSM.bht[243] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14145 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[243][0][0]$y$6618 [1] -> \processor.branch_predictor_FSM.bht[243] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14146 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[244][0][0]$y$6624 [0] -> \processor.branch_predictor_FSM.bht[244] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14147 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[244][0][0]$y$6624 [1] -> \processor.branch_predictor_FSM.bht[244] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14148 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[245][0][0]$y$6630 [0] -> \processor.branch_predictor_FSM.bht[245] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14149 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[245][0][0]$y$6630 [1] -> \processor.branch_predictor_FSM.bht[245] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14150 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[246][0][0]$y$6636 [0] -> \processor.branch_predictor_FSM.bht[246] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14151 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[246][0][0]$y$6636 [1] -> \processor.branch_predictor_FSM.bht[246] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14152 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[247][0][0]$y$6642 [0] -> \processor.branch_predictor_FSM.bht[247] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14153 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[247][0][0]$y$6642 [1] -> \processor.branch_predictor_FSM.bht[247] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14154 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[248][0][0]$y$6648 [0] -> \processor.branch_predictor_FSM.bht[248] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14155 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[248][0][0]$y$6648 [1] -> \processor.branch_predictor_FSM.bht[248] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14156 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[249][0][0]$y$6654 [0] -> \processor.branch_predictor_FSM.bht[249] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14157 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[249][0][0]$y$6654 [1] -> \processor.branch_predictor_FSM.bht[249] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14158 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[250][0][0]$y$6660 [0] -> \processor.branch_predictor_FSM.bht[250] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14159 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[250][0][0]$y$6660 [1] -> \processor.branch_predictor_FSM.bht[250] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14160 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[251][0][0]$y$6666 [0] -> \processor.branch_predictor_FSM.bht[251] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14161 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[251][0][0]$y$6666 [1] -> \processor.branch_predictor_FSM.bht[251] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14162 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[252][0][0]$y$6672 [0] -> \processor.branch_predictor_FSM.bht[252] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14163 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[252][0][0]$y$6672 [1] -> \processor.branch_predictor_FSM.bht[252] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14164 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[253][0][0]$y$6678 [0] -> \processor.branch_predictor_FSM.bht[253] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14165 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[253][0][0]$y$6678 [1] -> \processor.branch_predictor_FSM.bht[253] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14166 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[254][0][0]$y$6684 [0] -> \processor.branch_predictor_FSM.bht[254] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14167 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[254][0][0]$y$6684 [1] -> \processor.branch_predictor_FSM.bht[254] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14168 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[255][0][0]$y$6690 [0] -> \processor.branch_predictor_FSM.bht[255] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14169 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[255][0][0]$y$6690 [1] -> \processor.branch_predictor_FSM.bht[255] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14170 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\commit_index[7:0] [0] -> \processor.branch_predictor_FSM.commit_index [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14171 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\commit_index[7:0] [1] -> \processor.branch_predictor_FSM.commit_index [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14172 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\commit_index[7:0] [2] -> \processor.branch_predictor_FSM.commit_index [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14173 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\commit_index[7:0] [3] -> \processor.branch_predictor_FSM.commit_index [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14174 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\commit_index[7:0] [4] -> \processor.branch_predictor_FSM.commit_index [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14175 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\commit_index[7:0] [5] -> \processor.branch_predictor_FSM.commit_index [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14176 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\commit_index[7:0] [6] -> \processor.branch_predictor_FSM.commit_index [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$14177 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\commit_index[7:0] [7] -> \processor.branch_predictor_FSM.commit_index [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6759 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[4][0][0]$y$5106 [0] -> \processor.branch_predictor_FSM.bht[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6760 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[4][0][0]$y$5106 [1] -> \processor.branch_predictor_FSM.bht[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6761 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[1][0][0]$y$5072 [0] -> \processor.branch_predictor_FSM.bht[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6762 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[1][0][0]$y$5072 [1] -> \processor.branch_predictor_FSM.bht[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6763 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[2][0][0]$y$5084 [0] -> \processor.branch_predictor_FSM.bht[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6764 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[2][0][0]$y$5084 [1] -> \processor.branch_predictor_FSM.bht[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6765 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[3][0][0]$y$5094 [0] -> \processor.branch_predictor_FSM.bht[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6766 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[3][0][0]$y$5094 [1] -> \processor.branch_predictor_FSM.bht[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6777 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[15][0][0]$y$5200 [0] -> \processor.branch_predictor_FSM.bht[15] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6778 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[15][0][0]$y$5200 [1] -> \processor.branch_predictor_FSM.bht[15] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6779 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[16][0][0]$y$5212 [0] -> \processor.branch_predictor_FSM.bht[16] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6780 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[16][0][0]$y$5212 [1] -> \processor.branch_predictor_FSM.bht[16] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6781 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[17][0][0]$y$5218 [0] -> \processor.branch_predictor_FSM.bht[17] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6782 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[17][0][0]$y$5218 [1] -> \processor.branch_predictor_FSM.bht[17] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7778 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[8][0][0]$y$5142 [0] -> \processor.branch_predictor_FSM.bht[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7779 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[8][0][0]$y$5142 [1] -> \processor.branch_predictor_FSM.bht[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7780 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[9][0][0]$y$5150 [0] -> \processor.branch_predictor_FSM.bht[9] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7781 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[9][0][0]$y$5150 [1] -> \processor.branch_predictor_FSM.bht[9] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7782 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[6][0][0]$y$5122 [0] -> \processor.branch_predictor_FSM.bht[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7783 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[6][0][0]$y$5122 [1] -> \processor.branch_predictor_FSM.bht[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7784 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[5][0][0]$y$5114 [0] -> \processor.branch_predictor_FSM.bht[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7785 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[5][0][0]$y$5114 [1] -> \processor.branch_predictor_FSM.bht[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7786 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[11][0][0]$y$5166 [0] -> \processor.branch_predictor_FSM.bht[11] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7787 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[11][0][0]$y$5166 [1] -> \processor.branch_predictor_FSM.bht[11] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7788 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[7][0][0]$y$5130 [0] -> \processor.branch_predictor_FSM.bht[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7789 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[7][0][0]$y$5130 [1] -> \processor.branch_predictor_FSM.bht[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7790 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[14][0][0]$y$5192 [0] -> \processor.branch_predictor_FSM.bht[14] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7791 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[14][0][0]$y$5192 [1] -> \processor.branch_predictor_FSM.bht[14] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7792 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[10][0][0]$y$5158 [0] -> \processor.branch_predictor_FSM.bht[10] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7793 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[10][0][0]$y$5158 [1] -> \processor.branch_predictor_FSM.bht[10] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7794 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[13][0][0]$y$5184 [0] -> \processor.branch_predictor_FSM.bht[13] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7795 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[13][0][0]$y$5184 [1] -> \processor.branch_predictor_FSM.bht[13] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7796 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[12][0][0]$y$5176 [0] -> \processor.branch_predictor_FSM.bht[12] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7797 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[12][0][0]$y$5176 [1] -> \processor.branch_predictor_FSM.bht[12] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7910 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[26][0][0]$y$5272 [0] -> \processor.branch_predictor_FSM.bht[26] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7911 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[26][0][0]$y$5272 [1] -> \processor.branch_predictor_FSM.bht[26] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7912 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[27][0][0]$y$5278 [0] -> \processor.branch_predictor_FSM.bht[27] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7913 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[27][0][0]$y$5278 [1] -> \processor.branch_predictor_FSM.bht[27] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7914 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[19][0][0]$y$5230 [0] -> \processor.branch_predictor_FSM.bht[19] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7915 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[19][0][0]$y$5230 [1] -> \processor.branch_predictor_FSM.bht[19] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7916 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[20][0][0]$y$5236 [0] -> \processor.branch_predictor_FSM.bht[20] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7917 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[20][0][0]$y$5236 [1] -> \processor.branch_predictor_FSM.bht[20] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7918 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[28][0][0]$y$5284 [0] -> \processor.branch_predictor_FSM.bht[28] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7919 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[28][0][0]$y$5284 [1] -> \processor.branch_predictor_FSM.bht[28] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7920 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[21][0][0]$y$5242 [0] -> \processor.branch_predictor_FSM.bht[21] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7921 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[21][0][0]$y$5242 [1] -> \processor.branch_predictor_FSM.bht[21] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7922 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[22][0][0]$y$5248 [0] -> \processor.branch_predictor_FSM.bht[22] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7923 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[22][0][0]$y$5248 [1] -> \processor.branch_predictor_FSM.bht[22] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7924 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[23][0][0]$y$5254 [0] -> \processor.branch_predictor_FSM.bht[23] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7925 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[23][0][0]$y$5254 [1] -> \processor.branch_predictor_FSM.bht[23] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7926 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[29][0][0]$y$5290 [0] -> \processor.branch_predictor_FSM.bht[29] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7927 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[29][0][0]$y$5290 [1] -> \processor.branch_predictor_FSM.bht[29] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7928 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[18][0][0]$y$5224 [0] -> \processor.branch_predictor_FSM.bht[18] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7929 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[18][0][0]$y$5224 [1] -> \processor.branch_predictor_FSM.bht[18] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7930 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[30][0][0]$y$5296 [0] -> \processor.branch_predictor_FSM.bht[30] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7931 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[30][0][0]$y$5296 [1] -> \processor.branch_predictor_FSM.bht[30] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7932 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[24][0][0]$y$5260 [0] -> \processor.branch_predictor_FSM.bht[24] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7933 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[24][0][0]$y$5260 [1] -> \processor.branch_predictor_FSM.bht[24] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7934 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[31][0][0]$y$5302 [0] -> \processor.branch_predictor_FSM.bht[31] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7935 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[31][0][0]$y$5302 [1] -> \processor.branch_predictor_FSM.bht[31] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7936 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[32][0][0]$y$5314 [0] -> \processor.branch_predictor_FSM.bht[32] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7937 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[32][0][0]$y$5314 [1] -> \processor.branch_predictor_FSM.bht[32] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7938 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[33][0][0]$y$5320 [0] -> \processor.branch_predictor_FSM.bht[33] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7939 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[33][0][0]$y$5320 [1] -> \processor.branch_predictor_FSM.bht[33] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7940 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[34][0][0]$y$5326 [0] -> \processor.branch_predictor_FSM.bht[34] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7941 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[34][0][0]$y$5326 [1] -> \processor.branch_predictor_FSM.bht[34] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7942 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[35][0][0]$y$5332 [0] -> \processor.branch_predictor_FSM.bht[35] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7943 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[35][0][0]$y$5332 [1] -> \processor.branch_predictor_FSM.bht[35] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7944 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[25][0][0]$y$5266 [0] -> \processor.branch_predictor_FSM.bht[25] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7945 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[25][0][0]$y$5266 [1] -> \processor.branch_predictor_FSM.bht[25] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7946 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[36][0][0]$y$5338 [0] -> \processor.branch_predictor_FSM.bht[36] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7947 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[36][0][0]$y$5338 [1] -> \processor.branch_predictor_FSM.bht[36] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8047 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[0][0][0]$y$5060 [0] -> \processor.branch_predictor_FSM.bht[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8048 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[0][0][0]$y$5060 [1] -> \processor.branch_predictor_FSM.bht[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8151 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [0] -> \data_mem_inst.read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8152 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [1] -> \data_mem_inst.read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8153 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [2] -> \data_mem_inst.read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8154 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [3] -> \data_mem_inst.read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8155 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [4] -> \data_mem_inst.read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8156 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [5] -> \data_mem_inst.read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8157 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [6] -> \data_mem_inst.read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8158 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [7] -> \data_mem_inst.read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8159 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [8] -> \data_mem_inst.read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8160 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [9] -> \data_mem_inst.read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8161 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [10] -> \data_mem_inst.read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8162 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [11] -> \data_mem_inst.read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8163 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [12] -> \data_mem_inst.read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8164 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [13] -> \data_mem_inst.read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8165 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [14] -> \data_mem_inst.read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8166 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [15] -> \data_mem_inst.read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8167 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [16] -> \data_mem_inst.read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8168 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [17] -> \data_mem_inst.read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8169 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [18] -> \data_mem_inst.read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8170 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [19] -> \data_mem_inst.read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8171 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [20] -> \data_mem_inst.read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8172 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [21] -> \data_mem_inst.read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8173 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [22] -> \data_mem_inst.read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8174 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [23] -> \data_mem_inst.read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8175 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [24] -> \data_mem_inst.read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8176 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [25] -> \data_mem_inst.read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8177 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [26] -> \data_mem_inst.read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8178 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [27] -> \data_mem_inst.read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8179 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [28] -> \data_mem_inst.read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8180 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [29] -> \data_mem_inst.read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8181 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [30] -> \data_mem_inst.read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8182 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [31] -> \data_mem_inst.read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8183 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1168.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8596_Y -> \data_mem_inst.clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8184 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [0] -> \data_mem_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8185 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [1] -> \data_mem_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8186 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [2] -> \data_mem_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8187 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [3] -> \data_mem_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8188 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [4] -> \data_mem_inst.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8189 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [5] -> \data_mem_inst.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8190 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [6] -> \data_mem_inst.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8191 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [7] -> \data_mem_inst.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8192 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [8] -> \data_mem_inst.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8193 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [9] -> \data_mem_inst.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8194 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [10] -> \data_mem_inst.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8195 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [11] -> \data_mem_inst.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8196 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [12] -> \data_mem_inst.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8197 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [13] -> \data_mem_inst.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8198 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [14] -> \data_mem_inst.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8199 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [15] -> \data_mem_inst.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8200 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [16] -> \data_mem_inst.state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8201 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [17] -> \data_mem_inst.state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8202 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [18] -> \data_mem_inst.state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8203 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [19] -> \data_mem_inst.state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8204 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [20] -> \data_mem_inst.state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8205 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [21] -> \data_mem_inst.state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8206 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [22] -> \data_mem_inst.state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8207 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [23] -> \data_mem_inst.state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8208 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [24] -> \data_mem_inst.state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8209 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [25] -> \data_mem_inst.state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8210 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [26] -> \data_mem_inst.state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8211 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [27] -> \data_mem_inst.state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8212 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [28] -> \data_mem_inst.state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8213 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [29] -> \data_mem_inst.state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8214 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [30] -> \data_mem_inst.state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8215 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$1156.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$8389_Y [31] -> \data_mem_inst.state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8216 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memread_buf[0:0] -> \data_mem_inst.memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8217 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memwrite_buf[0:0] -> \data_mem_inst.memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8218 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [0] -> \data_mem_inst.write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8219 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [1] -> \data_mem_inst.write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8220 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [2] -> \data_mem_inst.write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8221 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [3] -> \data_mem_inst.write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8222 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [4] -> \data_mem_inst.write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8223 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [5] -> \data_mem_inst.write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8224 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [6] -> \data_mem_inst.write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8225 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [7] -> \data_mem_inst.write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8226 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [8] -> \data_mem_inst.write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8227 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [9] -> \data_mem_inst.write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8228 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [10] -> \data_mem_inst.write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8229 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [11] -> \data_mem_inst.write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8230 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [12] -> \data_mem_inst.write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8231 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [13] -> \data_mem_inst.write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8232 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [14] -> \data_mem_inst.write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8233 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [15] -> \data_mem_inst.write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8234 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [16] -> \data_mem_inst.write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8235 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [17] -> \data_mem_inst.write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8236 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [18] -> \data_mem_inst.write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8237 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [19] -> \data_mem_inst.write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8238 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [20] -> \data_mem_inst.write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8239 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [21] -> \data_mem_inst.write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8240 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [22] -> \data_mem_inst.write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8241 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [23] -> \data_mem_inst.write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8242 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [24] -> \data_mem_inst.write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8243 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [25] -> \data_mem_inst.write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8244 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [26] -> \data_mem_inst.write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8245 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [27] -> \data_mem_inst.write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8246 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [28] -> \data_mem_inst.write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8247 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [29] -> \data_mem_inst.write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8248 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [30] -> \data_mem_inst.write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8249 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [31] -> \data_mem_inst.write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8250 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [0] -> \data_mem_inst.addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8251 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [1] -> \data_mem_inst.addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8252 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [2] -> \data_mem_inst.addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8253 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [3] -> \data_mem_inst.addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8254 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [4] -> \data_mem_inst.addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8255 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [5] -> \data_mem_inst.addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8256 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [6] -> \data_mem_inst.addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8257 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [7] -> \data_mem_inst.addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8258 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [8] -> \data_mem_inst.addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8259 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [9] -> \data_mem_inst.addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8260 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [10] -> \data_mem_inst.addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8283 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [1] -> \data_mem_inst.sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8284 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [2] -> \data_mem_inst.sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8285 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [3] -> \data_mem_inst.sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8286 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [0] -> \data_mem_inst.led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8287 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [1] -> \data_mem_inst.led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8288 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [2] -> \data_mem_inst.led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8289 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [3] -> \data_mem_inst.led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8290 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [4] -> \data_mem_inst.led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8291 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [5] -> \data_mem_inst.led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8292 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [6] -> \data_mem_inst.led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8293 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [7] -> \data_mem_inst.led_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9219 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[37][0][0]$y$5344 [0] -> \processor.branch_predictor_FSM.bht[37] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9220 to $_DFFE_PP_ for $memory\processor.branch_predictor_FSM.bht$wrmux[37][0][0]$y$5344 [1] -> \processor.branch_predictor_FSM.bht[37] [1].

25.35. Executing TECHMAP pass (map to technology primitives).

25.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

25.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~1094 debug messages>

25.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1442 debug messages>

25.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

25.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9284 (SB_DFF): \processor.if_id_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13554 (SB_DFF): \processor.ex_mem_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13555 (SB_DFF): \processor.ex_mem_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13556 (SB_DFF): \processor.ex_mem_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13557 (SB_DFF): \processor.ex_mem_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13558 (SB_DFF): \processor.ex_mem_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13452 (SB_DFF): \processor.ex_mem_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10144 (SB_DFF): \processor.id_ex_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10146 (SB_DFF): \processor.id_ex_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10147 (SB_DFF): \processor.id_ex_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10148 (SB_DFF): \processor.id_ex_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10149 (SB_DFF): \processor.id_ex_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10150 (SB_DFF): \processor.id_ex_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10151 (SB_DFF): \processor.id_ex_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10152 (SB_DFF): \processor.id_ex_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10153 (SB_DFF): \processor.id_ex_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10154 (SB_DFF): \processor.id_ex_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10155 (SB_DFF): \processor.id_ex_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10156 (SB_DFF): \processor.id_ex_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10157 (SB_DFF): \processor.id_ex_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10158 (SB_DFF): \processor.id_ex_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10159 (SB_DFF): \processor.id_ex_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10160 (SB_DFF): \processor.id_ex_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10161 (SB_DFF): \processor.id_ex_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10162 (SB_DFF): \processor.id_ex_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10163 (SB_DFF): \processor.id_ex_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10164 (SB_DFF): \processor.id_ex_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10165 (SB_DFF): \processor.id_ex_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10166 (SB_DFF): \processor.id_ex_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10167 (SB_DFF): \processor.id_ex_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10168 (SB_DFF): \processor.id_ex_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10169 (SB_DFF): \processor.id_ex_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10170 (SB_DFF): \processor.id_ex_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10171 (SB_DFF): \processor.id_ex_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10172 (SB_DFF): \processor.id_ex_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10173 (SB_DFF): \processor.id_ex_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10174 (SB_DFF): \processor.id_ex_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10175 (SB_DFF): \processor.id_ex_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10176 (SB_DFF): \processor.id_ex_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10177 (SB_DFF): \processor.id_ex_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10178 (SB_DFF): \processor.id_ex_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10179 (SB_DFF): \processor.id_ex_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10180 (SB_DFF): \processor.id_ex_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10181 (SB_DFF): \processor.id_ex_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10182 (SB_DFF): \processor.id_ex_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10183 (SB_DFF): \processor.id_ex_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10184 (SB_DFF): \processor.id_ex_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10185 (SB_DFF): \processor.id_ex_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10186 (SB_DFF): \processor.id_ex_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10187 (SB_DFF): \processor.id_ex_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10188 (SB_DFF): \processor.id_ex_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10189 (SB_DFF): \processor.id_ex_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10190 (SB_DFF): \processor.id_ex_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10191 (SB_DFF): \processor.id_ex_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10192 (SB_DFF): \processor.id_ex_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10193 (SB_DFF): \processor.id_ex_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10194 (SB_DFF): \processor.id_ex_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10195 (SB_DFF): \processor.id_ex_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10196 (SB_DFF): \processor.id_ex_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10197 (SB_DFF): \processor.id_ex_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10198 (SB_DFF): \processor.id_ex_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10199 (SB_DFF): \processor.id_ex_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10200 (SB_DFF): \processor.id_ex_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10201 (SB_DFF): \processor.id_ex_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10202 (SB_DFF): \processor.id_ex_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10203 (SB_DFF): \processor.id_ex_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10204 (SB_DFF): \processor.id_ex_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10205 (SB_DFF): \processor.id_ex_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10206 (SB_DFF): \processor.id_ex_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10207 (SB_DFF): \processor.id_ex_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10208 (SB_DFF): \processor.id_ex_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10209 (SB_DFF): \processor.id_ex_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10210 (SB_DFF): \processor.id_ex_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10211 (SB_DFF): \processor.id_ex_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10212 (SB_DFF): \processor.id_ex_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10213 (SB_DFF): \processor.id_ex_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10214 (SB_DFF): \processor.id_ex_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10215 (SB_DFF): \processor.id_ex_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10216 (SB_DFF): \processor.id_ex_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10217 (SB_DFF): \processor.id_ex_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10218 (SB_DFF): \processor.id_ex_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10219 (SB_DFF): \processor.id_ex_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10220 (SB_DFF): \processor.id_ex_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10221 (SB_DFF): \processor.id_ex_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10222 (SB_DFF): \processor.id_ex_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10223 (SB_DFF): \processor.id_ex_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10224 (SB_DFF): \processor.id_ex_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10225 (SB_DFF): \processor.id_ex_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10226 (SB_DFF): \processor.id_ex_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10227 (SB_DFF): \processor.id_ex_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10228 (SB_DFF): \processor.id_ex_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10229 (SB_DFF): \processor.id_ex_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10230 (SB_DFF): \processor.id_ex_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10231 (SB_DFF): \processor.id_ex_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10232 (SB_DFF): \processor.id_ex_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10233 (SB_DFF): \processor.id_ex_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10234 (SB_DFF): \processor.id_ex_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10235 (SB_DFF): \processor.id_ex_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10236 (SB_DFF): \processor.id_ex_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10237 (SB_DFF): \processor.id_ex_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10238 (SB_DFF): \processor.id_ex_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10239 (SB_DFF): \processor.id_ex_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10240 (SB_DFF): \processor.id_ex_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10241 (SB_DFF): \processor.id_ex_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10242 (SB_DFF): \processor.id_ex_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10243 (SB_DFF): \processor.id_ex_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10244 (SB_DFF): \processor.id_ex_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10245 (SB_DFF): \processor.id_ex_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10246 (SB_DFF): \processor.id_ex_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10247 (SB_DFF): \processor.id_ex_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10248 (SB_DFF): \processor.id_ex_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10249 (SB_DFF): \processor.id_ex_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10250 (SB_DFF): \processor.id_ex_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10251 (SB_DFF): \processor.id_ex_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10252 (SB_DFF): \processor.id_ex_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10253 (SB_DFF): \processor.id_ex_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10254 (SB_DFF): \processor.id_ex_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10255 (SB_DFF): \processor.id_ex_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10256 (SB_DFF): \processor.id_ex_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10257 (SB_DFF): \processor.id_ex_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10258 (SB_DFF): \processor.id_ex_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10259 (SB_DFF): \processor.id_ex_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10260 (SB_DFF): \processor.id_ex_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10261 (SB_DFF): \processor.id_ex_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10262 (SB_DFF): \processor.id_ex_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10263 (SB_DFF): \processor.id_ex_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10264 (SB_DFF): \processor.id_ex_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10265 (SB_DFF): \processor.id_ex_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10266 (SB_DFF): \processor.id_ex_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10267 (SB_DFF): \processor.id_ex_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10268 (SB_DFF): \processor.id_ex_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10269 (SB_DFF): \processor.id_ex_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10270 (SB_DFF): \processor.id_ex_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10271 (SB_DFF): \processor.id_ex_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10272 (SB_DFF): \processor.id_ex_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10273 (SB_DFF): \processor.id_ex_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10274 (SB_DFF): \processor.id_ex_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10275 (SB_DFF): \processor.id_ex_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10276 (SB_DFF): \processor.id_ex_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10277 (SB_DFF): \processor.id_ex_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10278 (SB_DFF): \processor.id_ex_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10279 (SB_DFF): \processor.id_ex_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10280 (SB_DFF): \processor.id_ex_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10281 (SB_DFF): \processor.id_ex_reg.data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10282 (SB_DFF): \processor.id_ex_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10283 (SB_DFF): \processor.id_ex_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10284 (SB_DFF): \processor.id_ex_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10285 (SB_DFF): \processor.id_ex_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10286 (SB_DFF): \processor.id_ex_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10287 (SB_DFF): \processor.id_ex_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10288 (SB_DFF): \processor.id_ex_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10290 (SB_DFF): \processor.id_ex_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10291 (SB_DFF): \processor.id_ex_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9261 (SB_DFF): \processor.if_id_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10292 (SB_DFF): \processor.id_ex_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10298 (SB_DFF): \processor.id_ex_reg.data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10299 (SB_DFF): \processor.id_ex_reg.data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10300 (SB_DFF): \processor.id_ex_reg.data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10301 (SB_DFF): \processor.id_ex_reg.data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10302 (SB_DFF): \processor.id_ex_reg.data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10303 (SB_DFF): \processor.id_ex_reg.data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10304 (SB_DFF): \processor.id_ex_reg.data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10305 (SB_DFF): \processor.id_ex_reg.data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10306 (SB_DFF): \processor.id_ex_reg.data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13451 (SB_DFF): \processor.ex_mem_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10309 (SB_DFF): \processor.mem_wb_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10310 (SB_DFF): \processor.mem_wb_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10312 (SB_DFF): \processor.mem_wb_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10313 (SB_DFF): \processor.mem_wb_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10314 (SB_DFF): \processor.mem_wb_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10315 (SB_DFF): \processor.mem_wb_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10316 (SB_DFF): \processor.mem_wb_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10317 (SB_DFF): \processor.mem_wb_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10318 (SB_DFF): \processor.mem_wb_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10319 (SB_DFF): \processor.mem_wb_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10320 (SB_DFF): \processor.mem_wb_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10321 (SB_DFF): \processor.mem_wb_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10322 (SB_DFF): \processor.mem_wb_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10323 (SB_DFF): \processor.mem_wb_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10324 (SB_DFF): \processor.mem_wb_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10325 (SB_DFF): \processor.mem_wb_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10326 (SB_DFF): \processor.mem_wb_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10327 (SB_DFF): \processor.mem_wb_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10328 (SB_DFF): \processor.mem_wb_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10329 (SB_DFF): \processor.mem_wb_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10330 (SB_DFF): \processor.mem_wb_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10331 (SB_DFF): \processor.mem_wb_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10332 (SB_DFF): \processor.mem_wb_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10333 (SB_DFF): \processor.mem_wb_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10334 (SB_DFF): \processor.mem_wb_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10335 (SB_DFF): \processor.mem_wb_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10336 (SB_DFF): \processor.mem_wb_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10337 (SB_DFF): \processor.mem_wb_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10338 (SB_DFF): \processor.mem_wb_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10339 (SB_DFF): \processor.mem_wb_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10340 (SB_DFF): \processor.mem_wb_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10341 (SB_DFF): \processor.mem_wb_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10342 (SB_DFF): \processor.mem_wb_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10343 (SB_DFF): \processor.mem_wb_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10344 (SB_DFF): \processor.mem_wb_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10345 (SB_DFF): \processor.mem_wb_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10346 (SB_DFF): \processor.mem_wb_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10347 (SB_DFF): \processor.mem_wb_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10348 (SB_DFF): \processor.mem_wb_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10349 (SB_DFF): \processor.mem_wb_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10350 (SB_DFF): \processor.mem_wb_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10351 (SB_DFF): \processor.mem_wb_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10352 (SB_DFF): \processor.mem_wb_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10353 (SB_DFF): \processor.mem_wb_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10354 (SB_DFF): \processor.mem_wb_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10355 (SB_DFF): \processor.mem_wb_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10356 (SB_DFF): \processor.mem_wb_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10357 (SB_DFF): \processor.mem_wb_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10358 (SB_DFF): \processor.mem_wb_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10359 (SB_DFF): \processor.mem_wb_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10360 (SB_DFF): \processor.mem_wb_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10361 (SB_DFF): \processor.mem_wb_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10362 (SB_DFF): \processor.mem_wb_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10363 (SB_DFF): \processor.mem_wb_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10364 (SB_DFF): \processor.mem_wb_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10365 (SB_DFF): \processor.mem_wb_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10366 (SB_DFF): \processor.mem_wb_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10367 (SB_DFF): \processor.mem_wb_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10368 (SB_DFF): \processor.mem_wb_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10369 (SB_DFF): \processor.mem_wb_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10370 (SB_DFF): \processor.mem_wb_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10371 (SB_DFF): \processor.mem_wb_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10372 (SB_DFF): \processor.mem_wb_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10373 (SB_DFF): \processor.mem_wb_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10374 (SB_DFF): \processor.mem_wb_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10375 (SB_DFF): \processor.mem_wb_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10376 (SB_DFF): \processor.mem_wb_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10377 (SB_DFF): \processor.mem_wb_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10378 (SB_DFF): \processor.mem_wb_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10379 (SB_DFF): \processor.mem_wb_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10142 (SB_DFF): \processor.id_ex_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10307 (SB_DFF): \processor.id_ex_reg.data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10380 (SB_DFF): \processor.mem_wb_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13455 (SB_DFF): \processor.ex_mem_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13456 (SB_DFF): \processor.ex_mem_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13457 (SB_DFF): \processor.ex_mem_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13458 (SB_DFF): \processor.ex_mem_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13459 (SB_DFF): \processor.ex_mem_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13460 (SB_DFF): \processor.ex_mem_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13461 (SB_DFF): \processor.ex_mem_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13462 (SB_DFF): \processor.ex_mem_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13463 (SB_DFF): \processor.ex_mem_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13464 (SB_DFF): \processor.ex_mem_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13465 (SB_DFF): \processor.ex_mem_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13466 (SB_DFF): \processor.ex_mem_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13467 (SB_DFF): \processor.ex_mem_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13468 (SB_DFF): \processor.ex_mem_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13469 (SB_DFF): \processor.ex_mem_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13470 (SB_DFF): \processor.ex_mem_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13471 (SB_DFF): \processor.ex_mem_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13472 (SB_DFF): \processor.ex_mem_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13473 (SB_DFF): \processor.ex_mem_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13474 (SB_DFF): \processor.ex_mem_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13475 (SB_DFF): \processor.ex_mem_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13476 (SB_DFF): \processor.ex_mem_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13477 (SB_DFF): \processor.ex_mem_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13478 (SB_DFF): \processor.ex_mem_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13479 (SB_DFF): \processor.ex_mem_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13480 (SB_DFF): \processor.ex_mem_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13481 (SB_DFF): \processor.ex_mem_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13482 (SB_DFF): \processor.ex_mem_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13483 (SB_DFF): \processor.ex_mem_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13484 (SB_DFF): \processor.ex_mem_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13485 (SB_DFF): \processor.ex_mem_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13486 (SB_DFF): \processor.ex_mem_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13487 (SB_DFF): \processor.ex_mem_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13488 (SB_DFF): \processor.ex_mem_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13489 (SB_DFF): \processor.ex_mem_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13490 (SB_DFF): \processor.ex_mem_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13491 (SB_DFF): \processor.ex_mem_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13492 (SB_DFF): \processor.ex_mem_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13493 (SB_DFF): \processor.ex_mem_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13494 (SB_DFF): \processor.ex_mem_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13495 (SB_DFF): \processor.ex_mem_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13496 (SB_DFF): \processor.ex_mem_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13497 (SB_DFF): \processor.ex_mem_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13498 (SB_DFF): \processor.ex_mem_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13499 (SB_DFF): \processor.ex_mem_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13500 (SB_DFF): \processor.ex_mem_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13501 (SB_DFF): \processor.ex_mem_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13502 (SB_DFF): \processor.ex_mem_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13503 (SB_DFF): \processor.ex_mem_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13504 (SB_DFF): \processor.ex_mem_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13505 (SB_DFF): \processor.ex_mem_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13506 (SB_DFF): \processor.ex_mem_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13507 (SB_DFF): \processor.ex_mem_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13508 (SB_DFF): \processor.ex_mem_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13509 (SB_DFF): \processor.ex_mem_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13510 (SB_DFF): \processor.ex_mem_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13511 (SB_DFF): \processor.ex_mem_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13512 (SB_DFF): \processor.ex_mem_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13513 (SB_DFF): \processor.ex_mem_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13514 (SB_DFF): \processor.ex_mem_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13515 (SB_DFF): \processor.ex_mem_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13516 (SB_DFF): \processor.ex_mem_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13517 (SB_DFF): \processor.ex_mem_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13518 (SB_DFF): \processor.ex_mem_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13519 (SB_DFF): \processor.ex_mem_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13520 (SB_DFF): \processor.ex_mem_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10293 (SB_DFF): \processor.id_ex_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10294 (SB_DFF): \processor.id_ex_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10295 (SB_DFF): \processor.id_ex_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10296 (SB_DFF): \processor.id_ex_reg.data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10297 (SB_DFF): \processor.id_ex_reg.data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9220 (SB_DFFE): \processor.branch_predictor_FSM.bht[37] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9223 (SB_DFF): \processor.if_id_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9224 (SB_DFF): \processor.if_id_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9225 (SB_DFF): \processor.if_id_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9226 (SB_DFF): \processor.if_id_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9227 (SB_DFF): \processor.if_id_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9228 (SB_DFF): \processor.if_id_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9229 (SB_DFF): \processor.if_id_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9230 (SB_DFF): \processor.if_id_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9231 (SB_DFF): \processor.if_id_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9232 (SB_DFF): \processor.if_id_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9233 (SB_DFF): \processor.if_id_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9234 (SB_DFF): \processor.if_id_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9235 (SB_DFF): \processor.if_id_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9236 (SB_DFF): \processor.if_id_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9237 (SB_DFF): \processor.if_id_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9238 (SB_DFF): \processor.if_id_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9239 (SB_DFF): \processor.if_id_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9240 (SB_DFF): \processor.if_id_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9241 (SB_DFF): \processor.if_id_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9242 (SB_DFF): \processor.if_id_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9243 (SB_DFF): \processor.if_id_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9244 (SB_DFF): \processor.if_id_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9245 (SB_DFF): \processor.if_id_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9246 (SB_DFF): \processor.if_id_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9247 (SB_DFF): \processor.if_id_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9248 (SB_DFF): \processor.if_id_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9249 (SB_DFF): \processor.if_id_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9250 (SB_DFF): \processor.if_id_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9251 (SB_DFF): \processor.if_id_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9252 (SB_DFF): \processor.if_id_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13450 (SB_DFF): \processor.ex_mem_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13521 (SB_DFF): \processor.ex_mem_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13749 (SB_DFFE): \processor.branch_predictor_FSM.bht[45] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13726 (SB_DFFE): \processor.branch_predictor_FSM.bht[38] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13736 (SB_DFFE): \processor.branch_predictor_FSM.bht[39] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13737 (SB_DFFE): \processor.branch_predictor_FSM.bht[39] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13738 (SB_DFFE): \processor.branch_predictor_FSM.bht[40] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13739 (SB_DFFE): \processor.branch_predictor_FSM.bht[40] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13740 (SB_DFFE): \processor.branch_predictor_FSM.bht[41] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13741 (SB_DFFE): \processor.branch_predictor_FSM.bht[41] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13742 (SB_DFFE): \processor.branch_predictor_FSM.bht[42] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13743 (SB_DFFE): \processor.branch_predictor_FSM.bht[42] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13744 (SB_DFFE): \processor.branch_predictor_FSM.bht[43] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13745 (SB_DFFE): \processor.branch_predictor_FSM.bht[43] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13746 (SB_DFFE): \processor.branch_predictor_FSM.bht[44] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13725 (SB_DFFE): \processor.branch_predictor_FSM.bht[38] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13748 (SB_DFFE): \processor.branch_predictor_FSM.bht[45] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13747 (SB_DFFE): \processor.branch_predictor_FSM.bht[44] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13750 (SB_DFFE): \processor.branch_predictor_FSM.bht[46] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13751 (SB_DFFE): \processor.branch_predictor_FSM.bht[46] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13752 (SB_DFFE): \processor.branch_predictor_FSM.bht[47] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13753 (SB_DFFE): \processor.branch_predictor_FSM.bht[47] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13754 (SB_DFFE): \processor.branch_predictor_FSM.bht[48] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13755 (SB_DFFE): \processor.branch_predictor_FSM.bht[48] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13756 (SB_DFFE): \processor.branch_predictor_FSM.bht[49] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13757 (SB_DFFE): \processor.branch_predictor_FSM.bht[49] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13758 (SB_DFFE): \processor.branch_predictor_FSM.bht[50] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13759 (SB_DFFE): \processor.branch_predictor_FSM.bht[50] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13760 (SB_DFFE): \processor.branch_predictor_FSM.bht[51] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13761 (SB_DFFE): \processor.branch_predictor_FSM.bht[51] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13762 (SB_DFFE): \processor.branch_predictor_FSM.bht[52] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13763 (SB_DFFE): \processor.branch_predictor_FSM.bht[52] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13764 (SB_DFFE): \processor.branch_predictor_FSM.bht[53] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13765 (SB_DFFE): \processor.branch_predictor_FSM.bht[53] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13766 (SB_DFFE): \processor.branch_predictor_FSM.bht[54] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13767 (SB_DFFE): \processor.branch_predictor_FSM.bht[54] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13768 (SB_DFFE): \processor.branch_predictor_FSM.bht[55] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13769 (SB_DFFE): \processor.branch_predictor_FSM.bht[55] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13770 (SB_DFFE): \processor.branch_predictor_FSM.bht[56] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13771 (SB_DFFE): \processor.branch_predictor_FSM.bht[56] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13772 (SB_DFFE): \processor.branch_predictor_FSM.bht[57] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13773 (SB_DFFE): \processor.branch_predictor_FSM.bht[57] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13774 (SB_DFFE): \processor.branch_predictor_FSM.bht[58] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13775 (SB_DFFE): \processor.branch_predictor_FSM.bht[58] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13776 (SB_DFFE): \processor.branch_predictor_FSM.bht[59] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13777 (SB_DFFE): \processor.branch_predictor_FSM.bht[59] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13778 (SB_DFFE): \processor.branch_predictor_FSM.bht[60] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13779 (SB_DFFE): \processor.branch_predictor_FSM.bht[60] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13780 (SB_DFFE): \processor.branch_predictor_FSM.bht[61] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13781 (SB_DFFE): \processor.branch_predictor_FSM.bht[61] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13782 (SB_DFFE): \processor.branch_predictor_FSM.bht[62] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13783 (SB_DFFE): \processor.branch_predictor_FSM.bht[62] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13784 (SB_DFFE): \processor.branch_predictor_FSM.bht[63] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13785 (SB_DFFE): \processor.branch_predictor_FSM.bht[63] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13786 (SB_DFFE): \processor.branch_predictor_FSM.bht[64] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13787 (SB_DFFE): \processor.branch_predictor_FSM.bht[64] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13788 (SB_DFFE): \processor.branch_predictor_FSM.bht[65] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13789 (SB_DFFE): \processor.branch_predictor_FSM.bht[65] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13790 (SB_DFFE): \processor.branch_predictor_FSM.bht[66] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13791 (SB_DFFE): \processor.branch_predictor_FSM.bht[66] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13792 (SB_DFFE): \processor.branch_predictor_FSM.bht[67] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13793 (SB_DFFE): \processor.branch_predictor_FSM.bht[67] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13794 (SB_DFFE): \processor.branch_predictor_FSM.bht[68] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13795 (SB_DFFE): \processor.branch_predictor_FSM.bht[68] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13796 (SB_DFFE): \processor.branch_predictor_FSM.bht[69] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13797 (SB_DFFE): \processor.branch_predictor_FSM.bht[69] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13798 (SB_DFFE): \processor.branch_predictor_FSM.bht[70] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13799 (SB_DFFE): \processor.branch_predictor_FSM.bht[70] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13800 (SB_DFFE): \processor.branch_predictor_FSM.bht[71] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13801 (SB_DFFE): \processor.branch_predictor_FSM.bht[71] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13802 (SB_DFFE): \processor.branch_predictor_FSM.bht[72] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13803 (SB_DFFE): \processor.branch_predictor_FSM.bht[72] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13804 (SB_DFFE): \processor.branch_predictor_FSM.bht[73] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13805 (SB_DFFE): \processor.branch_predictor_FSM.bht[73] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13806 (SB_DFFE): \processor.branch_predictor_FSM.bht[74] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13807 (SB_DFFE): \processor.branch_predictor_FSM.bht[74] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13808 (SB_DFFE): \processor.branch_predictor_FSM.bht[75] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13809 (SB_DFFE): \processor.branch_predictor_FSM.bht[75] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13810 (SB_DFFE): \processor.branch_predictor_FSM.bht[76] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13811 (SB_DFFE): \processor.branch_predictor_FSM.bht[76] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13812 (SB_DFFE): \processor.branch_predictor_FSM.bht[77] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13813 (SB_DFFE): \processor.branch_predictor_FSM.bht[77] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13814 (SB_DFFE): \processor.branch_predictor_FSM.bht[78] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13815 (SB_DFFE): \processor.branch_predictor_FSM.bht[78] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13816 (SB_DFFE): \processor.branch_predictor_FSM.bht[79] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13817 (SB_DFFE): \processor.branch_predictor_FSM.bht[79] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13818 (SB_DFFE): \processor.branch_predictor_FSM.bht[80] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13819 (SB_DFFE): \processor.branch_predictor_FSM.bht[80] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13820 (SB_DFFE): \processor.branch_predictor_FSM.bht[81] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13821 (SB_DFFE): \processor.branch_predictor_FSM.bht[81] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13822 (SB_DFFE): \processor.branch_predictor_FSM.bht[82] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13823 (SB_DFFE): \processor.branch_predictor_FSM.bht[82] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13824 (SB_DFFE): \processor.branch_predictor_FSM.bht[83] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13825 (SB_DFFE): \processor.branch_predictor_FSM.bht[83] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13826 (SB_DFFE): \processor.branch_predictor_FSM.bht[84] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13827 (SB_DFFE): \processor.branch_predictor_FSM.bht[84] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13828 (SB_DFFE): \processor.branch_predictor_FSM.bht[85] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13829 (SB_DFFE): \processor.branch_predictor_FSM.bht[85] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13830 (SB_DFFE): \processor.branch_predictor_FSM.bht[86] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13831 (SB_DFFE): \processor.branch_predictor_FSM.bht[86] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13832 (SB_DFFE): \processor.branch_predictor_FSM.bht[87] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13833 (SB_DFFE): \processor.branch_predictor_FSM.bht[87] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13834 (SB_DFFE): \processor.branch_predictor_FSM.bht[88] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13835 (SB_DFFE): \processor.branch_predictor_FSM.bht[88] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13836 (SB_DFFE): \processor.branch_predictor_FSM.bht[89] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13837 (SB_DFFE): \processor.branch_predictor_FSM.bht[89] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13838 (SB_DFFE): \processor.branch_predictor_FSM.bht[90] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13839 (SB_DFFE): \processor.branch_predictor_FSM.bht[90] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13840 (SB_DFFE): \processor.branch_predictor_FSM.bht[91] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13841 (SB_DFFE): \processor.branch_predictor_FSM.bht[91] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13842 (SB_DFFE): \processor.branch_predictor_FSM.bht[92] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13843 (SB_DFFE): \processor.branch_predictor_FSM.bht[92] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13844 (SB_DFFE): \processor.branch_predictor_FSM.bht[93] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13845 (SB_DFFE): \processor.branch_predictor_FSM.bht[93] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13846 (SB_DFFE): \processor.branch_predictor_FSM.bht[94] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13847 (SB_DFFE): \processor.branch_predictor_FSM.bht[94] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13848 (SB_DFFE): \processor.branch_predictor_FSM.bht[95] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13849 (SB_DFFE): \processor.branch_predictor_FSM.bht[95] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13850 (SB_DFFE): \processor.branch_predictor_FSM.bht[96] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13851 (SB_DFFE): \processor.branch_predictor_FSM.bht[96] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13852 (SB_DFFE): \processor.branch_predictor_FSM.bht[97] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13853 (SB_DFFE): \processor.branch_predictor_FSM.bht[97] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13854 (SB_DFFE): \processor.branch_predictor_FSM.bht[98] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13855 (SB_DFFE): \processor.branch_predictor_FSM.bht[98] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13856 (SB_DFFE): \processor.branch_predictor_FSM.bht[99] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13857 (SB_DFFE): \processor.branch_predictor_FSM.bht[99] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13858 (SB_DFFE): \processor.branch_predictor_FSM.bht[100] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13859 (SB_DFFE): \processor.branch_predictor_FSM.bht[100] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13860 (SB_DFFE): \processor.branch_predictor_FSM.bht[101] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13861 (SB_DFFE): \processor.branch_predictor_FSM.bht[101] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13862 (SB_DFFE): \processor.branch_predictor_FSM.bht[102] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13863 (SB_DFFE): \processor.branch_predictor_FSM.bht[102] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13864 (SB_DFFE): \processor.branch_predictor_FSM.bht[103] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13865 (SB_DFFE): \processor.branch_predictor_FSM.bht[103] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13866 (SB_DFFE): \processor.branch_predictor_FSM.bht[104] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13867 (SB_DFFE): \processor.branch_predictor_FSM.bht[104] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13868 (SB_DFFE): \processor.branch_predictor_FSM.bht[105] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13869 (SB_DFFE): \processor.branch_predictor_FSM.bht[105] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13870 (SB_DFFE): \processor.branch_predictor_FSM.bht[106] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13871 (SB_DFFE): \processor.branch_predictor_FSM.bht[106] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13872 (SB_DFFE): \processor.branch_predictor_FSM.bht[107] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13873 (SB_DFFE): \processor.branch_predictor_FSM.bht[107] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13874 (SB_DFFE): \processor.branch_predictor_FSM.bht[108] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13875 (SB_DFFE): \processor.branch_predictor_FSM.bht[108] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13876 (SB_DFFE): \processor.branch_predictor_FSM.bht[109] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13877 (SB_DFFE): \processor.branch_predictor_FSM.bht[109] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13878 (SB_DFFE): \processor.branch_predictor_FSM.bht[110] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13879 (SB_DFFE): \processor.branch_predictor_FSM.bht[110] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13880 (SB_DFFE): \processor.branch_predictor_FSM.bht[111] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13881 (SB_DFFE): \processor.branch_predictor_FSM.bht[111] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13882 (SB_DFFE): \processor.branch_predictor_FSM.bht[112] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13883 (SB_DFFE): \processor.branch_predictor_FSM.bht[112] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13884 (SB_DFFE): \processor.branch_predictor_FSM.bht[113] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13885 (SB_DFFE): \processor.branch_predictor_FSM.bht[113] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13886 (SB_DFFE): \processor.branch_predictor_FSM.bht[114] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13887 (SB_DFFE): \processor.branch_predictor_FSM.bht[114] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13888 (SB_DFFE): \processor.branch_predictor_FSM.bht[115] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13889 (SB_DFFE): \processor.branch_predictor_FSM.bht[115] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13890 (SB_DFFE): \processor.branch_predictor_FSM.bht[116] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13891 (SB_DFFE): \processor.branch_predictor_FSM.bht[116] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13892 (SB_DFFE): \processor.branch_predictor_FSM.bht[117] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13893 (SB_DFFE): \processor.branch_predictor_FSM.bht[117] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13894 (SB_DFFE): \processor.branch_predictor_FSM.bht[118] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13895 (SB_DFFE): \processor.branch_predictor_FSM.bht[118] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13896 (SB_DFFE): \processor.branch_predictor_FSM.bht[119] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13897 (SB_DFFE): \processor.branch_predictor_FSM.bht[119] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13898 (SB_DFFE): \processor.branch_predictor_FSM.bht[120] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13899 (SB_DFFE): \processor.branch_predictor_FSM.bht[120] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13900 (SB_DFFE): \processor.branch_predictor_FSM.bht[121] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13901 (SB_DFFE): \processor.branch_predictor_FSM.bht[121] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13902 (SB_DFFE): \processor.branch_predictor_FSM.bht[122] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13903 (SB_DFFE): \processor.branch_predictor_FSM.bht[122] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13904 (SB_DFFE): \processor.branch_predictor_FSM.bht[123] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13905 (SB_DFFE): \processor.branch_predictor_FSM.bht[123] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13906 (SB_DFFE): \processor.branch_predictor_FSM.bht[124] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13907 (SB_DFFE): \processor.branch_predictor_FSM.bht[124] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13908 (SB_DFFE): \processor.branch_predictor_FSM.bht[125] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13909 (SB_DFFE): \processor.branch_predictor_FSM.bht[125] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13910 (SB_DFFE): \processor.branch_predictor_FSM.bht[126] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13911 (SB_DFFE): \processor.branch_predictor_FSM.bht[126] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13912 (SB_DFFE): \processor.branch_predictor_FSM.bht[127] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13913 (SB_DFFE): \processor.branch_predictor_FSM.bht[127] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13914 (SB_DFFE): \processor.branch_predictor_FSM.bht[128] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13915 (SB_DFFE): \processor.branch_predictor_FSM.bht[128] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13916 (SB_DFFE): \processor.branch_predictor_FSM.bht[129] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13917 (SB_DFFE): \processor.branch_predictor_FSM.bht[129] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13918 (SB_DFFE): \processor.branch_predictor_FSM.bht[130] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13919 (SB_DFFE): \processor.branch_predictor_FSM.bht[130] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13920 (SB_DFFE): \processor.branch_predictor_FSM.bht[131] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13921 (SB_DFFE): \processor.branch_predictor_FSM.bht[131] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13922 (SB_DFFE): \processor.branch_predictor_FSM.bht[132] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13923 (SB_DFFE): \processor.branch_predictor_FSM.bht[132] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13924 (SB_DFFE): \processor.branch_predictor_FSM.bht[133] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13925 (SB_DFFE): \processor.branch_predictor_FSM.bht[133] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13926 (SB_DFFE): \processor.branch_predictor_FSM.bht[134] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13927 (SB_DFFE): \processor.branch_predictor_FSM.bht[134] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13928 (SB_DFFE): \processor.branch_predictor_FSM.bht[135] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13929 (SB_DFFE): \processor.branch_predictor_FSM.bht[135] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13930 (SB_DFFE): \processor.branch_predictor_FSM.bht[136] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13931 (SB_DFFE): \processor.branch_predictor_FSM.bht[136] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13932 (SB_DFFE): \processor.branch_predictor_FSM.bht[137] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13933 (SB_DFFE): \processor.branch_predictor_FSM.bht[137] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13934 (SB_DFFE): \processor.branch_predictor_FSM.bht[138] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13935 (SB_DFFE): \processor.branch_predictor_FSM.bht[138] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13936 (SB_DFFE): \processor.branch_predictor_FSM.bht[139] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13937 (SB_DFFE): \processor.branch_predictor_FSM.bht[139] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13938 (SB_DFFE): \processor.branch_predictor_FSM.bht[140] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13939 (SB_DFFE): \processor.branch_predictor_FSM.bht[140] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13940 (SB_DFFE): \processor.branch_predictor_FSM.bht[141] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13941 (SB_DFFE): \processor.branch_predictor_FSM.bht[141] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13942 (SB_DFFE): \processor.branch_predictor_FSM.bht[142] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13943 (SB_DFFE): \processor.branch_predictor_FSM.bht[142] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13944 (SB_DFFE): \processor.branch_predictor_FSM.bht[143] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13945 (SB_DFFE): \processor.branch_predictor_FSM.bht[143] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13946 (SB_DFFE): \processor.branch_predictor_FSM.bht[144] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13947 (SB_DFFE): \processor.branch_predictor_FSM.bht[144] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13948 (SB_DFFE): \processor.branch_predictor_FSM.bht[145] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13949 (SB_DFFE): \processor.branch_predictor_FSM.bht[145] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13950 (SB_DFFE): \processor.branch_predictor_FSM.bht[146] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13951 (SB_DFFE): \processor.branch_predictor_FSM.bht[146] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13952 (SB_DFFE): \processor.branch_predictor_FSM.bht[147] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13953 (SB_DFFE): \processor.branch_predictor_FSM.bht[147] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13954 (SB_DFFE): \processor.branch_predictor_FSM.bht[148] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13955 (SB_DFFE): \processor.branch_predictor_FSM.bht[148] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13956 (SB_DFFE): \processor.branch_predictor_FSM.bht[149] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13957 (SB_DFFE): \processor.branch_predictor_FSM.bht[149] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13958 (SB_DFFE): \processor.branch_predictor_FSM.bht[150] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13959 (SB_DFFE): \processor.branch_predictor_FSM.bht[150] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13960 (SB_DFFE): \processor.branch_predictor_FSM.bht[151] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13961 (SB_DFFE): \processor.branch_predictor_FSM.bht[151] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13962 (SB_DFFE): \processor.branch_predictor_FSM.bht[152] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13963 (SB_DFFE): \processor.branch_predictor_FSM.bht[152] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13964 (SB_DFFE): \processor.branch_predictor_FSM.bht[153] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13965 (SB_DFFE): \processor.branch_predictor_FSM.bht[153] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13966 (SB_DFFE): \processor.branch_predictor_FSM.bht[154] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13967 (SB_DFFE): \processor.branch_predictor_FSM.bht[154] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13968 (SB_DFFE): \processor.branch_predictor_FSM.bht[155] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13969 (SB_DFFE): \processor.branch_predictor_FSM.bht[155] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13970 (SB_DFFE): \processor.branch_predictor_FSM.bht[156] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13971 (SB_DFFE): \processor.branch_predictor_FSM.bht[156] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13972 (SB_DFFE): \processor.branch_predictor_FSM.bht[157] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13973 (SB_DFFE): \processor.branch_predictor_FSM.bht[157] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13974 (SB_DFFE): \processor.branch_predictor_FSM.bht[158] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13975 (SB_DFFE): \processor.branch_predictor_FSM.bht[158] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13976 (SB_DFFE): \processor.branch_predictor_FSM.bht[159] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13977 (SB_DFFE): \processor.branch_predictor_FSM.bht[159] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13978 (SB_DFFE): \processor.branch_predictor_FSM.bht[160] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13979 (SB_DFFE): \processor.branch_predictor_FSM.bht[160] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13980 (SB_DFFE): \processor.branch_predictor_FSM.bht[161] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13981 (SB_DFFE): \processor.branch_predictor_FSM.bht[161] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13982 (SB_DFFE): \processor.branch_predictor_FSM.bht[162] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13983 (SB_DFFE): \processor.branch_predictor_FSM.bht[162] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13984 (SB_DFFE): \processor.branch_predictor_FSM.bht[163] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13985 (SB_DFFE): \processor.branch_predictor_FSM.bht[163] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13986 (SB_DFFE): \processor.branch_predictor_FSM.bht[164] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13987 (SB_DFFE): \processor.branch_predictor_FSM.bht[164] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13988 (SB_DFFE): \processor.branch_predictor_FSM.bht[165] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13989 (SB_DFFE): \processor.branch_predictor_FSM.bht[165] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13990 (SB_DFFE): \processor.branch_predictor_FSM.bht[166] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13991 (SB_DFFE): \processor.branch_predictor_FSM.bht[166] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13992 (SB_DFFE): \processor.branch_predictor_FSM.bht[167] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13993 (SB_DFFE): \processor.branch_predictor_FSM.bht[167] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13994 (SB_DFFE): \processor.branch_predictor_FSM.bht[168] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13995 (SB_DFFE): \processor.branch_predictor_FSM.bht[168] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13996 (SB_DFFE): \processor.branch_predictor_FSM.bht[169] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13997 (SB_DFFE): \processor.branch_predictor_FSM.bht[169] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13998 (SB_DFFE): \processor.branch_predictor_FSM.bht[170] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13999 (SB_DFFE): \processor.branch_predictor_FSM.bht[170] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14000 (SB_DFFE): \processor.branch_predictor_FSM.bht[171] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14001 (SB_DFFE): \processor.branch_predictor_FSM.bht[171] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14002 (SB_DFFE): \processor.branch_predictor_FSM.bht[172] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14003 (SB_DFFE): \processor.branch_predictor_FSM.bht[172] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14004 (SB_DFFE): \processor.branch_predictor_FSM.bht[173] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14005 (SB_DFFE): \processor.branch_predictor_FSM.bht[173] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14006 (SB_DFFE): \processor.branch_predictor_FSM.bht[174] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14007 (SB_DFFE): \processor.branch_predictor_FSM.bht[174] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14008 (SB_DFFE): \processor.branch_predictor_FSM.bht[175] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14009 (SB_DFFE): \processor.branch_predictor_FSM.bht[175] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14010 (SB_DFFE): \processor.branch_predictor_FSM.bht[176] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14011 (SB_DFFE): \processor.branch_predictor_FSM.bht[176] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14012 (SB_DFFE): \processor.branch_predictor_FSM.bht[177] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14013 (SB_DFFE): \processor.branch_predictor_FSM.bht[177] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14014 (SB_DFFE): \processor.branch_predictor_FSM.bht[178] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14015 (SB_DFFE): \processor.branch_predictor_FSM.bht[178] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14016 (SB_DFFE): \processor.branch_predictor_FSM.bht[179] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14017 (SB_DFFE): \processor.branch_predictor_FSM.bht[179] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14018 (SB_DFFE): \processor.branch_predictor_FSM.bht[180] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14019 (SB_DFFE): \processor.branch_predictor_FSM.bht[180] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14020 (SB_DFFE): \processor.branch_predictor_FSM.bht[181] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14021 (SB_DFFE): \processor.branch_predictor_FSM.bht[181] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14022 (SB_DFFE): \processor.branch_predictor_FSM.bht[182] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14023 (SB_DFFE): \processor.branch_predictor_FSM.bht[182] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14024 (SB_DFFE): \processor.branch_predictor_FSM.bht[183] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14025 (SB_DFFE): \processor.branch_predictor_FSM.bht[183] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14026 (SB_DFFE): \processor.branch_predictor_FSM.bht[184] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14027 (SB_DFFE): \processor.branch_predictor_FSM.bht[184] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14028 (SB_DFFE): \processor.branch_predictor_FSM.bht[185] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14029 (SB_DFFE): \processor.branch_predictor_FSM.bht[185] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14030 (SB_DFFE): \processor.branch_predictor_FSM.bht[186] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14031 (SB_DFFE): \processor.branch_predictor_FSM.bht[186] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14032 (SB_DFFE): \processor.branch_predictor_FSM.bht[187] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14033 (SB_DFFE): \processor.branch_predictor_FSM.bht[187] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14034 (SB_DFFE): \processor.branch_predictor_FSM.bht[188] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14035 (SB_DFFE): \processor.branch_predictor_FSM.bht[188] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14036 (SB_DFFE): \processor.branch_predictor_FSM.bht[189] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14037 (SB_DFFE): \processor.branch_predictor_FSM.bht[189] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14038 (SB_DFFE): \processor.branch_predictor_FSM.bht[190] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14039 (SB_DFFE): \processor.branch_predictor_FSM.bht[190] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14040 (SB_DFFE): \processor.branch_predictor_FSM.bht[191] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14041 (SB_DFFE): \processor.branch_predictor_FSM.bht[191] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14042 (SB_DFFE): \processor.branch_predictor_FSM.bht[192] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14043 (SB_DFFE): \processor.branch_predictor_FSM.bht[192] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14044 (SB_DFFE): \processor.branch_predictor_FSM.bht[193] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14045 (SB_DFFE): \processor.branch_predictor_FSM.bht[193] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14046 (SB_DFFE): \processor.branch_predictor_FSM.bht[194] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14047 (SB_DFFE): \processor.branch_predictor_FSM.bht[194] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14048 (SB_DFFE): \processor.branch_predictor_FSM.bht[195] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14049 (SB_DFFE): \processor.branch_predictor_FSM.bht[195] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14050 (SB_DFFE): \processor.branch_predictor_FSM.bht[196] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14051 (SB_DFFE): \processor.branch_predictor_FSM.bht[196] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14052 (SB_DFFE): \processor.branch_predictor_FSM.bht[197] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14053 (SB_DFFE): \processor.branch_predictor_FSM.bht[197] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14054 (SB_DFFE): \processor.branch_predictor_FSM.bht[198] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14055 (SB_DFFE): \processor.branch_predictor_FSM.bht[198] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14056 (SB_DFFE): \processor.branch_predictor_FSM.bht[199] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14057 (SB_DFFE): \processor.branch_predictor_FSM.bht[199] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14058 (SB_DFFE): \processor.branch_predictor_FSM.bht[200] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14059 (SB_DFFE): \processor.branch_predictor_FSM.bht[200] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14060 (SB_DFFE): \processor.branch_predictor_FSM.bht[201] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14061 (SB_DFFE): \processor.branch_predictor_FSM.bht[201] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14062 (SB_DFFE): \processor.branch_predictor_FSM.bht[202] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14063 (SB_DFFE): \processor.branch_predictor_FSM.bht[202] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14064 (SB_DFFE): \processor.branch_predictor_FSM.bht[203] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14065 (SB_DFFE): \processor.branch_predictor_FSM.bht[203] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14066 (SB_DFFE): \processor.branch_predictor_FSM.bht[204] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14067 (SB_DFFE): \processor.branch_predictor_FSM.bht[204] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14068 (SB_DFFE): \processor.branch_predictor_FSM.bht[205] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14069 (SB_DFFE): \processor.branch_predictor_FSM.bht[205] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14070 (SB_DFFE): \processor.branch_predictor_FSM.bht[206] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14071 (SB_DFFE): \processor.branch_predictor_FSM.bht[206] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14072 (SB_DFFE): \processor.branch_predictor_FSM.bht[207] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14073 (SB_DFFE): \processor.branch_predictor_FSM.bht[207] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14074 (SB_DFFE): \processor.branch_predictor_FSM.bht[208] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14075 (SB_DFFE): \processor.branch_predictor_FSM.bht[208] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14076 (SB_DFFE): \processor.branch_predictor_FSM.bht[209] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14077 (SB_DFFE): \processor.branch_predictor_FSM.bht[209] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14078 (SB_DFFE): \processor.branch_predictor_FSM.bht[210] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14079 (SB_DFFE): \processor.branch_predictor_FSM.bht[210] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14080 (SB_DFFE): \processor.branch_predictor_FSM.bht[211] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14081 (SB_DFFE): \processor.branch_predictor_FSM.bht[211] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14082 (SB_DFFE): \processor.branch_predictor_FSM.bht[212] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14083 (SB_DFFE): \processor.branch_predictor_FSM.bht[212] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14084 (SB_DFFE): \processor.branch_predictor_FSM.bht[213] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14085 (SB_DFFE): \processor.branch_predictor_FSM.bht[213] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14086 (SB_DFFE): \processor.branch_predictor_FSM.bht[214] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14087 (SB_DFFE): \processor.branch_predictor_FSM.bht[214] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14088 (SB_DFFE): \processor.branch_predictor_FSM.bht[215] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14089 (SB_DFFE): \processor.branch_predictor_FSM.bht[215] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14090 (SB_DFFE): \processor.branch_predictor_FSM.bht[216] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14091 (SB_DFFE): \processor.branch_predictor_FSM.bht[216] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14092 (SB_DFFE): \processor.branch_predictor_FSM.bht[217] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14093 (SB_DFFE): \processor.branch_predictor_FSM.bht[217] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14094 (SB_DFFE): \processor.branch_predictor_FSM.bht[218] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14095 (SB_DFFE): \processor.branch_predictor_FSM.bht[218] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14096 (SB_DFFE): \processor.branch_predictor_FSM.bht[219] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14097 (SB_DFFE): \processor.branch_predictor_FSM.bht[219] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14098 (SB_DFFE): \processor.branch_predictor_FSM.bht[220] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14099 (SB_DFFE): \processor.branch_predictor_FSM.bht[220] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14100 (SB_DFFE): \processor.branch_predictor_FSM.bht[221] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14101 (SB_DFFE): \processor.branch_predictor_FSM.bht[221] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14102 (SB_DFFE): \processor.branch_predictor_FSM.bht[222] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14103 (SB_DFFE): \processor.branch_predictor_FSM.bht[222] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14104 (SB_DFFE): \processor.branch_predictor_FSM.bht[223] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14105 (SB_DFFE): \processor.branch_predictor_FSM.bht[223] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14106 (SB_DFFE): \processor.branch_predictor_FSM.bht[224] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14107 (SB_DFFE): \processor.branch_predictor_FSM.bht[224] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14108 (SB_DFFE): \processor.branch_predictor_FSM.bht[225] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14109 (SB_DFFE): \processor.branch_predictor_FSM.bht[225] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14110 (SB_DFFE): \processor.branch_predictor_FSM.bht[226] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14111 (SB_DFFE): \processor.branch_predictor_FSM.bht[226] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14112 (SB_DFFE): \processor.branch_predictor_FSM.bht[227] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14113 (SB_DFFE): \processor.branch_predictor_FSM.bht[227] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14114 (SB_DFFE): \processor.branch_predictor_FSM.bht[228] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14115 (SB_DFFE): \processor.branch_predictor_FSM.bht[228] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14116 (SB_DFFE): \processor.branch_predictor_FSM.bht[229] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14117 (SB_DFFE): \processor.branch_predictor_FSM.bht[229] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14118 (SB_DFFE): \processor.branch_predictor_FSM.bht[230] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14119 (SB_DFFE): \processor.branch_predictor_FSM.bht[230] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14120 (SB_DFFE): \processor.branch_predictor_FSM.bht[231] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14121 (SB_DFFE): \processor.branch_predictor_FSM.bht[231] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14122 (SB_DFFE): \processor.branch_predictor_FSM.bht[232] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14123 (SB_DFFE): \processor.branch_predictor_FSM.bht[232] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14124 (SB_DFFE): \processor.branch_predictor_FSM.bht[233] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14125 (SB_DFFE): \processor.branch_predictor_FSM.bht[233] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14126 (SB_DFFE): \processor.branch_predictor_FSM.bht[234] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14127 (SB_DFFE): \processor.branch_predictor_FSM.bht[234] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14128 (SB_DFFE): \processor.branch_predictor_FSM.bht[235] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14129 (SB_DFFE): \processor.branch_predictor_FSM.bht[235] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14130 (SB_DFFE): \processor.branch_predictor_FSM.bht[236] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14131 (SB_DFFE): \processor.branch_predictor_FSM.bht[236] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14132 (SB_DFFE): \processor.branch_predictor_FSM.bht[237] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14133 (SB_DFFE): \processor.branch_predictor_FSM.bht[237] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14134 (SB_DFFE): \processor.branch_predictor_FSM.bht[238] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14135 (SB_DFFE): \processor.branch_predictor_FSM.bht[238] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14136 (SB_DFFE): \processor.branch_predictor_FSM.bht[239] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14137 (SB_DFFE): \processor.branch_predictor_FSM.bht[239] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14138 (SB_DFFE): \processor.branch_predictor_FSM.bht[240] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14139 (SB_DFFE): \processor.branch_predictor_FSM.bht[240] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14140 (SB_DFFE): \processor.branch_predictor_FSM.bht[241] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14141 (SB_DFFE): \processor.branch_predictor_FSM.bht[241] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14142 (SB_DFFE): \processor.branch_predictor_FSM.bht[242] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14143 (SB_DFFE): \processor.branch_predictor_FSM.bht[242] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14144 (SB_DFFE): \processor.branch_predictor_FSM.bht[243] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14145 (SB_DFFE): \processor.branch_predictor_FSM.bht[243] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14146 (SB_DFFE): \processor.branch_predictor_FSM.bht[244] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14147 (SB_DFFE): \processor.branch_predictor_FSM.bht[244] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14148 (SB_DFFE): \processor.branch_predictor_FSM.bht[245] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14149 (SB_DFFE): \processor.branch_predictor_FSM.bht[245] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14150 (SB_DFFE): \processor.branch_predictor_FSM.bht[246] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14151 (SB_DFFE): \processor.branch_predictor_FSM.bht[246] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14152 (SB_DFFE): \processor.branch_predictor_FSM.bht[247] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14153 (SB_DFFE): \processor.branch_predictor_FSM.bht[247] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14154 (SB_DFFE): \processor.branch_predictor_FSM.bht[248] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14155 (SB_DFFE): \processor.branch_predictor_FSM.bht[248] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14156 (SB_DFFE): \processor.branch_predictor_FSM.bht[249] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14157 (SB_DFFE): \processor.branch_predictor_FSM.bht[249] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14158 (SB_DFFE): \processor.branch_predictor_FSM.bht[250] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14159 (SB_DFFE): \processor.branch_predictor_FSM.bht[250] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14160 (SB_DFFE): \processor.branch_predictor_FSM.bht[251] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14161 (SB_DFFE): \processor.branch_predictor_FSM.bht[251] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14162 (SB_DFFE): \processor.branch_predictor_FSM.bht[252] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14163 (SB_DFFE): \processor.branch_predictor_FSM.bht[252] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14164 (SB_DFFE): \processor.branch_predictor_FSM.bht[253] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14165 (SB_DFFE): \processor.branch_predictor_FSM.bht[253] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14166 (SB_DFFE): \processor.branch_predictor_FSM.bht[254] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14167 (SB_DFFE): \processor.branch_predictor_FSM.bht[254] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14168 (SB_DFFE): \processor.branch_predictor_FSM.bht[255] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$14169 (SB_DFFE): \processor.branch_predictor_FSM.bht[255] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6762 (SB_DFFE): \processor.branch_predictor_FSM.bht[1] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6759 (SB_DFFE): \processor.branch_predictor_FSM.bht[4] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6764 (SB_DFFE): \processor.branch_predictor_FSM.bht[2] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6761 (SB_DFFE): \processor.branch_predictor_FSM.bht[1] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6766 (SB_DFFE): \processor.branch_predictor_FSM.bht[3] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6763 (SB_DFFE): \processor.branch_predictor_FSM.bht[2] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7911 (SB_DFFE): \processor.branch_predictor_FSM.bht[26] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6765 (SB_DFFE): \processor.branch_predictor_FSM.bht[3] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6780 (SB_DFFE): \processor.branch_predictor_FSM.bht[16] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6777 (SB_DFFE): \processor.branch_predictor_FSM.bht[15] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6782 (SB_DFFE): \processor.branch_predictor_FSM.bht[17] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6779 (SB_DFFE): \processor.branch_predictor_FSM.bht[16] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7779 (SB_DFFE): \processor.branch_predictor_FSM.bht[8] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7781 (SB_DFFE): \processor.branch_predictor_FSM.bht[9] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7778 (SB_DFFE): \processor.branch_predictor_FSM.bht[8] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7783 (SB_DFFE): \processor.branch_predictor_FSM.bht[6] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7780 (SB_DFFE): \processor.branch_predictor_FSM.bht[9] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7785 (SB_DFFE): \processor.branch_predictor_FSM.bht[5] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7782 (SB_DFFE): \processor.branch_predictor_FSM.bht[6] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7787 (SB_DFFE): \processor.branch_predictor_FSM.bht[11] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7784 (SB_DFFE): \processor.branch_predictor_FSM.bht[5] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7789 (SB_DFFE): \processor.branch_predictor_FSM.bht[7] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7786 (SB_DFFE): \processor.branch_predictor_FSM.bht[11] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7791 (SB_DFFE): \processor.branch_predictor_FSM.bht[14] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7788 (SB_DFFE): \processor.branch_predictor_FSM.bht[7] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7793 (SB_DFFE): \processor.branch_predictor_FSM.bht[10] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7790 (SB_DFFE): \processor.branch_predictor_FSM.bht[14] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7795 (SB_DFFE): \processor.branch_predictor_FSM.bht[13] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7792 (SB_DFFE): \processor.branch_predictor_FSM.bht[10] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7797 (SB_DFFE): \processor.branch_predictor_FSM.bht[12] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7794 (SB_DFFE): \processor.branch_predictor_FSM.bht[13] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6760 (SB_DFFE): \processor.branch_predictor_FSM.bht[4] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8048 (SB_DFFE): \processor.branch_predictor_FSM.bht[0] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7913 (SB_DFFE): \processor.branch_predictor_FSM.bht[27] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7910 (SB_DFFE): \processor.branch_predictor_FSM.bht[26] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7915 (SB_DFFE): \processor.branch_predictor_FSM.bht[19] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7912 (SB_DFFE): \processor.branch_predictor_FSM.bht[27] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7917 (SB_DFFE): \processor.branch_predictor_FSM.bht[20] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7914 (SB_DFFE): \processor.branch_predictor_FSM.bht[19] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7919 (SB_DFFE): \processor.branch_predictor_FSM.bht[28] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7916 (SB_DFFE): \processor.branch_predictor_FSM.bht[20] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7921 (SB_DFFE): \processor.branch_predictor_FSM.bht[21] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7918 (SB_DFFE): \processor.branch_predictor_FSM.bht[28] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7923 (SB_DFFE): \processor.branch_predictor_FSM.bht[22] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7920 (SB_DFFE): \processor.branch_predictor_FSM.bht[21] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7925 (SB_DFFE): \processor.branch_predictor_FSM.bht[23] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7922 (SB_DFFE): \processor.branch_predictor_FSM.bht[22] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7927 (SB_DFFE): \processor.branch_predictor_FSM.bht[29] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7924 (SB_DFFE): \processor.branch_predictor_FSM.bht[23] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7929 (SB_DFFE): \processor.branch_predictor_FSM.bht[18] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7926 (SB_DFFE): \processor.branch_predictor_FSM.bht[29] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7931 (SB_DFFE): \processor.branch_predictor_FSM.bht[30] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7928 (SB_DFFE): \processor.branch_predictor_FSM.bht[18] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7933 (SB_DFFE): \processor.branch_predictor_FSM.bht[24] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7930 (SB_DFFE): \processor.branch_predictor_FSM.bht[30] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7935 (SB_DFFE): \processor.branch_predictor_FSM.bht[31] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7932 (SB_DFFE): \processor.branch_predictor_FSM.bht[24] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7937 (SB_DFFE): \processor.branch_predictor_FSM.bht[32] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7934 (SB_DFFE): \processor.branch_predictor_FSM.bht[31] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7939 (SB_DFFE): \processor.branch_predictor_FSM.bht[33] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7936 (SB_DFFE): \processor.branch_predictor_FSM.bht[32] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7941 (SB_DFFE): \processor.branch_predictor_FSM.bht[34] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7938 (SB_DFFE): \processor.branch_predictor_FSM.bht[33] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7943 (SB_DFFE): \processor.branch_predictor_FSM.bht[35] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7940 (SB_DFFE): \processor.branch_predictor_FSM.bht[34] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7945 (SB_DFFE): \processor.branch_predictor_FSM.bht[25] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7942 (SB_DFFE): \processor.branch_predictor_FSM.bht[35] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7947 (SB_DFFE): \processor.branch_predictor_FSM.bht[36] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7944 (SB_DFFE): \processor.branch_predictor_FSM.bht[25] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6781 (SB_DFFE): \processor.branch_predictor_FSM.bht[17] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7946 (SB_DFFE): \processor.branch_predictor_FSM.bht[36] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7796 (SB_DFFE): \processor.branch_predictor_FSM.bht[12] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8211 (SB_DFFE): \data_mem_inst.state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9219 (SB_DFFE): \processor.branch_predictor_FSM.bht[37] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8210 (SB_DFFE): \data_mem_inst.state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8183 (SB_DFFE): \data_mem_inst.clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8185 (SB_DFFE): \data_mem_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8192 (SB_DFFE): \data_mem_inst.state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8187 (SB_DFFE): \data_mem_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8206 (SB_DFFE): \data_mem_inst.state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8193 (SB_DFFE): \data_mem_inst.state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8202 (SB_DFFE): \data_mem_inst.state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8196 (SB_DFFE): \data_mem_inst.state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8197 (SB_DFFE): \data_mem_inst.state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8205 (SB_DFFE): \data_mem_inst.state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8209 (SB_DFFE): \data_mem_inst.state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8213 (SB_DFFE): \data_mem_inst.state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8212 (SB_DFFE): \data_mem_inst.state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8207 (SB_DFFE): \data_mem_inst.state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8184 (SB_DFFE): \data_mem_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8204 (SB_DFFE): \data_mem_inst.state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8208 (SB_DFFE): \data_mem_inst.state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8215 (SB_DFFE): \data_mem_inst.state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8194 (SB_DFFE): \data_mem_inst.state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8201 (SB_DFFE): \data_mem_inst.state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8200 (SB_DFFE): \data_mem_inst.state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8190 (SB_DFFE): \data_mem_inst.state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8203 (SB_DFFE): \data_mem_inst.state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8198 (SB_DFFE): \data_mem_inst.state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8189 (SB_DFFE): \data_mem_inst.state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8186 (SB_DFFE): \data_mem_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8191 (SB_DFFE): \data_mem_inst.state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8195 (SB_DFFE): \data_mem_inst.state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8188 (SB_DFFE): \data_mem_inst.state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8199 (SB_DFFE): \data_mem_inst.state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9222 (SB_DFF): \processor.if_id_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9843 (SB_DFFN): \processor.branch_predictor_FSM.branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8214 (SB_DFFE): \data_mem_inst.state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8047 (SB_DFFE): \processor.branch_predictor_FSM.bht[0] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6778 (SB_DFFE): \processor.branch_predictor_FSM.bht[15] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13693 (SB_DFFE): \processor.PC.outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13694 (SB_DFFE): \processor.PC.outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13695 (SB_DFFE): \processor.PC.outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13696 (SB_DFFE): \processor.PC.outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13697 (SB_DFFE): \processor.PC.outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13698 (SB_DFFE): \processor.PC.outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13699 (SB_DFFE): \processor.PC.outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13700 (SB_DFFE): \processor.PC.outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13701 (SB_DFFE): \processor.PC.outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13702 (SB_DFFE): \processor.PC.outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13703 (SB_DFFE): \processor.PC.outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13704 (SB_DFFE): \processor.PC.outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13705 (SB_DFFE): \processor.PC.outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13706 (SB_DFFE): \processor.PC.outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13707 (SB_DFFE): \processor.PC.outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13708 (SB_DFFE): \processor.PC.outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13709 (SB_DFFE): \processor.PC.outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13710 (SB_DFFE): \processor.PC.outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13711 (SB_DFFE): \processor.PC.outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13712 (SB_DFFE): \processor.PC.outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13713 (SB_DFFE): \processor.PC.outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13714 (SB_DFFE): \processor.PC.outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13715 (SB_DFFE): \processor.PC.outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13716 (SB_DFFE): \processor.PC.outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13717 (SB_DFFE): \processor.PC.outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13718 (SB_DFFE): \processor.PC.outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13719 (SB_DFFE): \processor.PC.outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13720 (SB_DFFE): \processor.PC.outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13721 (SB_DFFE): \processor.PC.outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13722 (SB_DFFE): \processor.PC.outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13723 (SB_DFFE): \processor.PC.outAddr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13724 (SB_DFFE): \processor.PC.outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9253 (SB_DFF): \processor.if_id_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9255 (SB_DFF): \processor.if_id_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9256 (SB_DFF): \processor.if_id_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9257 (SB_DFF): \processor.if_id_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9258 (SB_DFF): \processor.if_id_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9259 (SB_DFF): \processor.if_id_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9260 (SB_DFF): \processor.if_id_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9262 (SB_DFF): \processor.if_id_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9263 (SB_DFF): \processor.if_id_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9264 (SB_DFF): \processor.if_id_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9265 (SB_DFF): \processor.if_id_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9266 (SB_DFF): \processor.if_id_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9267 (SB_DFF): \processor.if_id_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9268 (SB_DFF): \processor.if_id_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9269 (SB_DFF): \processor.if_id_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9270 (SB_DFF): \processor.if_id_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9271 (SB_DFF): \processor.if_id_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9272 (SB_DFF): \processor.if_id_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9273 (SB_DFF): \processor.if_id_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9274 (SB_DFF): \processor.if_id_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9275 (SB_DFF): \processor.if_id_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9276 (SB_DFF): \processor.if_id_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9277 (SB_DFF): \processor.if_id_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9278 (SB_DFF): \processor.if_id_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9279 (SB_DFF): \processor.if_id_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9280 (SB_DFF): \processor.if_id_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9281 (SB_DFF): \processor.if_id_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9282 (SB_DFF): \processor.if_id_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9283 (SB_DFF): \processor.if_id_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$13454 (SB_DFF): \processor.ex_mem_reg.data_out [4] = 0

25.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$9182 (A=\inst_mem.out [30], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9284 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9168 (A=\inst_mem.out [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10016 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9169 (A=\inst_mem.out [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10017 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9170 (A=\inst_mem.out [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10018 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9167 (A=\inst_mem.out [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10015 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9171 (A=\inst_mem.out [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10019 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9173 (A=\inst_mem.out [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10021 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9174 (A=\inst_mem.out [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10022 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9175 (A=\inst_mem.out [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10023 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13411 (A=\processor.id_ex_reg.data_out [2], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$13452 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9646 (A=\processor.control_unit.RegWrite, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10144 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9647 (A=\processor.control_unit.MemWrite, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10146 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9648 (A=\processor.control_unit.MemRead, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10147 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9649 (A=\processor.control_unit.Branch, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10148 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9650 (A=\processor.control_unit.Auipc, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10150 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9651 (A=\processor.control_unit.Lui, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10151 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9652 (A=\processor.control_unit.ALUSrc, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10152 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9653 (A=\processor.control_unit.Jalr, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10153 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16889 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$9461_Y, S=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$9452_Y) into $auto$simplemap.cc:420:simplemap_dff$10282 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16890 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$9462_Y, S=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$9452_Y) into $auto$simplemap.cc:420:simplemap_dff$10283 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16891 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$9463_Y, S=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$9452_Y) into $auto$simplemap.cc:420:simplemap_dff$10284 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16892 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$9464_Y, S=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$9452_Y) into $auto$simplemap.cc:420:simplemap_dff$10285 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16893 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$16795 [2], S=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$9452_Y) into $auto$simplemap.cc:420:simplemap_dff$10286 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16894 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$16786 [2], S=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$9452_Y) into $auto$simplemap.cc:420:simplemap_dff$10287 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16895 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$16777 [2], S=$techmap$techmap\processor.alu_control.$procmux$1344.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$9452_Y) into $auto$simplemap.cc:420:simplemap_dff$10288 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9159 (A=\inst_mem.out [7], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9261 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9176 (A=\inst_mem.out [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10024 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13414 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$13451 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9644 (A=\processor.control_unit.Jump, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10142 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13416 (A=\processor.id_ex_reg.data_out [7], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$13455 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13417 (A=\processor.id_ex_reg.data_out [8], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$13456 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13409 (A=\processor.id_ex_reg.data_out [0], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$13450 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13414 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$8216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13413 (A=\processor.id_ex_reg.data_out [4], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$8217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9154 (A=\inst_mem.out [2], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9256 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9155 (A=\inst_mem.out [3], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9257 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9156 (A=\inst_mem.out [4], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9258 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9157 (A=\inst_mem.out [5], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9259 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9172 (A=\inst_mem.out [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$10020 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9158 (A=\inst_mem.out [6], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9260 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9160 (A=\inst_mem.out [8], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9262 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9161 (A=\inst_mem.out [9], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9263 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9162 (A=\inst_mem.out [10], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9264 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9163 (A=\inst_mem.out [11], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9265 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9164 (A=\inst_mem.out [12], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9266 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9165 (A=\inst_mem.out [13], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9267 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9166 (A=\inst_mem.out [14], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9268 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9167 (A=\inst_mem.out [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9269 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9168 (A=\inst_mem.out [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9270 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9169 (A=\inst_mem.out [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9271 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9170 (A=\inst_mem.out [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9272 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9171 (A=\inst_mem.out [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9273 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9172 (A=\inst_mem.out [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9274 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9173 (A=\inst_mem.out [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9275 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9174 (A=\inst_mem.out [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9276 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9175 (A=\inst_mem.out [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9277 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9176 (A=\inst_mem.out [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9278 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9177 (A=\inst_mem.out [25], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9279 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9178 (A=\inst_mem.out [26], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9280 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9179 (A=\inst_mem.out [27], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9281 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9180 (A=\inst_mem.out [28], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9282 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9181 (A=\inst_mem.out [29], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$9283 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13415 (A=\processor.id_ex_reg.data_out [6], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$13454 (SB_DFF).

25.40. Executing ICE40_OPT pass (performing simple optimizations).

25.40.1. Running ICE40 specific optimizations.

25.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~90 debug messages>

25.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~633 debug messages>
Removed a total of 211 cells.

25.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 39 unused cells and 5746 unused wires.
<suppressed ~40 debug messages>

25.40.6. Rerunning OPT passes. (Removed registers in this run.)

25.40.7. Running ICE40 specific optimizations.

25.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~40 debug messages>

25.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.40.12. Rerunning OPT passes. (Removed registers in this run.)

25.40.13. Running ICE40 specific optimizations.

25.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.40.18. Finished OPT passes. (There is nothing left to do.)

25.41. Executing TECHMAP pass (map to technology primitives).

25.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

25.41.2. Continuing TECHMAP pass.
No more expansions possible.

25.42. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_FF_'.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Successfully finished Verilog frontend.

25.43. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

25.44. Executing ABC9 pass.

25.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

25.44.3. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1625 debug messages>

25.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.5. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.6. Executing FLATTEN pass (flatten design).
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
<suppressed ~7 debug messages>
No more expansions possible.

25.44.7. Executing TECHMAP pass (map to technology primitives).

25.44.7.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.44.7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~8 debug messages>

25.44.8. Executing OPT pass (performing simple optimizations).

25.44.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.
<suppressed ~4 debug messages>

25.44.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

25.44.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.44.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

25.44.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

25.44.8.6. Executing OPT_RMDFF pass (remove dff with constant values).

25.44.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

25.44.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

25.44.8.9. Rerunning OPT passes. (Maybe there is more to do..)

25.44.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.44.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

25.44.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

25.44.8.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.44.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..

25.44.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

25.44.8.16. Finished OPT passes. (There is nothing left to do.)

25.44.9. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 3985 cells with 25405 new cells, skipped 3862 cells.
  replaced 3 cell types:
     830 $_OR_
      71 $_XOR_
    3084 $_MUX_
  not replaced 13 cell types:
     166 $_NOT_
     906 $_AND_
      57 SB_DFFSR
     671 SB_DFFE
     359 SB_DFF
       2 SB_MAC16
       1 SB_HFOSC
       8 SB_RAM40_4K
       1 SB_DFFN
       2 SB_DFFESR
       4 SB_DFFSS
      64 $__ICE40_CARRY_WRAPPER
    1621 $__ABC9_DELAY
Module top$holes: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

25.44.9.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.9.2. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.9.3. Executing XAIGER backend.
<suppressed ~1235 debug messages>
Extracted 11201 AND gates and 30056 wires from module `top' to a netlist network with 1255 inputs and 1990 outputs.

25.44.9.4. Executing ABC9_EXE pass (technology mapping using ABC9).

25.44.9.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1255/   1990  and =    9177  lev =   42 (6.61)  mem = 0.21 MB  box = 1685  bb = 1621
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1255/   1990  and =   12047  lev =   53 (5.36)  mem = 0.24 MB  ch = 1623  box = 1685  bb = 1621
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   12047.  Ch =  1492.  Total mem =    2.61 MB. Peak cut mem =    0.21 MB.
ABC: P:  Del = 10702.00.  Ar =    3492.0.  Edge =    12308.  Cut =    74236.  T =     0.01 sec
ABC: P:  Del = 10702.00.  Ar =    3383.0.  Edge =    12498.  Cut =    71290.  T =     0.01 sec
ABC: P:  Del = 10702.00.  Ar =    3139.0.  Edge =    10376.  Cut =    76905.  T =     0.01 sec
ABC: F:  Del = 10702.00.  Ar =    3017.0.  Edge =     9907.  Cut =    73955.  T =     0.01 sec
ABC: A:  Del = 10702.00.  Ar =    2885.0.  Edge =     9322.  Cut =    74207.  T =     0.01 sec
ABC: A:  Del = 10702.00.  Ar =    2876.0.  Edge =     9301.  Cut =    74959.  T =     0.01 sec
ABC: Total time =     0.07 sec
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1255/   1990  and =    8296  lev =   35 (6.34)  mem = 0.20 MB  box = 1685  bb = 1621
ABC: Mapping (K=4)  :  lut =   2869  edge =    9259  lev =   18 (3.05)  levB =   44  mem = 0.12 MB
ABC: LUT = 2869 : 2=568 19.8 %  3=1081 37.7 %  4=1220 42.5 %  Ave = 3.23
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 1.59 seconds, total: 1.59 seconds

25.44.9.6. Executing AIGER frontend.
<suppressed ~6503 debug messages>
Removed 11686 unused cells and 18989 unused wires.

25.44.9.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     2870
ABC RESULTS:   $__ICE40_CARRY_WRAPPER cells:       64
ABC RESULTS:           input signals:      297
ABC RESULTS:          output signals:     1490
Removing temp directory.

25.45. Executing ICE40_WRAPCARRY pass (wrap carries).

25.46. Executing TECHMAP pass (map to technology primitives).

25.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

25.46.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 233 unused cells and 33404 unused wires.

25.47. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2937
  1-LUT                1
  2-LUT              570
  3-LUT             1145
  4-LUT             1221

Eliminating LUTs.
Number of LUTs:     2937
  1-LUT                1
  2-LUT              570
  3-LUT             1145
  4-LUT             1221

Combining LUTs.
Number of LUTs:     2933
  1-LUT                1
  2-LUT              566
  3-LUT             1141
  4-LUT             1225

Eliminated 0 LUTs.
Combined 4 LUTs.
<suppressed ~17374 debug messages>

25.48. Executing TECHMAP pass (map to technology primitives).

25.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

25.48.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001110110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000100100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101101010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001101111011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011111101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110111111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100011111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001111011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010011111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101111011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111110001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000101111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100111101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101100000111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001101101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110110110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010010100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110110110111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010101100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111000100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101111000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101001001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111110110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111100100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110111000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100010000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110101000 for cells of type $lut.
No more expansions possible.
<suppressed ~7886 debug messages>
Removed 0 unused cells and 5870 unused wires.

25.49. Executing AUTONAME pass.
Renamed 35616 objects in module top (57 iterations).
<suppressed ~7054 debug messages>

25.50. Executing HIERARCHY pass (managing design hierarchy).

25.50.1. Analyzing design hierarchy..
Top module:  \top

25.50.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

25.51. Printing statistics.

=== top ===

   Number of wires:               3567
   Number of wire bits:          13210
   Number of public wires:        3567
   Number of public wire bits:   13210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4100
     SB_CARRY                       62
     SB_DFF                        359
     SB_DFFE                       671
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                       57
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2933
     SB_MAC16                        2
     SB_RAM40_4K                     8

25.52. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.processor.immediate_generator.imm has an unprocessed 'init' attribute.
found and reported 1 problems.

26. Printing statistics.

=== top ===

   Number of wires:               3567
   Number of wire bits:          13210
   Number of public wires:        3567
   Number of public wire bits:   13210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4100
     SB_CARRY                       62
     SB_DFF                        359
     SB_DFFE                       671
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                       57
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2933
     SB_MAC16                        2
     SB_RAM40_4K                     8

27. Executing JSON backend.

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 1530d1678f, CPU: user 3.26s system 0.24s, MEM: 128.60 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 16% 35x opt_expr (0 sec), 15% 31x opt_clean (0 sec), ...
