Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test_2/deserializer_tb_isim_beh.exe -prj C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test_2/deserializer_tb_beh.prj work.deserializer_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test_2/deserializer.v" into library work
Analyzing Verilog file "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test_2/deserializer_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test_2/deserializer_tb.v" Line 38: Size mismatch in connection of port <Q>. Formal port size is 9-bit while actual signal size is 8-bit.
Completed static elaboration
Compiling module MMCME2_ADV(BANDWIDTH="OPTIMIZED"...
Compiling module MMCME2_BASE(CLKFBOUT_MULT_F=8.0,...
Compiling module BUFG
Compiling module xil_iserdese2_vl_mod15
Compiling module xil_iserdese2_vl_mod21
Compiling module xil_iserdese2_vl_mod5
Compiling module xil_iserdese2_vl_mod0
Compiling module xil_iserdese2_vl_mod27
Compiling module xil_iserdese2_vl_mod1
Compiling module xil_iserdese2_vl_mod14
Compiling module xil_iserdese2_vl_mod6
Compiling module xil_iserdese2_vl_mod13
Compiling module xil_iserdese2_vl_mod30
Compiling module xil_iserdese2_vl_mod31
Compiling module xil_iserdese2_vl_mod2
Compiling module xil_iserdese2_vl_mod3
Compiling module xil_iserdese2_vl_mod4
Compiling module xil_iserdese2_vl_mod16
Compiling module xil_iserdese2_vl_mod32
Compiling module xil_iserdese2_vl_mod33
Compiling module xil_iserdese2_vl_mod34
Compiling module xil_iserdese2_vl_mod17
Compiling module xil_iserdese2_vl_mod25
Compiling module xil_iserdese2_vl_mod20
Compiling module xil_iserdese2_vl_mod18
Compiling module xil_iserdese2_vl_mod19
Compiling module xil_iserdese2_vl_mod26
Compiling module xil_iserdese2_vl_mod7
Compiling module xil_iserdese2_vl_mod22
Compiling module xil_iserdese2_vl_mod24
Compiling module xil_iserdese2_vl_mod10
Compiling module xil_iserdese2_vl_mod9
Compiling module xil_iserdese2_vl_mod11
Compiling module xil_iserdese2_vl_mod29
Compiling module xil_iserdese2_vl_mod12
Compiling module xil_iserdese2_vl_mod23
Compiling module xil_iserdese2_vl_mod28
Compiling module xil_iserdese2_vl_mod8
Compiling module vioi_inlogic_shell
Compiling module vioi_inlogic_ship(DATA_RATE="DDR...
Compiling module B_ISERDESE2(DATA_RATE="DDR",DATA...
Compiling module ISERDESE2(DATA_WIDTH=8,INIT_Q2=1...
Compiling module deserializer
Compiling module deserializer_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 24 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\deserializer_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 45 Verilog Units
Built simulation executable C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test_2/deserializer_tb_isim_beh.exe
Fuse Memory Usage: 46660 KB
Fuse CPU Usage: 1406 ms
