;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 0, <402
	JMN 0, <402
	SUB 2, @0
	SPL 0, <402
	ADD #223, <0
	ADD #223, <1
	SPL 72, 1
	SUB <0, @2
	SUB <0, @2
	JMP 512, #510
	SUB -7, @-135
	CMP #-12, @-6
	JMP 72
	SUB 72, 0
	SUB 23, <12
	ADD #210, -30
	SUB #-12, @-6
	CMP -207, <-120
	SLT 2, @0
	SPL 210, 30
	ADD #223, <0
	SUB 3, 21
	ADD 883, 21
	SLT 30, 9
	JMP -147, 100
	SUB @2, 30
	SLT 30, 9
	JMZ 0, 906
	JMP -147, 100
	JMP <-127, 100
	ADD 3, 21
	CMP -207, <-120
	SUB #72, @346
	CMP 2, @0
	JMZ @503, 20
	SPL 0, <401
	CMP 23, <12
	CMP -207, <-120
	MOV @3, 0
	SUB -232, <-120
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-20
	MOV -1, <-20
