# IntermittentJPGEncoder
VHDL implementation of a JPEG/JFIF Encoder under Transient Computing constraits 

# What You Need
- Vivado 2021.2 to simulate the project
- Go to run the scripts
#todos

TODO AC_CR_ROM and AC_ROM can be taken from new but all instantiations must drop the reset
TODO check ctrlSM
TODO export files in bpm p3
TODO change ramsim to sub_ramz