#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 10 16:11:08 2025
# Process ID: 11332
# Current directory: E:/Electronics/Vivado/Single_Cycle_Core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5532 E:\Electronics\Vivado\Single_Cycle_Core\RISC-V.xpr
# Log file: E:/Electronics/Vivado/Single_Cycle_Core/vivado.log
# Journal file: E:/Electronics/Vivado/Single_Cycle_Core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Hp/AppData/Roaming/Xilinx/Vivado/Single_Cycle_Core' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/Electronics/Vivado/RISC-V Sincgle Cycle Core/Single_Cycle_Processor_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 809.488 ; gain = 191.125
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_Cycle_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Single_Cycle_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Single_Cycle_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sim_1/new/Single_Cycle_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xelab -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Single_Cycle_top.v:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Single_Cycle_top
Compiling module xil_defaultlib.Single_Cycle_Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Single_Cycle_Processor_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim/xsim.dir/Single_Cycle_Processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 10 16:12:02 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Electronics/Vivado/RISC-V Sincgle Cycle Core/Single_Cycle_Processor_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/Electronics/Vivado/RISC-V Sincgle Cycle Core/Single_Cycle_Processor_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Single_Cycle_Processor_tb_behav -key {Behavioral:sim_1:Functional:Single_Cycle_Processor_tb} -tclbatch {Single_Cycle_Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Single_Cycle_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sim_1/new/Single_Cycle_Processor_tb.v" Line 10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Single_Cycle_Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 846.461 ; gain = 10.918
export_ip_user_files -of_objects  [get_files {{E:/Electronics/Vivado/RISC-V Sincgle Cycle Core/Single_Cycle_Processor_tb_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Electronics/Vivado/RISC-V Sincgle Cycle Core/Single_Cycle_Processor_tb_behav.wcfg}}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_Cycle_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Single_Cycle_Processor_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xelab -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Single_Cycle_top.v:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 400 ns : File "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sim_1/new/Single_Cycle_Processor_tb.v" Line 10
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 861.961 ; gain = 0.000
save_wave_config {E:/Electronics/Vivado/Single_Cycle_Core/Single_Cycle_Processor_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/Electronics/Vivado/Single_Cycle_Core/Single_Cycle_Processor_tb_behav.wcfg
set_property xsim.view {{E:/Electronics/Vivado/RISC-V Sincgle Cycle Core/Single_Cycle_Processor_tb_behav.wcfg} E:/Electronics/Vivado/Single_Cycle_Core/Single_Cycle_Processor_tb_behav.wcfg} [get_filesets sim_1]
close [ open E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/mux_2X1.v w ]
add_files E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/mux_2X1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_Cycle_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Single_Cycle_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Single_Cycle_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sim_1/new/Single_Cycle_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xelab -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Single_Cycle_top.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Single_Cycle_top
Compiling module xil_defaultlib.Single_Cycle_Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Single_Cycle_Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 400 ns : File "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sim_1/new/Single_Cycle_Processor_tb.v" Line 10
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 888.754 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_Cycle_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Single_Cycle_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Single_Cycle_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sim_1/new/Single_Cycle_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xelab -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Single_Cycle_top.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Single_Cycle_top
Compiling module xil_defaultlib.Single_Cycle_Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Single_Cycle_Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 400 ns : File "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sim_1/new/Single_Cycle_Processor_tb.v" Line 10
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 888.754 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Single_Cycle_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Single_Cycle_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Single_Cycle_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sim_1/new/Single_Cycle_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.sim/sim_1/behav/xsim'
"xelab -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 94b51463443241e7bc4d4d378104636c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Single_Cycle_Processor_tb_behav xil_defaultlib.Single_Cycle_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Single_Cycle_top.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Single_Cycle_top
Compiling module xil_defaultlib.Single_Cycle_Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Single_Cycle_Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 400 ns : File "E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sim_1/new/Single_Cycle_Processor_tb.v" Line 10
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 888.754 ; gain = 0.000
save_wave_config {E:/Electronics/Vivado/Single_Cycle_Core/Single_Cycle_Processor_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 18:46:10 2025...
