Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
Information: Using automatic max wire load selection group 'DEFAULT'. (ENV-003)
Information: Using automatic min wire load selection group 'DEFAULT'. (ENV-003)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 2
	-max_paths 20
	-transition_time
	-capacitance
	-crosstalk_delta
Design : des
Version: B-2008.06-SP3
Date   : Fri Sep 11 18:42:52 2009
****************************************


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_0
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_0/RB (QDFFRBN)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_0/CK (QDFFRBN)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_1
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_1/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_1/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_2
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_2/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_2/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_3
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_3/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_3/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_4
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_4/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_4/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_5
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_5/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_5/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_6
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_6/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_6/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_7
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_7/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_7/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_8
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_8/RB (QDFFRBN)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_8/CK (QDFFRBN)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_9
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           0.00       0.00
  input external delay                                                 25.00      25.00 r
  hresetn (in)                                        0.00              0.00      25.00 r
  hresetn (net)             248     0.00 
  data_in_reg_9/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                               25.00

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           5.00      55.00
  clock reconvergence pessimism                                         0.00      55.00
  data_in_reg_9/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                -0.00      55.00
  data required time                                                              55.00
  ----------------------------------------------------------------------------------------
  data required time                                                              55.00
  data arrival time                                                              -25.00
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_10
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_10/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_10/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_11
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_11/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_11/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_12
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_12/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_12/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_13
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_13/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_13/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_14
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_14/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_14/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_15
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_15/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_15/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_16
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_16/RB (QDFFRBN)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_16/CK (QDFFRBN)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_17
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_17/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_17/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_18
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_18/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_18/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: hresetn (input port clocked by hclk)
  Endpoint: data_in_reg_19
               (recovery check against rising-edge clock hclk)
  Path Group: **async_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            0.00       0.00
  input external delay                                                  25.00      25.00 r
  hresetn (in)                                         0.00              0.00      25.00 r
  hresetn (net)              248     0.00 
  data_in_reg_19/RB (QDFFRBP)                 0.00     0.00     0.00     0.00      25.00 r
  data arrival time                                                                25.00

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            5.00      55.00
  clock reconvergence pessimism                                          0.00      55.00
  data_in_reg_19/CK (QDFFRBP)                                                      55.00 r
  library recovery time                                                 -0.00      55.00
  data required time                                                               55.00
  -----------------------------------------------------------------------------------------
  data required time                                                               55.00
  data arrival time                                                               -25.00
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      30.00


  Startpoint: des_cop_unit/flag_reg_0
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: desiv_unit/POWERGATING_hclk_N130_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                              Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                       0.00              0.00       0.00
  clock network delay (ideal)                                                                                    5.00       5.00
  des_cop_unit/flag_reg_0/CK (QDFFRBN)                                                         0.00              0.00       5.00 r
  des_cop_unit/flag_reg_0/Q (QDFFRBN)                                                          0.45              0.58       5.58 f
  des_cop_unit/flag[0] (net)                                           3     0.11 
  des_cop_unit/U74/I (INV2)                                                           0.00     0.45     0.00     0.00       5.58 f
  des_cop_unit/U74/O (INV2)                                                                    0.79              0.47       6.06 r
  des_cop_unit/n16 (net)                                               4     0.15 
  des_cop_unit/U46/I1 (ND2P)                                                          0.00     0.79     0.00     0.00       6.06 r
  des_cop_unit/U46/O (ND2P)                                                                    0.59              0.35       6.41 f
  des_cop_unit/n22 (net)                                               4     0.14 
  des_cop_unit/U4/B1 (AN2B1P)                                                         0.00     0.59     0.00     0.00       6.41 f
  des_cop_unit/U4/O (AN2B1P)                                                                   0.62              0.73       7.14 r
  des_cop_unit/dout_valid (net)                                        4     0.16 
  des_cop_unit/dout_valid (des_cop)                                                            0.00              0.00       7.14 r
  desdat_ready (net) 
  U144/I (INV1)                                                                       0.00     0.62     0.00     0.00       7.14 r
  U144/O (INV1)                                                                                0.44              0.29       7.43 f
  n6 (net)                                                             2     0.07 
  U234/B2 (MAOI1)                                                                     0.00     0.44     0.00     0.00       7.43 f
  U234/O (MAOI1)                                                                               0.64              0.45       7.87 f
  n3 (net)                                                             1     0.05 
  U233/I1 (NR2)                                                                       0.00     0.64     0.00     0.00       7.87 f
  U233/O (NR2)                                                                                 1.02              0.59       8.46 r
  nextiv_ready (net)                                                   1     0.05 
  desiv_unit/deswr (des_iv)                                                                    0.00              0.00       8.46 r
  desiv_unit/deswr (net) 
  desiv_unit/U25/I1 (ND2)                                                             0.00     1.02     0.00     0.00       8.46 r
  desiv_unit/U25/O (ND2)                                                                       0.94              0.58       9.04 f
  desiv_unit/n26 (net)                                                 2     0.08 
  desiv_unit/U19/I (INV2)                                                             0.00     0.94     0.00     0.00       9.04 f
  desiv_unit/U19/O (INV2)                                                                      1.03              0.68       9.71 r
  desiv_unit/n9 (net)                                                  7     0.18 
  desiv_unit/U11/I (BUF1)                                                             0.00     1.03     0.00     0.00       9.71 r
  desiv_unit/U11/O (BUF1)                                                                      0.98              0.62      10.34 r
  desiv_unit/n50 (net)                                                 5     0.14 
  desiv_unit/U91/A1 (AO12)                                                            0.00     0.98     0.00     0.00      10.34 r
  desiv_unit/U91/O (AO12)                                                                      0.42              0.45      10.79 r
  desiv_unit/N130 (net)                                                1     0.05 
  desiv_unit/POWERGATING_hclk_N130_0/EN (POWERMODULE_HIGH_des_iv_0_1)                          0.00              0.00      10.79 r
  desiv_unit/POWERGATING_hclk_N130_0/EN (net) 
  desiv_unit/POWERGATING_hclk_N130_0/latch/E (GCKESN)                                 0.00     0.42     0.00     0.00      10.79 r
  data arrival time                                                                                                        10.79

  clock hclk (rise edge)                                                                       0.00             50.00      50.00
  clock network delay (ideal)                                                                                    5.00      55.00
  clock reconvergence pessimism                                                                                  0.00      55.00
  desiv_unit/POWERGATING_hclk_N130_0/latch/CK (GCKESN)                                                                     55.00 r
  clock gating setup time                                                                                       -0.21      54.79
  data required time                                                                                                       54.79
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       54.79
  data arrival time                                                                                                       -10.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.00


  Startpoint: des_cop_unit/flag_reg_0
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: desiv_unit/POWERGATING_hclk_N130_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                              Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                       0.00              0.00       0.00
  clock network delay (ideal)                                                                                    5.00       5.00
  des_cop_unit/flag_reg_0/CK (QDFFRBN)                                                         0.00              0.00       5.00 r
  des_cop_unit/flag_reg_0/Q (QDFFRBN)                                                          0.45              0.58       5.58 f
  des_cop_unit/flag[0] (net)                                           3     0.11 
  des_cop_unit/U74/I (INV2)                                                           0.00     0.45     0.00     0.00       5.58 f
  des_cop_unit/U74/O (INV2)                                                                    0.79              0.47       6.06 r
  des_cop_unit/n16 (net)                                               4     0.15 
  des_cop_unit/U46/I1 (ND2P)                                                          0.00     0.79     0.00     0.00       6.06 r
  des_cop_unit/U46/O (ND2P)                                                                    0.59              0.35       6.41 f
  des_cop_unit/n22 (net)                                               4     0.14 
  des_cop_unit/U4/B1 (AN2B1P)                                                         0.00     0.59     0.00     0.00       6.41 f
  des_cop_unit/U4/O (AN2B1P)                                                                   0.62              0.73       7.14 r
  des_cop_unit/dout_valid (net)                                        4     0.16 
  des_cop_unit/dout_valid (des_cop)                                                            0.00              0.00       7.14 r
  desdat_ready (net) 
  U144/I (INV1)                                                                       0.00     0.62     0.00     0.00       7.14 r
  U144/O (INV1)                                                                                0.44              0.29       7.43 f
  n6 (net)                                                             2     0.07 
  U234/B2 (MAOI1)                                                                     0.00     0.44     0.00     0.00       7.43 f
  U234/O (MAOI1)                                                                               0.64              0.45       7.87 f
  n3 (net)                                                             1     0.05 
  U233/I1 (NR2)                                                                       0.00     0.64     0.00     0.00       7.87 f
  U233/O (NR2)                                                                                 1.02              0.59       8.46 r
  nextiv_ready (net)                                                   1     0.05 
  desiv_unit/deswr (des_iv)                                                                    0.00              0.00       8.46 r
  desiv_unit/deswr (net) 
  desiv_unit/U25/I1 (ND2)                                                             0.00     1.02     0.00     0.00       8.46 r
  desiv_unit/U25/O (ND2)                                                                       0.94              0.58       9.04 f
  desiv_unit/n26 (net)                                                 2     0.08 
  desiv_unit/U19/I (INV2)                                                             0.00     0.94     0.00     0.00       9.04 f
  desiv_unit/U19/O (INV2)                                                                      1.03              0.68       9.71 r
  desiv_unit/n9 (net)                                                  7     0.18 
  desiv_unit/U11/I (BUF1)                                                             0.00     1.03     0.00     0.00       9.71 r
  desiv_unit/U11/O (BUF1)                                                                      0.98              0.62      10.34 r
  desiv_unit/n50 (net)                                                 5     0.14 
  desiv_unit/U91/A1 (AO12)                                                            0.00     0.98     0.00     0.00      10.34 r
  desiv_unit/U91/O (AO12)                                                                      0.42              0.45      10.79 r
  desiv_unit/N130 (net)                                                1     0.05 
  desiv_unit/POWERGATING_hclk_N130_0/EN (POWERMODULE_HIGH_des_iv_0_1)                          0.00              0.00      10.79 r
  desiv_unit/POWERGATING_hclk_N130_0/EN (net) 
  desiv_unit/POWERGATING_hclk_N130_0/latch/E (GCKESN)                                 0.00     0.42     0.00     0.00      10.79 r
  data arrival time                                                                                                        10.79

  clock hclk (rise edge)                                                                       0.00             50.00      50.00
  clock network delay (ideal)                                                                                    5.00      55.00
  clock reconvergence pessimism                                                                                  0.00      55.00
  desiv_unit/POWERGATING_hclk_N130_0/latch/CK (GCKESN)                                                                     55.00 r
  clock gating setup time                                                                                       -0.21      54.79
  data required time                                                                                                       54.79
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       54.79
  data arrival time                                                                                                       -10.79
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                              44.00


  Startpoint: des_cop_unit/flag_reg_0
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: desiv_unit/POWERGATING_hclk_N66_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                      0.00              0.00       0.00
  clock network delay (ideal)                                                                                   5.00       5.00
  des_cop_unit/flag_reg_0/CK (QDFFRBN)                                                        0.00              0.00       5.00 r
  des_cop_unit/flag_reg_0/Q (QDFFRBN)                                                         0.45              0.58       5.58 f
  des_cop_unit/flag[0] (net)                                          3     0.11 
  des_cop_unit/U74/I (INV2)                                                          0.00     0.45     0.00     0.00       5.58 f
  des_cop_unit/U74/O (INV2)                                                                   0.79              0.47       6.06 r
  des_cop_unit/n16 (net)                                              4     0.15 
  des_cop_unit/U46/I1 (ND2P)                                                         0.00     0.79     0.00     0.00       6.06 r
  des_cop_unit/U46/O (ND2P)                                                                   0.59              0.35       6.41 f
  des_cop_unit/n22 (net)                                              4     0.14 
  des_cop_unit/U4/B1 (AN2B1P)                                                        0.00     0.59     0.00     0.00       6.41 f
  des_cop_unit/U4/O (AN2B1P)                                                                  0.62              0.73       7.14 r
  des_cop_unit/dout_valid (net)                                       4     0.16 
  des_cop_unit/dout_valid (des_cop)                                                           0.00              0.00       7.14 r
  desdat_ready (net) 
  U144/I (INV1)                                                                      0.00     0.62     0.00     0.00       7.14 r
  U144/O (INV1)                                                                               0.44              0.29       7.43 f
  n6 (net)                                                            2     0.07 
  U234/B2 (MAOI1)                                                                    0.00     0.44     0.00     0.00       7.43 f
  U234/O (MAOI1)                                                                              0.64              0.45       7.87 f
  n3 (net)                                                            1     0.05 
  U233/I1 (NR2)                                                                      0.00     0.64     0.00     0.00       7.87 f
  U233/O (NR2)                                                                                1.02              0.59       8.46 r
  nextiv_ready (net)                                                  1     0.05 
  desiv_unit/deswr (des_iv)                                                                   0.00              0.00       8.46 r
  desiv_unit/deswr (net) 
  desiv_unit/U25/I1 (ND2)                                                            0.00     1.02     0.00     0.00       8.46 r
  desiv_unit/U25/O (ND2)                                                                      0.94              0.58       9.04 f
  desiv_unit/n26 (net)                                                2     0.08 
  desiv_unit/U92/A1 (OAI12S)                                                         0.00     0.94     0.00     0.00       9.04 f
  desiv_unit/U92/O (OAI12S)                                                                   0.99              0.63       9.67 r
  desiv_unit/N66 (net)                                                1     0.05 
  desiv_unit/POWERGATING_hclk_N66_0/EN (POWERMODULE_HIGH_des_iv_0_0)                          0.00              0.00       9.67 r
  desiv_unit/POWERGATING_hclk_N66_0/EN (net) 
  desiv_unit/POWERGATING_hclk_N66_0/latch/E (GCKESN)                                 0.00     0.99     0.00     0.00       9.67 r
  data arrival time                                                                                                        9.67

  clock hclk (rise edge)                                                                      0.00             50.00      50.00
  clock network delay (ideal)                                                                                   5.00      55.00
  clock reconvergence pessimism                                                                                 0.00      55.00
  desiv_unit/POWERGATING_hclk_N66_0/latch/CK (GCKESN)                                                                     55.00 r
  clock gating setup time                                                                                      -0.25      54.75
  data required time                                                                                                      54.75
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      54.75
  data arrival time                                                                                                       -9.67
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             45.09


  Startpoint: des_cop_unit/flag_reg_0
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: desiv_unit/POWERGATING_hclk_N66_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                             Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                      0.00              0.00       0.00
  clock network delay (ideal)                                                                                   5.00       5.00
  des_cop_unit/flag_reg_0/CK (QDFFRBN)                                                        0.00              0.00       5.00 r
  des_cop_unit/flag_reg_0/Q (QDFFRBN)                                                         0.45              0.58       5.58 f
  des_cop_unit/flag[0] (net)                                          3     0.11 
  des_cop_unit/U74/I (INV2)                                                          0.00     0.45     0.00     0.00       5.58 f
  des_cop_unit/U74/O (INV2)                                                                   0.79              0.47       6.06 r
  des_cop_unit/n16 (net)                                              4     0.15 
  des_cop_unit/U46/I1 (ND2P)                                                         0.00     0.79     0.00     0.00       6.06 r
  des_cop_unit/U46/O (ND2P)                                                                   0.59              0.35       6.41 f
  des_cop_unit/n22 (net)                                              4     0.14 
  des_cop_unit/U4/B1 (AN2B1P)                                                        0.00     0.59     0.00     0.00       6.41 f
  des_cop_unit/U4/O (AN2B1P)                                                                  0.62              0.73       7.14 r
  des_cop_unit/dout_valid (net)                                       4     0.16 
  des_cop_unit/dout_valid (des_cop)                                                           0.00              0.00       7.14 r
  desdat_ready (net) 
  U144/I (INV1)                                                                      0.00     0.62     0.00     0.00       7.14 r
  U144/O (INV1)                                                                               0.44              0.29       7.43 f
  n6 (net)                                                            2     0.07 
  U234/B2 (MAOI1)                                                                    0.00     0.44     0.00     0.00       7.43 f
  U234/O (MAOI1)                                                                              0.64              0.45       7.87 f
  n3 (net)                                                            1     0.05 
  U233/I1 (NR2)                                                                      0.00     0.64     0.00     0.00       7.87 f
  U233/O (NR2)                                                                                1.02              0.59       8.46 r
  nextiv_ready (net)                                                  1     0.05 
  desiv_unit/deswr (des_iv)                                                                   0.00              0.00       8.46 r
  desiv_unit/deswr (net) 
  desiv_unit/U25/I1 (ND2)                                                            0.00     1.02     0.00     0.00       8.46 r
  desiv_unit/U25/O (ND2)                                                                      0.94              0.58       9.04 f
  desiv_unit/n26 (net)                                                2     0.08 
  desiv_unit/U92/A1 (OAI12S)                                                         0.00     0.94     0.00     0.00       9.04 f
  desiv_unit/U92/O (OAI12S)                                                                   0.99              0.63       9.67 r
  desiv_unit/N66 (net)                                                1     0.05 
  desiv_unit/POWERGATING_hclk_N66_0/EN (POWERMODULE_HIGH_des_iv_0_0)                          0.00              0.00       9.67 r
  desiv_unit/POWERGATING_hclk_N66_0/EN (net) 
  desiv_unit/POWERGATING_hclk_N66_0/latch/E (GCKESN)                                 0.00     0.99     0.00     0.00       9.67 r
  data arrival time                                                                                                        9.67

  clock hclk (rise edge)                                                                      0.00             50.00      50.00
  clock network delay (ideal)                                                                                   5.00      55.00
  clock reconvergence pessimism                                                                                 0.00      55.00
  desiv_unit/POWERGATING_hclk_N66_0/latch/CK (GCKESN)                                                                     55.00 r
  clock gating setup time                                                                                      -0.25      54.75
  data required time                                                                                                      54.75
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                      54.75
  data arrival time                                                                                                       -9.67
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             45.09


  Startpoint: desdat_sel_reg
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: desdat_unit/POWERGATING_hclk_N134_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  desdat_sel_reg/CK (DFFRBN)                                                                     0.00              0.00       5.00 r
  desdat_sel_reg/QB (DFFRBN)                                                                     0.59              0.73       5.73 r
  n22 (net)                                                              2     0.08 
  U133/I2 (NR2P)                                                                        0.00     0.59     0.00     0.00       5.73 r
  U133/O (NR2P)                                                                                  0.64              0.41       6.14 f
  desdat_wr (net)                                                        4     0.14 
  desdat_unit/wr (des_dat)                                                                       0.00              0.00       6.14 f
  desdat_unit/wr (net) 
  desdat_unit/U25/I (INV2)                                                              0.00     0.64     0.00     0.00       6.14 f
  desdat_unit/U25/O (INV2)                                                                       1.07              0.65       6.79 r
  desdat_unit/n12 (net)                                                  8     0.20 
  desdat_unit/U15/I (BUF2)                                                              0.00     1.07     0.00     0.00       6.79 r
  desdat_unit/U15/O (BUF2)                                                                       0.85              0.57       7.36 r
  desdat_unit/n62 (net)                                                  9     0.24 
  desdat_unit/U26/I2 (ND2)                                                              0.00     0.85     0.00     0.00       7.36 r
  desdat_unit/U26/O (ND2)                                                                        0.87              0.51       7.87 f
  desdat_unit/n36 (net)                                                  2     0.08 
  desdat_unit/U16/I (INV2)                                                              0.00     0.87     0.00     0.00       7.87 f
  desdat_unit/U16/O (INV2)                                                                       1.01              0.66       8.53 r
  desdat_unit/n21 (net)                                                  7     0.18 
  desdat_unit/U12/I (BUF1)                                                              0.00     1.01     0.00     0.00       8.53 r
  desdat_unit/U12/O (BUF1)                                                                       0.98              0.62       9.15 r
  desdat_unit/n61 (net)                                                  5     0.14 
  desdat_unit/U159/A1 (AO12)                                                            0.00     0.98     0.00     0.00       9.15 r
  desdat_unit/U159/O (AO12)                                                                      0.43              0.45       9.60 r
  desdat_unit/N134 (net)                                                 1     0.05 
  desdat_unit/POWERGATING_hclk_N134_0/EN (POWERMODULE_HIGH_des_dat_0_1)                          0.00              0.00       9.60 r
  desdat_unit/POWERGATING_hclk_N134_0/EN (net) 
  desdat_unit/POWERGATING_hclk_N134_0/latch/E (GCKESN)                                  0.00     0.43     0.00     0.00       9.60 r
  data arrival time                                                                                                           9.60

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  desdat_unit/POWERGATING_hclk_N134_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.21      54.79
  data required time                                                                                                         54.79
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.79
  data arrival time                                                                                                          -9.60
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                45.18


  Startpoint: desdat_sel_reg
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: desdat_unit/POWERGATING_hclk_N134_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  desdat_sel_reg/CK (DFFRBN)                                                                     0.00              0.00       5.00 r
  desdat_sel_reg/QB (DFFRBN)                                                                     0.59              0.73       5.73 r
  n22 (net)                                                              2     0.08 
  U133/I2 (NR2P)                                                                        0.00     0.59     0.00     0.00       5.73 r
  U133/O (NR2P)                                                                                  0.64              0.41       6.14 f
  desdat_wr (net)                                                        4     0.14 
  desdat_unit/wr (des_dat)                                                                       0.00              0.00       6.14 f
  desdat_unit/wr (net) 
  desdat_unit/U25/I (INV2)                                                              0.00     0.64     0.00     0.00       6.14 f
  desdat_unit/U25/O (INV2)                                                                       1.07              0.65       6.79 r
  desdat_unit/n12 (net)                                                  8     0.20 
  desdat_unit/U15/I (BUF2)                                                              0.00     1.07     0.00     0.00       6.79 r
  desdat_unit/U15/O (BUF2)                                                                       0.85              0.57       7.36 r
  desdat_unit/n62 (net)                                                  9     0.24 
  desdat_unit/U26/I2 (ND2)                                                              0.00     0.85     0.00     0.00       7.36 r
  desdat_unit/U26/O (ND2)                                                                        0.87              0.51       7.87 f
  desdat_unit/n36 (net)                                                  2     0.08 
  desdat_unit/U16/I (INV2)                                                              0.00     0.87     0.00     0.00       7.87 f
  desdat_unit/U16/O (INV2)                                                                       1.01              0.66       8.53 r
  desdat_unit/n21 (net)                                                  7     0.18 
  desdat_unit/U12/I (BUF1)                                                              0.00     1.01     0.00     0.00       8.53 r
  desdat_unit/U12/O (BUF1)                                                                       0.98              0.62       9.15 r
  desdat_unit/n61 (net)                                                  5     0.14 
  desdat_unit/U159/A1 (AO12)                                                            0.00     0.98     0.00     0.00       9.15 r
  desdat_unit/U159/O (AO12)                                                                      0.43              0.45       9.60 r
  desdat_unit/N134 (net)                                                 1     0.05 
  desdat_unit/POWERGATING_hclk_N134_0/EN (POWERMODULE_HIGH_des_dat_0_1)                          0.00              0.00       9.60 r
  desdat_unit/POWERGATING_hclk_N134_0/EN (net) 
  desdat_unit/POWERGATING_hclk_N134_0/latch/E (GCKESN)                                  0.00     0.43     0.00     0.00       9.60 r
  data arrival time                                                                                                           9.60

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  desdat_unit/POWERGATING_hclk_N134_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.21      54.79
  data required time                                                                                                         54.79
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.79
  data arrival time                                                                                                          -9.60
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                45.18


  Startpoint: desdat_sel_reg
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: desdat_unit/POWERGATING_hclk_N70_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                        0.00              0.00       0.00
  clock network delay (ideal)                                                                                     5.00       5.00
  desdat_sel_reg/CK (DFFRBN)                                                                    0.00              0.00       5.00 r
  desdat_sel_reg/QB (DFFRBN)                                                                    0.59              0.73       5.73 r
  n22 (net)                                                             2     0.08 
  U133/I2 (NR2P)                                                                       0.00     0.59     0.00     0.00       5.73 r
  U133/O (NR2P)                                                                                 0.64              0.41       6.14 f
  desdat_wr (net)                                                       4     0.14 
  desdat_unit/wr (des_dat)                                                                      0.00              0.00       6.14 f
  desdat_unit/wr (net) 
  desdat_unit/U25/I (INV2)                                                             0.00     0.64     0.00     0.00       6.14 f
  desdat_unit/U25/O (INV2)                                                                      1.07              0.65       6.79 r
  desdat_unit/n12 (net)                                                 8     0.20 
  desdat_unit/U15/I (BUF2)                                                             0.00     1.07     0.00     0.00       6.79 r
  desdat_unit/U15/O (BUF2)                                                                      0.85              0.57       7.36 r
  desdat_unit/n62 (net)                                                 9     0.24 
  desdat_unit/U26/I2 (ND2)                                                             0.00     0.85     0.00     0.00       7.36 r
  desdat_unit/U26/O (ND2)                                                                       0.87              0.51       7.87 f
  desdat_unit/n36 (net)                                                 2     0.08 
  desdat_unit/U168/A1 (OAI12S)                                                         0.00     0.87     0.00     0.00       7.87 f
  desdat_unit/U168/O (OAI12S)                                                                   0.99              0.61       8.48 r
  desdat_unit/N70 (net)                                                 1     0.05 
  desdat_unit/POWERGATING_hclk_N70_0/EN (POWERMODULE_HIGH_des_dat_0_0)                          0.00              0.00       8.48 r
  desdat_unit/POWERGATING_hclk_N70_0/EN (net) 
  desdat_unit/POWERGATING_hclk_N70_0/latch/E (GCKESN)                                  0.00     0.99     0.00     0.00       8.48 r
  data arrival time                                                                                                          8.48

  clock hclk (rise edge)                                                                        0.00             50.00      50.00
  clock network delay (ideal)                                                                                     5.00      55.00
  clock reconvergence pessimism                                                                                   0.00      55.00
  desdat_unit/POWERGATING_hclk_N70_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                        -0.25      54.75
  data required time                                                                                                        54.75
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        54.75
  data arrival time                                                                                                         -8.48
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               46.27


  Startpoint: desdat_sel_reg
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: desdat_unit/POWERGATING_hclk_N70_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                        0.00              0.00       0.00
  clock network delay (ideal)                                                                                     5.00       5.00
  desdat_sel_reg/CK (DFFRBN)                                                                    0.00              0.00       5.00 r
  desdat_sel_reg/QB (DFFRBN)                                                                    0.59              0.73       5.73 r
  n22 (net)                                                             2     0.08 
  U133/I2 (NR2P)                                                                       0.00     0.59     0.00     0.00       5.73 r
  U133/O (NR2P)                                                                                 0.64              0.41       6.14 f
  desdat_wr (net)                                                       4     0.14 
  desdat_unit/wr (des_dat)                                                                      0.00              0.00       6.14 f
  desdat_unit/wr (net) 
  desdat_unit/U25/I (INV2)                                                             0.00     0.64     0.00     0.00       6.14 f
  desdat_unit/U25/O (INV2)                                                                      1.07              0.65       6.79 r
  desdat_unit/n12 (net)                                                 8     0.20 
  desdat_unit/U15/I (BUF2)                                                             0.00     1.07     0.00     0.00       6.79 r
  desdat_unit/U15/O (BUF2)                                                                      0.85              0.57       7.36 r
  desdat_unit/n62 (net)                                                 9     0.24 
  desdat_unit/U26/I2 (ND2)                                                             0.00     0.85     0.00     0.00       7.36 r
  desdat_unit/U26/O (ND2)                                                                       0.87              0.51       7.87 f
  desdat_unit/n36 (net)                                                 2     0.08 
  desdat_unit/U168/A1 (OAI12S)                                                         0.00     0.87     0.00     0.00       7.87 f
  desdat_unit/U168/O (OAI12S)                                                                   0.99              0.61       8.48 r
  desdat_unit/N70 (net)                                                 1     0.05 
  desdat_unit/POWERGATING_hclk_N70_0/EN (POWERMODULE_HIGH_des_dat_0_0)                          0.00              0.00       8.48 r
  desdat_unit/POWERGATING_hclk_N70_0/EN (net) 
  desdat_unit/POWERGATING_hclk_N70_0/latch/E (GCKESN)                                  0.00     0.99     0.00     0.00       8.48 r
  data arrival time                                                                                                          8.48

  clock hclk (rise edge)                                                                        0.00             50.00      50.00
  clock network delay (ideal)                                                                                     5.00      55.00
  clock reconvergence pessimism                                                                                   0.00      55.00
  desdat_unit/POWERGATING_hclk_N70_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                        -0.25      54.75
  data required time                                                                                                        54.75
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        54.75
  data arrival time                                                                                                         -8.48
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               46.27


  Startpoint: des_cop_unit/des_unit/state_reg
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                                                 Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                                                          0.00              0.00       0.00
  clock network delay (ideal)                                                                                                                       5.00       5.00
  des_cop_unit/des_unit/state_reg/CK (QDFFRBN)                                                                                    0.00              0.00       5.00 r
  des_cop_unit/des_unit/state_reg/Q (QDFFRBN)                                                                                     0.44              0.58       5.58 f
  des_cop_unit/des_unit/state (net)                                                                       3     0.11 
  des_cop_unit/des_unit/U148/I (INV2)                                                                                    0.00     0.44     0.00     0.00       5.58 f
  des_cop_unit/des_unit/U148/O (INV2)                                                                                             0.76              0.46       6.04 r
  des_cop_unit/des_unit/n86 (net)                                                                         5     0.14 
  des_cop_unit/des_unit/U70/I (BUF2)                                                                                     0.00     0.76     0.00     0.00       6.04 r
  des_cop_unit/des_unit/U70/O (BUF2)                                                                                              0.68              0.48       6.51 r
  des_cop_unit/des_unit/n8 (net)                                                                          6     0.19 
  des_cop_unit/des_unit/U41/I (INV3)                                                                                     0.00     0.68     0.00     0.00       6.51 r
  des_cop_unit/des_unit/U41/O (INV3)                                                                                              0.55              0.37       6.88 f
  des_cop_unit/des_unit/n4 (net)                                                                         16     0.27 
  des_cop_unit/des_unit/U167/I1 (NR2)                                                                                    0.00     0.55     0.00     0.00       6.88 f
  des_cop_unit/des_unit/U167/O (NR2)                                                                                              1.10              0.62       7.50 r
  des_cop_unit/des_unit/stall (net)                                                                       1     0.06 
  des_cop_unit/des_unit/u_tiny_des_round/stall (tiny_des_round)                                                                   0.00              0.00       7.50 r
  des_cop_unit/des_unit/u_tiny_des_round/stall (net) 
  des_cop_unit/des_unit/u_tiny_des_round/U2587/I (INV2)                                                                  0.00     1.10     0.00     0.00       7.50 r
  des_cop_unit/des_unit/u_tiny_des_round/U2587/O (INV2)                                                                           0.35              0.19       7.68 f
  des_cop_unit/des_unit/u_tiny_des_round/N1778 (net)                                                      1     0.05 
  des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/EN (POWERMODULE_HIGH_tiny_des_round_0)                          0.00              0.00       7.68 f
  des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/EN (net) 
  des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/latch/E (GCKESP)                                       0.00     0.35     0.00     0.00       7.68 f
  data arrival time                                                                                                                                            7.68

  clock hclk (rise edge)                                                                                                          0.00             50.00      50.00
  clock network delay (ideal)                                                                                                                       5.00      55.00
  clock reconvergence pessimism                                                                                                                     0.00      55.00
  des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/latch/CK (GCKESP)                                                                           55.00 r
  clock gating setup time                                                                                                                          -0.26      54.74
  data required time                                                                                                                                          54.74
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                          54.74
  data arrival time                                                                                                                                           -7.68
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                 47.06


  Startpoint: des_cop_unit/des_unit/state_reg
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                                                 Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                                                          0.00              0.00       0.00
  clock network delay (ideal)                                                                                                                       5.00       5.00
  des_cop_unit/des_unit/state_reg/CK (QDFFRBN)                                                                                    0.00              0.00       5.00 r
  des_cop_unit/des_unit/state_reg/Q (QDFFRBN)                                                                                     0.79              0.71       5.71 r
  des_cop_unit/des_unit/state (net)                                                                       3     0.11 
  des_cop_unit/des_unit/U148/I (INV2)                                                                                    0.00     0.79     0.00     0.00       5.71 r
  des_cop_unit/des_unit/U148/O (INV2)                                                                                             0.52              0.34       6.04 f
  des_cop_unit/des_unit/n86 (net)                                                                         5     0.14 
  des_cop_unit/des_unit/U70/I (BUF2)                                                                                     0.00     0.52     0.00     0.00       6.04 f
  des_cop_unit/des_unit/U70/O (BUF2)                                                                                              0.39              0.43       6.48 f
  des_cop_unit/des_unit/n8 (net)                                                                          6     0.19 
  des_cop_unit/des_unit/U41/I (INV3)                                                                                     0.00     0.39     0.00     0.00       6.48 f
  des_cop_unit/des_unit/U41/O (INV3)                                                                                              0.84              0.48       6.96 r
  des_cop_unit/des_unit/n4 (net)                                                                         16     0.27 
  des_cop_unit/des_unit/U167/I1 (NR2)                                                                                    0.00     0.84     0.00     0.00       6.96 r
  des_cop_unit/des_unit/U167/O (NR2)                                                                                              0.56              0.37       7.34 f
  des_cop_unit/des_unit/stall (net)                                                                       1     0.06 
  des_cop_unit/des_unit/u_tiny_des_round/stall (tiny_des_round)                                                                   0.00              0.00       7.34 f
  des_cop_unit/des_unit/u_tiny_des_round/stall (net) 
  des_cop_unit/des_unit/u_tiny_des_round/U2587/I (INV2)                                                                  0.00     0.56     0.00     0.00       7.34 f
  des_cop_unit/des_unit/u_tiny_des_round/U2587/O (INV2)                                                                           0.36              0.27       7.60 r
  des_cop_unit/des_unit/u_tiny_des_round/N1778 (net)                                                      1     0.05 
  des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/EN (POWERMODULE_HIGH_tiny_des_round_0)                          0.00              0.00       7.60 r
  des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/EN (net) 
  des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/latch/E (GCKESP)                                       0.00     0.36     0.00     0.00       7.60 r
  data arrival time                                                                                                                                            7.60

  clock hclk (rise edge)                                                                                                          0.00             50.00      50.00
  clock network delay (ideal)                                                                                                                       5.00      55.00
  clock reconvergence pessimism                                                                                                                     0.00      55.00
  des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/latch/CK (GCKESP)                                                                           55.00 r
  clock gating setup time                                                                                                                          -0.22      54.78
  data required time                                                                                                                                          54.78
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                          54.78
  data arrival time                                                                                                                                           -7.60
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                 47.18


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N83_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                        0.00              0.00       0.00
  clock network delay (ideal)                                                                                     5.00       5.00
  rw_reg/CK (DFFSBN)                                                                            0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                                                            1.02              0.94       5.94 r
  n16 (net)                                                             5     0.14 
  U235/I2 (AN2)                                                                        0.00     1.02     0.00     0.00       5.94 r
  U235/O (AN2)                                                                                  0.68              0.54       6.48 r
  deskey_wr (net)                                                       2     0.09 
  deskey_unit/wr (des_key)                                                                      0.00              0.00       6.48 r
  deskey_unit/wr (net) 
  deskey_unit/U46/I1 (ND2P)                                                            0.00     0.68     0.00     0.00       6.48 r
  deskey_unit/U46/O (ND2P)                                                                      0.59              0.34       6.82 f
  deskey_unit/n36 (net)                                                 4     0.14 
  deskey_unit/U32/I2 (NR2)                                                             0.00     0.59     0.00     0.00       6.82 f
  deskey_unit/U32/O (NR2)                                                                       1.07              0.59       7.42 r
  deskey_unit/N83 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N83_0/EN (POWERMODULE_HIGH_des_key_0_0)                          0.00              0.00       7.42 r
  deskey_unit/POWERGATING_hclk_N83_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N83_0/latch/E (GCKESN)                                  0.00     1.07     0.00     0.00       7.42 r
  data arrival time                                                                                                          7.42

  clock hclk (rise edge)                                                                        0.00             50.00      50.00
  clock network delay (ideal)                                                                                     5.00      55.00
  clock reconvergence pessimism                                                                                   0.00      55.00
  deskey_unit/POWERGATING_hclk_N83_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                        -0.25      54.75
  data required time                                                                                                        54.75
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        54.75
  data arrival time                                                                                                         -7.42
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               47.33


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N115_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  rw_reg/CK (DFFSBN)                                                                             0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                                                             1.02              0.94       5.94 r
  n16 (net)                                                              5     0.14 
  U235/I2 (AN2)                                                                         0.00     1.02     0.00     0.00       5.94 r
  U235/O (AN2)                                                                                   0.68              0.54       6.48 r
  deskey_wr (net)                                                        2     0.09 
  deskey_unit/wr (des_key)                                                                       0.00              0.00       6.48 r
  deskey_unit/wr (net) 
  deskey_unit/U46/I1 (ND2P)                                                             0.00     0.68     0.00     0.00       6.48 r
  deskey_unit/U46/O (ND2P)                                                                       0.59              0.34       6.82 f
  deskey_unit/n36 (net)                                                  4     0.14 
  deskey_unit/U47/I2 (NR2)                                                              0.00     0.59     0.00     0.00       6.82 f
  deskey_unit/U47/O (NR2)                                                                        1.03              0.59       7.42 r
  deskey_unit/N115 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N115_0/EN (POWERMODULE_HIGH_des_key_0_1)                          0.00              0.00       7.42 r
  deskey_unit/POWERGATING_hclk_N115_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N115_0/latch/E (GCKESN)                                  0.00     1.03     0.00     0.00       7.42 r
  data arrival time                                                                                                           7.42

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  deskey_unit/POWERGATING_hclk_N115_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.25      54.75
  data required time                                                                                                         54.75
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.75
  data arrival time                                                                                                          -7.42
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                47.33


  Startpoint: deskey_unit/wr_ptr_reg_0
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N83_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                        0.00              0.00       0.00
  clock network delay (ideal)                                                                                     5.00       5.00
  deskey_unit/wr_ptr_reg_0/CK (QDFFRBN)                                                         0.00              0.00       5.00 r
  deskey_unit/wr_ptr_reg_0/Q (QDFFRBN)                                                          0.59              0.66       5.66 f
  deskey_unit/wr_ptr[0] (net)                                           4     0.15 
  deskey_unit/U65/I (INV2)                                                             0.00     0.59     0.00     0.00       5.66 f
  deskey_unit/U65/O (INV2)                                                                      0.60              0.40       6.06 r
  deskey_unit/n27 (net)                                                 3     0.10 
  deskey_unit/U28/I1 (ND2)                                                             0.00     0.60     0.00     0.00       6.06 r
  deskey_unit/U28/O (ND2)                                                                       1.13              0.66       6.72 f
  deskey_unit/n28 (net)                                                 3     0.11 
  deskey_unit/U32/I1 (NR2)                                                             0.00     1.13     0.00     0.00       6.72 f
  deskey_unit/U32/O (NR2)                                                                       1.07              0.66       7.37 r
  deskey_unit/N83 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N83_0/EN (POWERMODULE_HIGH_des_key_0_0)                          0.00              0.00       7.37 r
  deskey_unit/POWERGATING_hclk_N83_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N83_0/latch/E (GCKESN)                                  0.00     1.07     0.00     0.00       7.37 r
  data arrival time                                                                                                          7.37

  clock hclk (rise edge)                                                                        0.00             50.00      50.00
  clock network delay (ideal)                                                                                     5.00      55.00
  clock reconvergence pessimism                                                                                   0.00      55.00
  deskey_unit/POWERGATING_hclk_N83_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                        -0.25      54.75
  data required time                                                                                                        54.75
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        54.75
  data arrival time                                                                                                         -7.37
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               47.37


  Startpoint: deskey_unit/wr_ptr_reg_0
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N147_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  deskey_unit/wr_ptr_reg_0/CK (QDFFRBN)                                                          0.00              0.00       5.00 r
  deskey_unit/wr_ptr_reg_0/Q (QDFFRBN)                                                           1.07              0.83       5.83 r
  deskey_unit/wr_ptr[0] (net)                                            4     0.15 
  deskey_unit/U65/I (INV2)                                                              0.00     1.07     0.00     0.00       5.83 r
  deskey_unit/U65/O (INV2)                                                                       0.48              0.29       6.13 f
  deskey_unit/n27 (net)                                                  3     0.10 
  deskey_unit/U28/I1 (ND2)                                                              0.00     0.48     0.00     0.00       6.13 f
  deskey_unit/U28/O (ND2)                                                                        1.15              0.65       6.78 r
  deskey_unit/n28 (net)                                                  3     0.11 
  deskey_unit/U44/I1 (NR3P)                                                             0.00     1.15     0.00     0.00       6.78 r
  deskey_unit/U44/O (NR3P)                                                                       0.25              0.55       7.33 f
  deskey_unit/N147 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N147_0/EN (POWERMODULE_HIGH_des_key_0_2)                          0.00              0.00       7.33 f
  deskey_unit/POWERGATING_hclk_N147_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N147_0/latch/E (GCKESN)                                  0.00     0.25     0.00     0.00       7.33 f
  data arrival time                                                                                                           7.33

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  deskey_unit/POWERGATING_hclk_N147_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.23      54.77
  data required time                                                                                                         54.77
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.77
  data arrival time                                                                                                          -7.33
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                47.44


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N211_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  rw_reg/CK (DFFSBN)                                                                             0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                                                             1.02              0.94       5.94 r
  n16 (net)                                                              5     0.14 
  U235/I2 (AN2)                                                                         0.00     1.02     0.00     0.00       5.94 r
  U235/O (AN2)                                                                                   0.68              0.54       6.48 r
  deskey_wr (net)                                                        2     0.09 
  deskey_unit/wr (des_key)                                                                       0.00              0.00       6.48 r
  deskey_unit/wr (net) 
  deskey_unit/U46/I1 (ND2P)                                                             0.00     0.68     0.00     0.00       6.48 r
  deskey_unit/U46/O (ND2P)                                                                       0.59              0.34       6.82 f
  deskey_unit/n36 (net)                                                  4     0.14 
  deskey_unit/U62/I1 (NR3P)                                                             0.00     0.59     0.00     0.00       6.82 f
  deskey_unit/U62/O (NR3P)                                                                       0.41              0.51       7.33 r
  deskey_unit/N211 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N211_0/EN (POWERMODULE_HIGH_des_key_0_4)                          0.00              0.00       7.33 r
  deskey_unit/POWERGATING_hclk_N211_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N211_0/latch/E (GCKESN)                                  0.00     0.41     0.00     0.00       7.33 r
  data arrival time                                                                                                           7.33

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  deskey_unit/POWERGATING_hclk_N211_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.21      54.79
  data required time                                                                                                         54.79
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.79
  data arrival time                                                                                                          -7.33
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                47.46


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N243_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  rw_reg/CK (DFFSBN)                                                                             0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                                                             1.02              0.94       5.94 r
  n16 (net)                                                              5     0.14 
  U235/I2 (AN2)                                                                         0.00     1.02     0.00     0.00       5.94 r
  U235/O (AN2)                                                                                   0.68              0.54       6.48 r
  deskey_wr (net)                                                        2     0.09 
  deskey_unit/wr (des_key)                                                                       0.00              0.00       6.48 r
  deskey_unit/wr (net) 
  deskey_unit/U46/I1 (ND2P)                                                             0.00     0.68     0.00     0.00       6.48 r
  deskey_unit/U46/O (ND2P)                                                                       0.59              0.34       6.82 f
  deskey_unit/n36 (net)                                                  4     0.14 
  deskey_unit/U45/I1 (NR3P)                                                             0.00     0.59     0.00     0.00       6.82 f
  deskey_unit/U45/O (NR3P)                                                                       0.41              0.51       7.33 r
  deskey_unit/N243 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N243_0/EN (POWERMODULE_HIGH_des_key_0_5)                          0.00              0.00       7.33 r
  deskey_unit/POWERGATING_hclk_N243_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N243_0/latch/E (GCKESN)                                  0.00     0.41     0.00     0.00       7.33 r
  data arrival time                                                                                                           7.33

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  deskey_unit/POWERGATING_hclk_N243_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.21      54.79
  data required time                                                                                                         54.79
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.79
  data arrival time                                                                                                          -7.33
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                47.46


  Startpoint: deskey_unit/wr_ptr_reg_0
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N147_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  deskey_unit/wr_ptr_reg_0/CK (QDFFRBN)                                                          0.00              0.00       5.00 r
  deskey_unit/wr_ptr_reg_0/Q (QDFFRBN)                                                           0.59              0.66       5.66 f
  deskey_unit/wr_ptr[0] (net)                                            4     0.15 
  deskey_unit/U65/I (INV2)                                                              0.00     0.59     0.00     0.00       5.66 f
  deskey_unit/U65/O (INV2)                                                                       0.60              0.40       6.06 r
  deskey_unit/n27 (net)                                                  3     0.10 
  deskey_unit/U28/I1 (ND2)                                                              0.00     0.60     0.00     0.00       6.06 r
  deskey_unit/U28/O (ND2)                                                                        1.13              0.66       6.72 f
  deskey_unit/n28 (net)                                                  3     0.11 
  deskey_unit/U44/I1 (NR3P)                                                             0.00     1.13     0.00     0.00       6.72 f
  deskey_unit/U44/O (NR3P)                                                                       0.41              0.54       7.25 r
  deskey_unit/N147 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N147_0/EN (POWERMODULE_HIGH_des_key_0_2)                          0.00              0.00       7.25 r
  deskey_unit/POWERGATING_hclk_N147_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N147_0/latch/E (GCKESN)                                  0.00     0.41     0.00     0.00       7.25 r
  data arrival time                                                                                                           7.25

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  deskey_unit/POWERGATING_hclk_N147_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.21      54.79
  data required time                                                                                                         54.79
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.79
  data arrival time                                                                                                          -7.25
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                47.54


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N179_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  rw_reg/CK (DFFSBN)                                                                             0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                                                             1.02              0.94       5.94 r
  n16 (net)                                                              5     0.14 
  U235/I2 (AN2)                                                                         0.00     1.02     0.00     0.00       5.94 r
  U235/O (AN2)                                                                                   0.68              0.54       6.48 r
  deskey_wr (net)                                                        2     0.09 
  deskey_unit/wr (des_key)                                                                       0.00              0.00       6.48 r
  deskey_unit/wr (net) 
  deskey_unit/U37/I (INV2)                                                              0.00     0.68     0.00     0.00       6.48 r
  deskey_unit/U37/O (INV2)                                                                       0.40              0.26       6.74 f
  deskey_unit/n35 (net)                                                  3     0.10 
  deskey_unit/U43/I3 (NR3P)                                                             0.00     0.40     0.00     0.00       6.74 f
  deskey_unit/U43/O (NR3P)                                                                       0.41              0.45       7.18 r
  deskey_unit/N179 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N179_0/EN (POWERMODULE_HIGH_des_key_0_3)                          0.00              0.00       7.18 r
  deskey_unit/POWERGATING_hclk_N179_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N179_0/latch/E (GCKESN)                                  0.00     0.41     0.00     0.00       7.18 r
  data arrival time                                                                                                           7.18

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  deskey_unit/POWERGATING_hclk_N179_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.21      54.79
  data required time                                                                                                         54.79
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.79
  data arrival time                                                                                                          -7.18
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                47.60


  Startpoint: deskey_unit/wr_ptr_reg_1
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N211_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  deskey_unit/wr_ptr_reg_1/CK (QDFFRBN)                                                          0.00              0.00       5.00 r
  deskey_unit/wr_ptr_reg_1/Q (QDFFRBN)                                                           0.80              0.71       5.71 r
  deskey_unit/wr_ptr[1] (net)                                            3     0.11 
  deskey_unit/U29/I (INV2)                                                              0.00     0.80     0.00     0.00       5.71 r
  deskey_unit/U29/O (INV2)                                                                       0.66              0.43       6.15 f
  deskey_unit/n19 (net)                                                  7     0.20 
  deskey_unit/U46/I2 (ND2P)                                                             0.00     0.66     0.00     0.00       6.15 f
  deskey_unit/U46/O (ND2P)                                                                       0.76              0.50       6.65 r
  deskey_unit/n36 (net)                                                  4     0.14 
  deskey_unit/U62/I1 (NR3P)                                                             0.00     0.76     0.00     0.00       6.65 r
  deskey_unit/U62/O (NR3P)                                                                       0.25              0.51       7.16 f
  deskey_unit/N211 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N211_0/EN (POWERMODULE_HIGH_des_key_0_4)                          0.00              0.00       7.16 f
  deskey_unit/POWERGATING_hclk_N211_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N211_0/latch/E (GCKESN)                                  0.00     0.25     0.00     0.00       7.16 f
  data arrival time                                                                                                           7.16

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  deskey_unit/POWERGATING_hclk_N211_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.23      54.77
  data required time                                                                                                         54.77
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.77
  data arrival time                                                                                                          -7.16
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                47.61


  Startpoint: deskey_unit/wr_ptr_reg_1
               (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: deskey_unit/POWERGATING_hclk_N243_0/latch
               (rising clock gating-check end-point clocked by hclk)
  Path Group: **clock_gating_default**
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock hclk (rise edge)                                                                         0.00              0.00       0.00
  clock network delay (ideal)                                                                                      5.00       5.00
  deskey_unit/wr_ptr_reg_1/CK (QDFFRBN)                                                          0.00              0.00       5.00 r
  deskey_unit/wr_ptr_reg_1/Q (QDFFRBN)                                                           0.80              0.71       5.71 r
  deskey_unit/wr_ptr[1] (net)                                            3     0.11 
  deskey_unit/U29/I (INV2)                                                              0.00     0.80     0.00     0.00       5.71 r
  deskey_unit/U29/O (INV2)                                                                       0.66              0.43       6.15 f
  deskey_unit/n19 (net)                                                  7     0.20 
  deskey_unit/U46/I2 (ND2P)                                                             0.00     0.66     0.00     0.00       6.15 f
  deskey_unit/U46/O (ND2P)                                                                       0.76              0.50       6.65 r
  deskey_unit/n36 (net)                                                  4     0.14 
  deskey_unit/U45/I1 (NR3P)                                                             0.00     0.76     0.00     0.00       6.65 r
  deskey_unit/U45/O (NR3P)                                                                       0.25              0.51       7.16 f
  deskey_unit/N243 (net)                                                 1     0.05 
  deskey_unit/POWERGATING_hclk_N243_0/EN (POWERMODULE_HIGH_des_key_0_5)                          0.00              0.00       7.16 f
  deskey_unit/POWERGATING_hclk_N243_0/EN (net) 
  deskey_unit/POWERGATING_hclk_N243_0/latch/E (GCKESN)                                  0.00     0.25     0.00     0.00       7.16 f
  data arrival time                                                                                                           7.16

  clock hclk (rise edge)                                                                         0.00             50.00      50.00
  clock network delay (ideal)                                                                                      5.00      55.00
  clock reconvergence pessimism                                                                                    0.00      55.00
  deskey_unit/POWERGATING_hclk_N243_0/latch/CK (GCKESN)                                                                      55.00 r
  clock gating setup time                                                                                         -0.23      54.77
  data required time                                                                                                         54.77
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         54.77
  data arrival time                                                                                                          -7.16
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                47.61


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[0] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           5.00       5.00
  rw_reg/CK (DFFSBN)                                  0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                  1.02              0.94       5.94 r
  n16 (net)                   5     0.14 
  U135/I1 (NR2)                              0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                        0.60              0.40       6.34 f
  desdat_rd (net)             1     0.06 
  desdat_unit/rd (des_dat)                            0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                   0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                            0.46              0.33       6.67 r
  desdat_unit/n75 (net)       2     0.07 
  desdat_unit/U13/I (BUF1)                   0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                            0.87              0.55       7.21 r
  desdat_unit/n73 (net)       3     0.12 
  desdat_unit/U3/I (INV3)                    0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                             0.56              0.36       7.58 f
  desdat_unit/n70 (net)      16     0.24 
  desdat_unit/U29/I2 (AN2)                   0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U29/O (AN2)                             0.27              0.45       8.03 f
  desdat_unit/q[0] (net)      1     0.05 
  desdat_unit/q[0] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[0] (net) 
  U146/B1 (MOAI1)                            0.00     0.27     0.00     0.00       8.03 f
  U146/O (MOAI1)                                      0.57              0.40       8.43 f
  hrdata[0] (net)             1     0.05 
  hrdata[0] (out)                            0.00     0.57     0.00     0.00       8.43 f
  data arrival time                                                                8.43

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           0.00      50.00
  clock reconvergence pessimism                                         0.00      50.00
  output external delay                                               -25.00      25.00
  data required time                                                              25.00
  ----------------------------------------------------------------------------------------
  data required time                                                              25.00
  data arrival time                                                               -8.43
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     16.57


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[0] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           5.00       5.00
  rw_reg/CK (DFFSBN)                                  0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                  1.02              0.94       5.94 r
  n16 (net)                   5     0.14 
  U135/I1 (NR2)                              0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                        0.60              0.40       6.34 f
  desdat_rd (net)             1     0.06 
  desdat_unit/rd (des_dat)                            0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                   0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                            0.46              0.33       6.67 r
  desdat_unit/n75 (net)       2     0.07 
  desdat_unit/U13/I (BUF1)                   0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                            0.87              0.55       7.21 r
  desdat_unit/n73 (net)       3     0.12 
  desdat_unit/U3/I (INV3)                    0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                             0.56              0.36       7.58 f
  desdat_unit/n70 (net)      16     0.24 
  desdat_unit/U29/I2 (AN2)                   0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U29/O (AN2)                             0.27              0.45       8.03 f
  desdat_unit/q[0] (net)      1     0.05 
  desdat_unit/q[0] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[0] (net) 
  U146/B1 (MOAI1)                            0.00     0.27     0.00     0.00       8.03 f
  U146/O (MOAI1)                                      0.57              0.40       8.43 f
  hrdata[0] (net)             1     0.05 
  hrdata[0] (out)                            0.00     0.57     0.00     0.00       8.43 f
  data arrival time                                                                8.43

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           0.00      50.00
  clock reconvergence pessimism                                         0.00      50.00
  output external delay                                               -25.00      25.00
  data required time                                                              25.00
  ----------------------------------------------------------------------------------------
  data required time                                                              25.00
  data arrival time                                                               -8.43
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     16.57


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[1] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           5.00       5.00
  rw_reg/CK (DFFSBN)                                  0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                  1.02              0.94       5.94 r
  n16 (net)                   5     0.14 
  U135/I1 (NR2)                              0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                        0.60              0.40       6.34 f
  desdat_rd (net)             1     0.06 
  desdat_unit/rd (des_dat)                            0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                   0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                            0.46              0.33       6.67 r
  desdat_unit/n75 (net)       2     0.07 
  desdat_unit/U13/I (BUF1)                   0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                            0.87              0.55       7.21 r
  desdat_unit/n73 (net)       3     0.12 
  desdat_unit/U3/I (INV3)                    0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                             0.56              0.36       7.58 f
  desdat_unit/n70 (net)      16     0.24 
  desdat_unit/U31/I2 (AN2)                   0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U31/O (AN2)                             0.27              0.45       8.03 f
  desdat_unit/q[1] (net)      1     0.05 
  desdat_unit/q[1] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[1] (net) 
  U147/B1 (MOAI1)                            0.00     0.27     0.00     0.00       8.03 f
  U147/O (MOAI1)                                      0.57              0.40       8.43 f
  hrdata[1] (net)             1     0.05 
  hrdata[1] (out)                            0.00     0.57     0.00     0.00       8.43 f
  data arrival time                                                                8.43

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           0.00      50.00
  clock reconvergence pessimism                                         0.00      50.00
  output external delay                                               -25.00      25.00
  data required time                                                              25.00
  ----------------------------------------------------------------------------------------
  data required time                                                              25.00
  data arrival time                                                               -8.43
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     16.57


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[1] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------
  clock hclk (rise edge)                              0.00              0.00       0.00
  clock network delay (ideal)                                           5.00       5.00
  rw_reg/CK (DFFSBN)                                  0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                  1.02              0.94       5.94 r
  n16 (net)                   5     0.14 
  U135/I1 (NR2)                              0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                        0.60              0.40       6.34 f
  desdat_rd (net)             1     0.06 
  desdat_unit/rd (des_dat)                            0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                   0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                            0.46              0.33       6.67 r
  desdat_unit/n75 (net)       2     0.07 
  desdat_unit/U13/I (BUF1)                   0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                            0.87              0.55       7.21 r
  desdat_unit/n73 (net)       3     0.12 
  desdat_unit/U3/I (INV3)                    0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                             0.56              0.36       7.58 f
  desdat_unit/n70 (net)      16     0.24 
  desdat_unit/U31/I2 (AN2)                   0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U31/O (AN2)                             0.27              0.45       8.03 f
  desdat_unit/q[1] (net)      1     0.05 
  desdat_unit/q[1] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[1] (net) 
  U147/B1 (MOAI1)                            0.00     0.27     0.00     0.00       8.03 f
  U147/O (MOAI1)                                      0.57              0.40       8.43 f
  hrdata[1] (net)             1     0.05 
  hrdata[1] (out)                            0.00     0.57     0.00     0.00       8.43 f
  data arrival time                                                                8.43

  clock hclk (rise edge)                              0.00             50.00      50.00
  clock network delay (ideal)                                           0.00      50.00
  clock reconvergence pessimism                                         0.00      50.00
  output external delay                                               -25.00      25.00
  data required time                                                              25.00
  ----------------------------------------------------------------------------------------
  data required time                                                              25.00
  data arrival time                                                               -8.43
  ----------------------------------------------------------------------------------------
  slack (MET)                                                                     16.57


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[10] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U45/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U45/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[10] (net)      1     0.05 
  desdat_unit/q[10] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[10] (net) 
  U154/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U154/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[10] (net)             1     0.05 
  hrdata[10] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[11] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U47/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U47/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[11] (net)      1     0.05 
  desdat_unit/q[11] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[11] (net) 
  U155/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U155/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[11] (net)             1     0.05 
  hrdata[11] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[12] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U49/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U49/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[12] (net)      1     0.05 
  desdat_unit/q[12] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[12] (net) 
  U156/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U156/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[12] (net)             1     0.05 
  hrdata[12] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[13] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U51/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U51/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[13] (net)      1     0.05 
  desdat_unit/q[13] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[13] (net) 
  U157/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U157/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[13] (net)             1     0.05 
  hrdata[13] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[14] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U53/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U53/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[14] (net)      1     0.05 
  desdat_unit/q[14] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[14] (net) 
  U158/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U158/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[14] (net)             1     0.05 
  hrdata[14] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[16] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U57/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U57/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[16] (net)      1     0.05 
  desdat_unit/q[16] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[16] (net) 
  U160/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U160/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[16] (net)             1     0.05 
  hrdata[16] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[17] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U59/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U59/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[17] (net)      1     0.05 
  desdat_unit/q[17] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[17] (net) 
  U161/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U161/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[17] (net)             1     0.05 
  hrdata[17] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[18] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U61/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U61/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[18] (net)      1     0.05 
  desdat_unit/q[18] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[18] (net) 
  U162/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U162/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[18] (net)             1     0.05 
  hrdata[18] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[19] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U63/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U63/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[19] (net)      1     0.05 
  desdat_unit/q[19] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[19] (net) 
  U163/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U163/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[19] (net)             1     0.05 
  hrdata[19] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[20] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U65/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U65/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[20] (net)      1     0.05 
  desdat_unit/q[20] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[20] (net) 
  U164/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U164/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[20] (net)             1     0.05 
  hrdata[20] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[21] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U67/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U67/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[21] (net)      1     0.05 
  desdat_unit/q[21] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[21] (net) 
  U165/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U165/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[21] (net)             1     0.05 
  hrdata[21] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[22] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   1.02              0.94       5.94 r
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     1.02     0.00     0.00       5.94 r
  U135/O (NR2)                                         0.60              0.40       6.34 f
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.34 f
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     0.60     0.00     0.00       6.34 f
  desdat_unit/U24/O (INV2)                             0.46              0.33       6.67 r
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.46     0.00     0.00       6.67 r
  desdat_unit/U13/O (BUF1)                             0.87              0.55       7.21 r
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.87     0.00     0.00       7.21 r
  desdat_unit/U3/O (INV3)                              0.56              0.36       7.58 f
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U69/I2 (AN2)                    0.00     0.56     0.00     0.00       7.58 f
  desdat_unit/U69/O (AN2)                              0.27              0.45       8.03 f
  desdat_unit/q[22] (net)      1     0.05 
  desdat_unit/q[22] (des_dat)                          0.00              0.00       8.03 f
  desdat_8_out[22] (net) 
  U166/I1 (AN2)                               0.00     0.27     0.00     0.00       8.03 f
  U166/O (AN2)                                         0.27              0.36       8.38 f
  hrdata[22] (net)             1     0.05 
  hrdata[22] (out)                            0.00     0.27     0.00     0.00       8.38 f
  data arrival time                                                                 8.38

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.38
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.62


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[10] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   0.57              0.69       5.69 f
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     0.57     0.00     0.00       5.69 f
  U135/O (NR2)                                         1.11              0.62       6.32 r
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.32 r
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     1.11     0.00     0.00       6.32 r
  desdat_unit/U24/O (INV2)                             0.41              0.24       6.55 f
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.41     0.00     0.00       6.55 f
  desdat_unit/U13/O (BUF1)                             0.49              0.47       7.02 f
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.49     0.00     0.00       7.02 f
  desdat_unit/U3/O (INV3)                              0.78              0.48       7.50 r
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U45/I2 (AN2)                    0.00     0.78     0.00     0.00       7.50 r
  desdat_unit/U45/O (AN2)                              0.43              0.41       7.90 r
  desdat_unit/q[10] (net)      1     0.05 
  desdat_unit/q[10] (des_dat)                          0.00              0.00       7.90 r
  desdat_8_out[10] (net) 
  U154/I1 (AN2)                               0.00     0.43     0.00     0.00       7.90 r
  U154/O (AN2)                                         0.41              0.39       8.29 r
  hrdata[10] (net)             1     0.05 
  hrdata[10] (out)                            0.00     0.41     0.00     0.00       8.29 r
  data arrival time                                                                 8.29

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.29
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.71


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[11] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   0.57              0.69       5.69 f
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     0.57     0.00     0.00       5.69 f
  U135/O (NR2)                                         1.11              0.62       6.32 r
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.32 r
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     1.11     0.00     0.00       6.32 r
  desdat_unit/U24/O (INV2)                             0.41              0.24       6.55 f
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.41     0.00     0.00       6.55 f
  desdat_unit/U13/O (BUF1)                             0.49              0.47       7.02 f
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.49     0.00     0.00       7.02 f
  desdat_unit/U3/O (INV3)                              0.78              0.48       7.50 r
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U47/I2 (AN2)                    0.00     0.78     0.00     0.00       7.50 r
  desdat_unit/U47/O (AN2)                              0.43              0.41       7.90 r
  desdat_unit/q[11] (net)      1     0.05 
  desdat_unit/q[11] (des_dat)                          0.00              0.00       7.90 r
  desdat_8_out[11] (net) 
  U155/I1 (AN2)                               0.00     0.43     0.00     0.00       7.90 r
  U155/O (AN2)                                         0.41              0.39       8.29 r
  hrdata[11] (net)             1     0.05 
  hrdata[11] (out)                            0.00     0.41     0.00     0.00       8.29 r
  data arrival time                                                                 8.29

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.29
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.71


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[12] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   0.57              0.69       5.69 f
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     0.57     0.00     0.00       5.69 f
  U135/O (NR2)                                         1.11              0.62       6.32 r
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.32 r
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     1.11     0.00     0.00       6.32 r
  desdat_unit/U24/O (INV2)                             0.41              0.24       6.55 f
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.41     0.00     0.00       6.55 f
  desdat_unit/U13/O (BUF1)                             0.49              0.47       7.02 f
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.49     0.00     0.00       7.02 f
  desdat_unit/U3/O (INV3)                              0.78              0.48       7.50 r
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U49/I2 (AN2)                    0.00     0.78     0.00     0.00       7.50 r
  desdat_unit/U49/O (AN2)                              0.43              0.41       7.90 r
  desdat_unit/q[12] (net)      1     0.05 
  desdat_unit/q[12] (des_dat)                          0.00              0.00       7.90 r
  desdat_8_out[12] (net) 
  U156/I1 (AN2)                               0.00     0.43     0.00     0.00       7.90 r
  U156/O (AN2)                                         0.41              0.39       8.29 r
  hrdata[12] (net)             1     0.05 
  hrdata[12] (out)                            0.00     0.41     0.00     0.00       8.29 r
  data arrival time                                                                 8.29

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.29
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.71


  Startpoint: rw_reg (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[13] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max
  Max Data Paths Derating Factor  : 1.00
  Min Clock Paths Derating Factor : 1.00
  Max Clock Paths Derating Factor : 1.00

  Point                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------
  clock hclk (rise edge)                               0.00              0.00       0.00
  clock network delay (ideal)                                            5.00       5.00
  rw_reg/CK (DFFSBN)                                   0.00              0.00       5.00 r
  rw_reg/QB (DFFSBN)                                   0.57              0.69       5.69 f
  n16 (net)                    5     0.14 
  U135/I1 (NR2)                               0.00     0.57     0.00     0.00       5.69 f
  U135/O (NR2)                                         1.11              0.62       6.32 r
  desdat_rd (net)              1     0.06 
  desdat_unit/rd (des_dat)                             0.00              0.00       6.32 r
  desdat_unit/rd (net) 
  desdat_unit/U24/I (INV2)                    0.00     1.11     0.00     0.00       6.32 r
  desdat_unit/U24/O (INV2)                             0.41              0.24       6.55 f
  desdat_unit/n75 (net)        2     0.07 
  desdat_unit/U13/I (BUF1)                    0.00     0.41     0.00     0.00       6.55 f
  desdat_unit/U13/O (BUF1)                             0.49              0.47       7.02 f
  desdat_unit/n73 (net)        3     0.12 
  desdat_unit/U3/I (INV3)                     0.00     0.49     0.00     0.00       7.02 f
  desdat_unit/U3/O (INV3)                              0.78              0.48       7.50 r
  desdat_unit/n70 (net)       16     0.24 
  desdat_unit/U51/I2 (AN2)                    0.00     0.78     0.00     0.00       7.50 r
  desdat_unit/U51/O (AN2)                              0.43              0.41       7.90 r
  desdat_unit/q[13] (net)      1     0.05 
  desdat_unit/q[13] (des_dat)                          0.00              0.00       7.90 r
  desdat_8_out[13] (net) 
  U157/I1 (AN2)                               0.00     0.43     0.00     0.00       7.90 r
  U157/O (AN2)                                         0.41              0.39       8.29 r
  hrdata[13] (net)             1     0.05 
  hrdata[13] (out)                            0.00     0.41     0.00     0.00       8.29 r
  data arrival time                                                                 8.29

  clock hclk (rise edge)                               0.00             50.00      50.00
  clock network delay (ideal)                                            0.00      50.00
  clock reconvergence pessimism                                          0.00      50.00
  output external delay                                                -25.00      25.00
  data required time                                                               25.00
  -----------------------------------------------------------------------------------------
  data required time                                                               25.00
  data arrival time                                                                -8.29
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      16.71


1
