WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1263120 cumulative IPC: 3.958 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1263120 cumulative IPC: 3.958 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 8472005 heartbeat IPC: 1.18 cumulative IPC: 0.6936 (Simulation time: 00 hr 02 min 51 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 7208886 cumulative IPC: 0.6936 (Simulation time: 00 hr 02 min 51 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 7208886 cumulative IPC: 0.6936 (Simulation time: 00 hr 02 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/leslie3d_1116B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6936 instructions: 5000002 cycles: 7208886
CPU 0 Branch Prediction Accuracy: 99.74% MPKI: 0.123 Average ROB Occupancy at Mispredict: 303
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.123
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      94760 HIT:      13406 MISS:      81354
LLC LOAD         ACCESS:      68219 HIT:         16 MISS:      68203
LLC RFO          ACCESS:      13120 HIT:          3 MISS:      13117
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      13155 HIT:      13145 MISS:         10
LLC TRANSLATION  ACCESS:        266 HIT:        242 MISS:         24
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 818.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1251794 HIT:    1241524 MISS:      10270
cpu0_DTLB LOAD         ACCESS:    1251794 HIT:    1241524 MISS:      10270
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.63 cycles
cpu0_ITLB TOTAL        ACCESS:      57960 HIT:      57960 MISS:          0
cpu0_ITLB LOAD         ACCESS:      57960 HIT:      57960 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1725045 HIT:    1147504 MISS:     577541
cpu0_L1D LOAD         ACCESS:    1141441 HIT:     737467 MISS:     403974
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     582800 HIT:     410037 MISS:     172763
cpu0_L1D TRANSLATION  ACCESS:        804 HIT:          0 MISS:        804
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 77.05 cycles
cpu0_L1I TOTAL        ACCESS:      66625 HIT:      66625 MISS:          0
cpu0_L1I LOAD         ACCESS:      66625 HIT:      66625 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     222061 HIT:     140435 MISS:      81626
cpu0_L2C LOAD         ACCESS:     127745 HIT:      59526 MISS:      68219
cpu0_L2C RFO          ACCESS:      38040 HIT:      24920 MISS:      13120
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      55472 HIT:      55451 MISS:         21
cpu0_L2C TRANSLATION  ACCESS:        804 HIT:        538 MISS:        266
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 837 cycles
cpu0_STLB TOTAL        ACCESS:       3386 HIT:       2584 MISS:        802
cpu0_STLB LOAD         ACCESS:       3386 HIT:       2584 MISS:        802
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 288.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      51676
  ROW_BUFFER_MISS:      29660
 AVG DBUS CONGESTED CYCLE: 3.96
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2000
  FULL:      10930
