\# Program start time UTC 2022.05.04 11:29:06.943
\# Local time Wednesday 4 May 2022, 7:29 pm
\o Program:		@(#)$CDS: virtuoso version 6.1.7-64b 01/19/2016 02:05 (sjfnl116) $
\o Hierarchy:		/usr/local/cadence6/IC617-701/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.7-64b.500.1  (64-bit addresses)
\# Command line:	/usr/local/cadence6/IC617-701/tools/dfII/bin/64bit/virtuoso
\# Host name (type):	dep56130nix (x86_64)
\# Operating system:	Linux 3.10.0-1160.53.1.el7.x86_64 #1 SMP Thu Dec 16 10:19:28 UTC 2021
\# Linux /etc/issue:	\S
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	:0 (1920x1080)
\# Available geometry:			TL(0:27) BR(1919:1079)
\# X server:			The X.Org Foundation
\# Depth of Visual (Root):	24 (24)
\# Number of Planes Used:	24
\# X version:		11.0 (vendor release 12004000)
\# X resource pool:	base 0x2a00000, mask 0x1fffff (2097151), shift 0
\# 			current id 0x0, current max 0x1ffffa (2097146)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        356 MB
\# Available memory:	     18,677 MB
\# System memory:	     23,859 MB
\# Maximum memory size:	     23,578 MB
\# Max mem available:	     18,752 MB
\# Initial memory used:	         75 MB
\#        process size:	        872 MB
\# Qt version:		4.8.5
\# Window Manager:	other
\# User Name:		22484032
\o Working Directory:	dep56130nix:/uwa_network_storage/shared/studentdata/ELEC/ELEC5503/Group-01/SmallPixel/myvirtuoso
\# Process Id:		23476
\o 
\o COPYRIGHT © 1992-2015  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           © 1992-2015  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading wireEdit.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.03s.
\p > 
\a _treeSetOpcGUI(t)
\r t
\a hiResizeWindow(window(1) list(-1:-1 1919:1015))
\r t
\a ddsOpenLibManager()
\r t
\i ddsServOpen("Project_Lib1" "dff" "layout" "edit" nil)
\o Loading le.cxt 
\p > 
\o Loading mpt.cxt 
\# Available memory:         18,572 MB at UTC 2022.05.04 11:29:17.191
\# Memory report: Maximum memory size now 18,732 MB at UTC 2022.05.04 11:29:17.191
\a hiDBoxUser(_icLicLicenseQuestionDBox nil 1)
\r t
\p > 
\a hiDBoxUser(_icLicLicenseQuestionDBox nil 1)
\r t
\o *INFO* (icLic-302) License Virtuoso_Layout_Suite_GXL ("95321") was used to run Layout L.
\o Loading umc13mmrf/libInit.il ...
\o 	Loading umc13mmrf/loadCxt.ile ... done!
\o 	Loading context 'umc13mmrf' from library 'umc13mmrf' ... done!
\o 	Loading context 'pdkUtils' from library 'umc13mmrf' ... done!
\o 	Loading context 'Util' from library 'umc13mmrf' ... done!
\o 	Loading context 'userUtil' from library 'umc13mmrf' ... done!
\o 	Loading context 'oxf_cb' from library 'umc13mmrf' ... done!
\o 	Loading umc13mmrf/display.drf ... done!
\o 	Loading umc13mmrf/libInitCustomExit.il ... Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading hspiceD.cxt 
\o done!
\o Loaded umc13mmrf/libInit.il successfully!
\o Loading label display file for library umc13mmrf
\o Loading cdf.cxt 
\o Loading drdEdit.cxt 
\o Loading leToolbox.cxt 
\o Loading soi.cxt 
\o Load shared object file /usr/local/cadence6/ASSURA415-001-617/tools.lnx86/assura/lib/64bit/libavview.so
\o Version:  @(#)$CDS: libavview.so version av4.1:Production:dfII6.1.7-64b:IC6.1.7-64b.78 12/24/15 12:06 (sjflg007) $
\# Memory report: using         293 MB, process size 1,177 MB at UTC 2022.05.04 11:29:19.325
\o The QRC UI context file was successfully loaded
\o INFO: Adding Quantus QRC SND Analysis into Assura Menu
\o Loading lo.cxt 
\o Loading vb.cxt 
\o Loading see.cxt 
\o Loading oi.cxt 
\o Loading treeAssistant.cxt 
\o Loading asst.cxt 
\o Loading mtv.cxt 
\o Loading lce.cxt 
\o Loading hsm.cxt 
\a when(dwindow('ptePaletteAssistant1) hiMapWindow(dwindow('ptePaletteAssistant1)))
\r t
\a hiZoomInAtMouse()
\i 10.1:3.98
\r t
\a hiZoomInAtMouse()
\i 10.1:3.9
\r t
\a hiZoomOutAtMouse()
\i 9.8:4.2
\r t
\a vuiDRCRun()
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o Assura DRC: State loaded "Last"
\p > 
\a hiiSetCurrentForm('vuiDRCForm)
\r t
\a hiFormDone(vuiDRCForm)
\o Assura DRC: State saved "Last"
\p > 
\a hiDBoxOK(filexistDBox)
\r t
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o Compiling rules...
\o 
\o WARNING Undefined purpose in dfII.
\o 	Purpose name 'CUST_2' doesn't exist, ignoring this purpose.
\o 	SPHD_2 = layer("SP" type("CUST_2"))
\o 
\o 
\o 
\o Host is 
\o cmd  is /usr/local/cadence6/ASSURA415-001-617/tools.lnx86/assura/bin/assura /uwa_network_storage/shared/studentdata/ELEC/ELEC5503/Group-01/SmallPixel/myvirtuoso/dff.rsf -cdslib /uwa_network_storage/shared/studentdata/ELEC/ELEC5503/Group-01/SmallPixel/myvirtuoso/cds.lib -restart -gui
\o Starting the Assura DRC Run: IPC Id ipc:7: pid 24269.
\r t
\r t
\p > 
\a hiDBoxOK(vuiDBox)
\r t
\o Loading layers.cxt 
\o Checking out license for "Assura_UI"
\o Checking out license for "Phys_Ver_Sys_Results_Mgr"
\w *WARNING* No DRC errors found. 
\p > 
\# Memory report: using         481 MB, process size 1,367 MB at UTC 2022.05.04 11:29:39.782
\a hiDBoxOK(vuiDBox)
\r t
\a vuiDRCRun()
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-GENERATION13-BEOL_ASSURA-DRC-Ver.2.3_P3/techRuleSets
\o Assura DRC: State loaded "Last"
\p > 
\a vuiDRCForm->technologyField->value="Assura_DRC_FEOL"
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\r "Assura_DRC_FEOL"
\a vuiDRCForm->runsetField->value="DRC_2.5p1"
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\w *WARNING* The DRC switches file "/usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/switches_DRC_20K" does not exist.
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\r "DRC_2.5p1"
\a _vuiSwitchesListBox("DRC")
\p > 
\a vuiSwitchesListBox->value = '( "skip_DIFF_density_check")
\r ("skip_DIFF_density_check")
\a vuiSwitchesListBox->value = '( "Skip_Soft-Connect_Checks" "skip_DIFF_density_check")
\r ("Skip_Soft-Connect_Checks" "skip_DIFF_density_check")
\a vuiSwitchesListBox->value = '( "Skip_NPLUS_checks" "Skip_Poly_Density_Check" "Skip_Soft-Connect_Checks" "skip_DIFF_density_check")
\r ("Skip_NPLUS_checks" "Skip_Poly_Density_Check" "Skip_Soft-Connect_Checks" "skip_DIFF_density_check")
\a hiListBoxDone(vuiSwitchesListBox)
\r t
\r t
\a hiFormDone(vuiDRCForm)
\o Assura DRC: State saved "Last"
\p > 
\a hiDBoxOK(filexistDBox)
\r t
\w *WARNING* A new Assura job cannot be started when a run is currently active.
\w Do you want to stop viewing the current job and continue?
\w 
\p > 
\a hiDBoxOK(vuiDBox)
\r t
\o Checking in license for "Phys_Ver_Sys_Results_Mgr"
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\o Compiling rules...
\o 
\o WARNING Undefined purpose in dfII.
\o 	Purpose name 'CUST_2' doesn't exist, ignoring this purpose.
\o 	SPHD_2 = layer("SP" type("CUST_2"))
\o 
\o 
\o 
\o Host is 
\o cmd  is /usr/local/cadence6/ASSURA415-001-617/tools.lnx86/assura/bin/assura /uwa_network_storage/shared/studentdata/ELEC/ELEC5503/Group-01/SmallPixel/myvirtuoso/dff.rsf -cdslib /uwa_network_storage/shared/studentdata/ELEC/ELEC5503/Group-01/SmallPixel/myvirtuoso/cds.lib -restart -gui
\o Starting the Assura DRC Run: IPC Id ipc:9: pid 24865.
\r t
\r t
\p > 
\a hiDBoxOK(vuiDBox)
\r t
\o Checking out license for "Assura_UI"
\o Checking out license for "Phys_Ver_Sys_Results_Mgr"
\w *WARNING* No DRC errors found. 
\p > 
\a hiDBoxOK(vuiDBox)
\r t
\a vuiDRCRun()
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\w *WARNING* The DRC switches file "/usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/switches_DRC_20K" does not exist.
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_L130E_ASSURA-DRC-Ver.2.5_P1/techRuleSets
\o Assura DRC: State loaded "Last"
\p > 
\a hiFormCancel(vuiDRCForm) 
\r t
\r nil
\a vuiLVSRun()
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_ASSURA-LVS-Ver.2.3_P9/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_ASSURA-LVS-Ver.2.3_P9/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_ASSURA-LVS-Ver.2.3_P9/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_ASSURA-LVS-Ver.2.3_P9/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_ASSURA-LVS-Ver.2.3_P9/techRuleSets
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_ASSURA-LVS-Ver.2.3_P9/techRuleSets
\o display full path...
\o 
\o Loading tech rule set file : /usr/local/cadence6/G-9FD-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_UM130FDKMFC0000OA-FDK-Ver.A02_PB/RuleDecks/Assura/G-DF-MIXED_MODE_RFCMOS13-1P8M-MMC_FSG_L130E_ASSURA-LVS-Ver.2.3_P9/techRuleSets
\o Assura LVS: State loaded "Last"
\p > 
\a hiiSetCurrentForm('vuiLVSForm)
\r t
\a hiFormDone(vuiLVSForm)
\o *INFO*: Checking whether schematic is up to date.
\o *INFO*: Schematic integrity check is completed.
\o Assura LVS: State saved "Last"
\p > 
\a hiDBoxOK(filexistDBox)
\r t
\o Host is 
\o cmd  is /usr/local/cadence6/ASSURA415-001-617/tools.lnx86/assura/bin/assura /uwa_network_storage/shared/studentdata/ELEC/ELEC5503/Group-01/SmallPixel/myvirtuoso/Project_Lib1/dff.rsf -cdslib /uwa_network_storage/shared/studentdata/ELEC/ELEC5503/Group-01/SmallPixel/myvirtuoso/cds.lib -gui
\o Starting the Assura LVS Run: IPC Id ipc:10: pid 25319.
\r t
\r t
\o STATUS: Schematic and Layout Match
\o 
\p > 
\# Memory report: Maximum memory size now 18,247 MB at UTC 2022.05.04 11:30:47.147
\# Memory report: Maximum memory size now 18,862 MB at UTC 2022.05.04 11:30:57.147
\a hiDBoxOK(vuiDBox)
\r t
\o Checking in license for "Phys_Ver_Sys_Results_Mgr"
\o Checking out license for "Assura_UI"
\o Checking out license for "Phys_Ver_Sys_Results_Mgr"
\o Schematic cell -  dff schematic Project_Lib1
\# Memory report: using         624 MB, process size 1,510 MB at UTC 2022.05.04 11:31:25.282
\o Schematic cell -  dff schematic Project_Lib1
\a hiCloseWindow(swindow(1))
\r t
\a hiCloseWindow(window(3))
\r t
\a hiQuit()
\p > 
\a hiDBoxOK(hiQuitDBox)
\r t
\o 
\# Memory report: on exit            624 MB, process size 1,510 MB at UTC 2022.05.04 11:40:08.565
\# Memory report: peak usage         624 MB, process size 1,510 MB
