  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src_files/src_files/Main_Code.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/Main_Code.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/Auxiliary_Calculations.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/Auxiliary_Calculations.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/main_tb.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/main_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Buf2Pe.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Buf2Pe.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Dfl_ControlLogic.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Dfl_ControlLogic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_fcLayer.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_fcLayer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_gap.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_gap.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_loadbin.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_loadbin.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_maxPool.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_maxPool.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Mem2Buf.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(17)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Mem2Buf.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_parameters.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(18)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_parameters.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src_files/src_files/tb_Top.cpp' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(19)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/src_files/src_files/tb_Top.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ConvLayer' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu3p-ffvc1517-3-e' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(20)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/arisi/Documents/VitisWorkspace/VggHLS_new/Tl_ModelNew/Tl_ModelNew/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../src_files/src_files/tb_Top.cpp in debug mode
   Compiling ../../../../../src_files/src_files/tb_parameters.cpp in debug mode
   Compiling ../../../../../src_files/src_files/tb_Mem2Buf.cpp in debug mode
   Compiling ../../../../../src_files/src_files/tb_maxPool.cpp in debug mode
   Compiling ../../../../../src_files/src_files/tb_loadbin.cpp in debug mode
   Compiling ../../../../../src_files/src_files/tb_gap.cpp in debug mode
   Compiling ../../../../../src_files/src_files/tb_fcLayer.cpp in debug mode
   Compiling ../../../../../src_files/src_files/tb_Dfl_ControlLogic.cpp in debug mode
   Compiling ../../../../../src_files/src_files/tb_Buf2Pe.cpp in debug mode
   Compiling ../../../../../src_files/src_files/main_tb.cpp in debug mode
   Compiling ../../../../../src_files/src_files/Auxiliary_Calculations.cpp in debug mode
   Compiling ../../../../../src_files/src_files/Main_Code.cpp in debug mode
   Generating csim.exe
In file included from ../../../../../src_files/src_files/tb_Top.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/tb_parameters.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/tb_Mem2Buf.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/tb_maxPool.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/tb_loadbin.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/tb_gap.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/tb_fcLayer.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/tb_Dfl_ControlLogic.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/tb_Buf2Pe.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/main_tb.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/Auxiliary_Calculations.cpp:2:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../src_files/src_files/Main_Code.cpp:1:
In file included from ../../../../../src_files/src_files/header.h:7:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
*********************************************************************************  Starting Verification. ************************************************************************************
*****  Layer 1  *****
Found hardcoded RM path.
C:/Users/arisi/Documents/VitisWorkspace/VggHLS/src_files/
Loaded parameters in mem2Buf, layer:0
Loaded parameters in loadBiasTile, layer:0
Loaded parameters in tileClc, layer:0
Loaded parameters, layer:0
Finished mem2Buf tile:0
Below is the synth bias array

    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0  512    0    0    0553648161    0    0    0    0    0-174289107232761    0    0
    0    01080492032    0    0    01077934384    01077933952    0   12    0166824662616671829551080636336    0
1077934032    0-290965109327611080636336    01080636336    01077934064    0-290965109327611229462604    11073860814    1
1077934096    0-290965109327611080636336    01080636336    01229462604    11077934440    01229462604    11073860754    1
1077934160    0-290964387327611077934440    01077934440    01229462604    11077934440    01229462604    11073860706    1
1077934208    0-290964622    01178063644    11077934440    01229462604    11077934440    01229462604    11073860306    1
1178063644    11073860339    11077934536    01077934540    01229462604    11077934440    01229462604    11074601875    1
1077934304    0   12    016682466261667183979846622319    0    0    01077934556    01077934552    01077934548    0
1077934544    01077934540    01077934536    01077934532    01077934528    01077934524    019366147563235685    0    0
1267997804    11267997808    11080633504    0    0    3    3    3  224  224   64    0    0   -5
  -41    0    0    0  226  226    332762    0    01074599417   33    5  226   30   32
    4    8  224    81216617552    11080654448    01081651264    031840816    0    0    01077935648    0Finished loadBiasTile tile:0
For this tile, bit shift is 10
Finished tileClc tile:0
Finished tile:0
Finished mem2Buf tile:1
Below is the synth bias array

    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0  512    0    0    0553648161    0    0    0    0    0-174289107232761    0    0
    0    01080492032    0    0    01077934384    01077933952    0   12    0166824662616671829551080636336    0
1077934032    0-290965109327611080636336    01080636336    01077934064    0-290965109327611229462604    11073860814    1
1077934096    0-290965109327611080636336    01080636336    01229462604    11077934440    01229462604    11073860754    1
1077934160    0-290964387327611077934440    01077934440    01229462604    11077934440    01229462604    11073860706    1
1077934208    0-290964622    01178063644    11077934440    01229462604    11077934440    01229462604    11073860306    1
1178063644    11073860339    11077934536    01077934540    01229462604    11077934440    01229462604    11074601875    1
1077934304    0   12    016682466261667183979846622319    0    0    01077934556    01077934552    01077934548    0
1077934544    01077934540    01077934536    01077934532    01077934528    01077934524    019366147563235685    0    0
1267997804    11267997808    11080633504    0    0    3    3    3  224  224   64    0    0   -5
  -41    0    0    0  226  226    332762    0    01074599417   33    5  226   30   32
    4    8  224    81216617552    11080654448    01081651264    031840816    0    0    01077935648    0Finished loadBiasTile tile:1
For this tile, bit shift is 10
Finished tileClc tile:1
Finished tile:1
Finished mem2Buf tile:2
Below is the synth bias array

    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0  512    0    0    0553648161    0    0    0    0    0-174289107232761    0    0
    0    01080492032    0    0    01077934384    01077933952    0   12    0166824662616671829551080636336    0
1077934032    0-290965109327611080636336    01080636336    01077934064    0-290965109327611229462604    11073860814    1
1077934096    0-290965109327611080636336    01080636336    01229462604    11077934440    01229462604    11073860754    1
1077934160    0-290964387327611077934440    01077934440    01229462604    11077934440    01229462604    11073860706    1
1077934208    0-290964622    01178063644    11077934440    01229462604    11077934440    01229462604    11073860306    1
1178063644    11073860339    11077934536    01077934540    01229462604    11077934440    01229462604    11074601875    1
1077934304    0   12    016682466261667183979846622319    0    0    01077934556    01077934552    01077934548    0
1077934544    01077934540    01077934536    01077934532    01077934528    01077934524    019366147563235685    0    0
1267997804    11267997808    11080633504    0    0    3    3    3  224  224   64    0    0   -5
  -41    0    0    0  226  226    332762    0    01074599417   33    5  226   30   32
    4    8  224    81216617552    11080654448    01081651264    031840816    0    0    01077935648    0Finished loadBiasTile tile:2
For this tile, bit shift is 10
Finished tileClc tile:2
Finished tile:2
Finished mem2Buf tile:3
Below is the synth bias array

    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0  512    0    0    0553648161    0    0    0    0    0-174289107232761    0    0
    0    01080492032    0    0    01077934384    01077933952    0   12    0166824662616671829551080636336    0
1077934032    0-290965109327611080636336    01080636336    01077934064    0-290965109327611229462604    11073860814    1
1077934096    0-290965109327611080636336    01080636336    01229462604    11077934440    01229462604    11073860754    1
1077934160    0-290964387327611077934440    01077934440    01229462604    11077934440    01229462604    11073860706    1
1077934208    0-290964622    01178063644    11077934440    01229462604    11077934440    01229462604    11073860306    1
1178063644    11073860339    11077934536    01077934540    01229462604    11077934440    01229462604    11074601875    1
1077934304    0   12    016682466261667183979846622319    0    0    01077934556    01077934552    01077934548    0
1077934544    01077934540    01077934536    01077934532    01077934528    01077934524    019366147563235685    0    0
1267997804    11267997808    11080633504    0    0    3    3    3  224  224   64    0    0   -5
  -41    0    0    0  226  226    332762    0    01074599417   33    5  226   30   32
    4    8  224    81216617552    11080654448    01081651264    031840816    0    0    01077935648    0Finished loadBiasTile tile:3
For this tile, bit shift is 10
Finished tileClc tile:3
Finished tile:3
Finished mem2Buf tile:4
Below is the synth bias array

    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0  512    0    0    0553648161    0    0    0    0    0-174289107232761    0    0
    0    01080492032    0    0    01077934384    01077933952    0   12    0166824662616671829551080636336    0
1077934032    0-290965109327611080636336    01080636336    01077934064    0-290965109327611229462604    11073860814    1
1077934096    0-290965109327611080636336    01080636336    01229462604    11077934440    01229462604    11073860754    1
1077934160    0-290964387327611077934440    01077934440    01229462604    11077934440    01229462604    11073860706    1
1077934208    0-290964622    01178063644    11077934440    01229462604    11077934440    01229462604    11073860306    1
1178063644    11073860339    11077934536    01077934540    01229462604    11077934440    01229462604    11074601875    1
1077934304    0   12    016682466261667183979846622319    0    0    01077934556    01077934552    01077934548    0
1077934544    01077934540    01077934536    01077934532    01077934528    01077934524    019366147563235685    0    0
1267997804    11267997808    11080633504    0    0    3    3    3  224  224   64    0    0   -5
  -41    0    0    0  226  226    332762    0    01074599417   33    5  226   30   32
    4    8  224    81216617552    11080654448    01081651264    031840816    0    0    01077935648    0Finished loadBiasTile tile:4
For this tile, bit shift is 10
Finished tileClc tile:4
Finished tile:4
Finished mem2Buf tile:5
Below is the synth bias array

    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0  512    0    0    0553648161    0    0    0    0    0-174289107232761    0    0
    0    01080492032    0    0    01077934384    01077933952    0   12    0166824662616671829551080636336    0
1077934032    0-290965109327611080636336    01080636336    01077934064    0-290965109327611229462604    11073860814    1
1077934096    0-290965109327611080636336    01080636336    01229462604    11077934440    01229462604    11073860754    1
1077934160    0-290964387327611077934440    01077934440    01229462604    11077934440    01229462604    11073860706    1
1077934208    0-290964622    01178063644    11077934440    01229462604    11077934440    01229462604    11073860306    1
1178063644    11073860339    11077934536    01077934540    01229462604    11077934440    01229462604    11074601875    1
1077934304    0   12    016682466261667183979846622319    0    0    01077934556    01077934552    01077934548    0
1077934544    01077934540    01077934536    01077934532    01077934528    01077934524    019366147563235685    0    0
1267997804    11267997808    11080633504    0    0    3    3    3  224  224   64    0    0   -5
  -41    0    0    0  226  226    332762    0    01074599417   33    5  226   30   32
    4    8  224    81216617552    11080654448    01081651264    031840816    0    0    01077935648    0Finished loadBiasTile tile:5
For this tile, bit shift is 10
Finished tileClc tile:5
Finished tile:5
Finished mem2Buf tile:6
Below is the synth bias array

    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0  512    0    0    0553648161    0    0    0    0    0-174289107232761    0    0
    0    01080492032    0    0    01077934384    01077933952    0   12    0166824662616671829551080636336    0
1077934032    0-290965109327611080636336    01080636336    01077934064    0-290965109327611229462604    11073860814    1
1077934096    0-290965109327611080636336    01080636336    01229462604    11077934440    01229462604    11073860754    1
1077934160    0-290964387327611077934440    01077934440    01229462604    11077934440    01229462604    11073860706    1
1077934208    0-290964622    01178063644    11077934440    01229462604    11077934440    01229462604    11073860306    1
1178063644    11073860339    11077934536    01077934540    01229462604    11077934440    01229462604    11074601875    1
1077934304    0   12    016682466261667183979846622319    0    0    01077934556    01077934552    01077934548    0
1077934544    01077934540    01077934536    01077934532    01077934528    01077934524    019366147563235685    0    0
1267997804    11267997808    11080633504    0    0    3    3    3  224  224   64    0    0   -5
  -41    0    0    0  226  226    332762    0    01074599417   33    5  226   30   32
    4    8  224    81216617552    11080654448    01081651264    031840816    0    0    01077935648    0Finished loadBiasTile tile:6
For this tile, bit shift is 10
Finished tileClc tile:6
Finished tile:6
Finished mem2Buf tile:7
Below is the synth bias array

    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0  512    0    0    0553648161    0    0    0    0    0-174289107232761    0    0
    0    01080492032    0    0    01077934384    01077933952    0   12    0166824662616671829551080636336    0
1077934032    0-290965109327611080636336    01080636336    01077934064    0-290965109327611229462604    11073860814    1
1077934096    0-290965109327611080636336    01080636336    01229462604    11077934440    01229462604    11073860754    1
1077934160    0-290964387327611077934440    01077934440    01229462604    11077934440    01229462604    11073860706    1
1077934208    0-290964622    01178063644    11077934440    01229462604    11077934440    01229462604    11073860306    1
1178063644    11073860339    11077934536    01077934540    01229462604    11077934440    01229462604    11074601875    1
1077934304    0   12    016682466261667183979846622319    0    0    01077934556    01077934552    01077934548    0
1077934544    01077934540    01077934536    01077934532    01077934528    01077934524    019366147563235685    0    0
1267997804    11267997808    11080633504    0    0    3    3    3  224  224   64    0    0   -5
  -41    0    0    0  226  226    332762    0    01074599417   33    5  226   30   32
    4    8  224    81216617552    11080654448    01081651264    031840816    0    0    01077935648    0Finished loadBiasTile tile:7
For this tile, bit shift is 10
Finished tileClc tile:7
Finished tile:7

*****  ConvLayer Test with bias + ReLu Passed!  ******

*********************************************************************************  Verification Complete. ************************************************************************************
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 3
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 4 seconds. Total elapsed time: 92.126 seconds; peak allocated memory: 143.188 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 38s
