# FluxRipper USB 2.0 High-Speed Design

**Created:** 2025-12-06 10:59
**Updated:** 2025-12-07 10:22
**Status:** Implementation Complete - MIT Licensed (v1.1.0)

---

## Overview

Replace FT601 USB 3.0 FIFO bridge with soft USB 2.0 HS device core + external ULPI PHY. This enables:

- **True device emulation** - Custom VID/PID for each personality
- **Control transfer support** - Required for KryoFlux DTC compatibility
- **Protocol flexibility** - Native HxC streaming protocol support
- **Cost reduction** - ~$2 PHY vs ~$8 FT601

---

## Open Source USB Core Options (Corrected)

### Available ultraembedded Repos

| Repo | Description | Speed | Interface |
|------|-------------|-------|-----------|
| `ultraembedded/cores/usb_device` | USB device controller | **FS only tested** | UTMI |
| `ultraembedded/core_ulpi_wrapper` | ULPI-to-UTMI wrapper | N/A | ULPIâ†”UTMI |
| `ultraembedded/core_usb_cdc` | USB CDC serial device | **HS/FS claimed** | UTMI |

**Note:** There is no `ultraembedded/core_usb` repo. The USB device logic is split across repos.

### Verified USB3300 Path

```
USB3300 (ULPI PHY) â†’ core_ulpi_wrapper â†’ UTMI â†’ usb_device
```

The `core_ulpi_wrapper` is tested with USB3300 in device mode.

### HS vs FS Bandwidth Analysis

| Speed | Rate | Practical | Floppy Flux | Sufficient? |
|-------|------|-----------|-------------|-------------|
| Full-Speed | 12 Mbps | ~1.0 MB/s | 2-4 MB/s | âŒ Marginal |
| High-Speed | 480 Mbps | ~40 MB/s | 2-4 MB/s | âœ… Yes |

**Concern:** The `usb_device` core is only FS-tested. For reliable flux streaming, we need HS.

### Options for High-Speed

1. **Use `core_usb_cdc` (HS/FS)** - Claims HS support, but CDC protocol may not fit KryoFlux/HxC
2. **Modify `usb_device` for HS** - Needs testing, may work since USB3300 handles HS PHY
3. **LUNA (Amaranth)** - Full HS support, requires HDL conversion or wrapper
4. **Write custom HS core** - Most flexible, most effort

### Recommended Approach

**Phase 1:** Start with `core_ulpi_wrapper` + `usb_device`, test at FS
- Verify basic enumeration and control transfers work
- May be sufficient for KryoFlux (commands via control transfers are low bandwidth)

**Phase 2:** Test HS operation
- The USB3300 handles HS signaling in hardware
- The device core may work at HS even if not explicitly tested

**Phase 3:** If HS fails, evaluate:
- Adapting `core_usb_cdc` for vendor class
- LUNA integration
- Custom HS device core

---

## Evaluation Results (2025-12-06)

Cloned and analyzed ultraembedded repos. **Key finding: HS support IS implemented.**

### Repos Cloned

```
rtl/external/
â”œâ”€â”€ core_ulpi_wrapper/    # ULPIâ†”UTMI wrapper (383 lines)
â”œâ”€â”€ core_usb_cdc/         # USB CDC device (3,400 lines)
â””â”€â”€ cores/usb_device/     # USB device core (4,700 lines)
```

### core_ulpi_wrapper - HS Confirmed

From `README.md`:
> "This enables support of USB LS (1.5mbps), FS (12mbps) and HS (480mbps) transfers."
> "Tested against SMSC/Microchip USB3300 in device mode"

- **88 LUTs** on Spartan-6
- GPL licensed
- 60MHz ULPI clock domain

### cores/usb_device - HS Hardware Present

Found in `usbf_device.v` and `usbf_device_core.v`:

```verilog
// Register bit for HS chirp enable
reg usb_func_ctrl_hs_chirp_en_q;

// State machine has CHIRP state
localparam STATE_TX_CHIRP = 3'd7;

// UTMI transceiver control for HS/FS mode
output [1:0] utmi_xcvrselect_o   // 00=HS, 01=FS
output       utmi_termselect_o  // HS termination
```

**Conclusion:** HS chirp hardware is implemented, but:
- Marked "FS only tested"
- HS negotiation requires firmware to set `HS_CHIRP_EN` at correct time
- No automatic HS negotiation state machine

### core_usb_cdc - Full HS State Machine

Found complete HS negotiation in `usb_cdc_core.v`:

```verilog
parameter USB_SPEED_HS = "False"; // Set to "True" for HS

// HS negotiation states
localparam STATE_WAIT_RST       = 3'd1;
localparam STATE_SEND_CHIRP_K   = 3'd2;
localparam STATE_WAIT_CHIRP_JK  = 3'd3;
localparam STATE_FULLSPEED      = 3'd4;
localparam STATE_HIGHSPEED      = 3'd5;
```

**Conclusion:** Full automatic HS negotiation, tested on Linux/Windows/Mac

### Comparison

| Feature | `usb_device` | `usb_cdc_core` |
|---------|--------------|----------------|
| HS hardware | âœ… Yes | âœ… Yes |
| HS auto-negotiate | âŒ Manual | âœ… Automatic |
| Tested HS | âŒ No | âœ… Yes |
| Endpoint flexibility | âœ… 4 EPs, any class | âŒ CDC only |
| Interface | AXI4-L registers | FIFO |
| License | GPL | GPL |

### Recommended Path

**Option A: Hybrid Approach (Recommended)**
1. Use `core_ulpi_wrapper` for ULPIâ†”UTMI
2. Extract HS negotiation state machine from `usb_cdc_core`
3. Integrate with `usb_device` endpoint logic
4. Add our descriptor ROM for multi-personality

**Option B: CDC Adaptation**
1. Use `core_usb_cdc` as base
2. Replace CDC logic with vendor class endpoints
3. Modify `usb_desc_rom.v` for personality descriptors

**Option C: Test usb_device at HS**
1. Integrate `usb_device` + `ulpi_wrapper` as-is
2. Write firmware to manage HS chirp via `HS_CHIRP_EN` register
3. Test if it actually works at HS

**Selected: Option A** - Most robust, leverages proven HS code

---

## Hardware Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                              HOST PC                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚Greaseweazle â”‚ â”‚   HxC2001   â”‚ â”‚  KryoFlux   â”‚ â”‚ FluxRipper CLI  â”‚   â”‚
â”‚   â”‚   Tools     â”‚ â”‚   Software  â”‚ â”‚    DTC      â”‚ â”‚                 â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚               â”‚               â”‚                 â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                   â”‚
                              USB 2.0 HS (480 Mbps)
                                   â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                            USB3300 ULPI PHY (~$1.50)                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚  USB3300-EZK (QFN-32)                                              â”‚ â”‚
â”‚  â”‚  - USB 2.0 HS/FS/LS transceiver                                    â”‚ â”‚
â”‚  â”‚  - ULPI interface (8-bit data + 4 control)                         â”‚ â”‚
â”‚  â”‚  - Integrated 12 MHz crystal oscillator option                     â”‚ â”‚
â”‚  â”‚  - 3.3V I/O, 1.8V core                                             â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚         â”‚                                                               â”‚
â”‚    ULPI Bus (12 signals)                                                â”‚
â”‚    - DATA[7:0]: Bidirectional data                                      â”‚
â”‚    - DIR: PHY controls bus direction                                    â”‚
â”‚    - NXT: PHY ready for next byte                                       â”‚
â”‚    - STP: Link signals end of packet                                    â”‚
â”‚    - CLK: 60 MHz output from PHY                                        â”‚
â”‚                                                                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
          â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                              FPGA                                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚                      ulpi_phy.v                                   â”‚  â”‚
â”‚  â”‚  - ULPI register read/write                                       â”‚  â”‚
â”‚  â”‚  - TX/RX packet handling                                          â”‚  â”‚
â”‚  â”‚  - 60 MHz clock domain                                            â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                â”‚                                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚                    usb_device_core.v                              â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚  â”‚
â”‚  â”‚  â”‚ USB Engine  â”‚  â”‚  Endpoint   â”‚  â”‚   Descriptor            â”‚    â”‚  â”‚
â”‚  â”‚  â”‚ - Token     â”‚  â”‚  Manager    â”‚  â”‚   ROM                   â”‚    â”‚  â”‚
â”‚  â”‚  â”‚ - Data      â”‚  â”‚ - EP0 Ctrl  â”‚  â”‚ - Device desc           â”‚    â”‚  â”‚
â”‚  â”‚  â”‚ - Handshake â”‚  â”‚ - EP1 Bulk  â”‚  â”‚ - Config desc           â”‚    â”‚  â”‚
â”‚  â”‚  â”‚ - SOF       â”‚  â”‚ - EP2 Bulk  â”‚  â”‚ - String desc           â”‚    â”‚  â”‚
â”‚  â”‚  â”‚             â”‚  â”‚ - EP3 Int   â”‚  â”‚ - Per-personality       â”‚    â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                â”‚                                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚                   usb_personality_ctrl.v                          â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚  â”‚
â”‚  â”‚  â”‚              Personality Selection (4 personalities)      â”‚    â”‚  â”‚
â”‚  â”‚  â”‚  [0] Greaseweazle  VID:1209 PID:4D69  Vendor + CDC        â”‚    â”‚  â”‚
â”‚  â”‚  â”‚  [1] HxC           VID:16D0 PID:0FD2  Vendor + CDC        â”‚    â”‚  â”‚
â”‚  â”‚  â”‚  [2] KryoFlux      VID:03EB PID:6124  Vendor + CDC        â”‚    â”‚  â”‚
â”‚  â”‚  â”‚  [3] FluxRipper    VID:1209 PID:FB01  MSC+Vendor+CDC (4IF)â”‚    â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                â”‚                                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚                    Protocol Handlers                              â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”‚
â”‚  â”‚  â”‚   GW    â”‚ â”‚   HxC   â”‚ â”‚   KF    â”‚ â”‚ Native  â”‚ â”‚     MSC     â”‚  â”‚  â”‚
â”‚  â”‚  â”‚ Handler â”‚ â”‚ Handler â”‚ â”‚ Handler â”‚ â”‚ Handler â”‚ â”‚   Handler   â”‚  â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚
â”‚  â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚  â”‚
â”‚  â”‚                               â”‚                                   â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                  â”‚                                      â”‚
â”‚                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                         â”‚
â”‚                     â”‚  Flux/Drive Interface   â”‚                         â”‚
â”‚                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## USB Device Personalities

### Personality 0: Greaseweazle (F7)

| Parameter | Value |
|-----------|-------|
| VID | 0x1209 (pid.codes) |
| PID | 0x4D69 |
| Class | Vendor Specific (0xFF) |
| Endpoints | EP1 OUT (Bulk), EP1 IN (Bulk) |
| Protocol | GW binary commands |

### Personality 1: HxC Floppy Emulator

| Parameter | Value |
|-----------|-------|
| VID | 0x16D0 (MCS Electronics) |
| PID | 0x0FD2 |
| Class | Vendor Specific (0xFF) |
| Endpoints | EP1 OUT (Bulk), EP1 IN (Bulk) |
| Protocol | 0x33 sync, 0xCC control, 0xDD bitrate markers |

### Personality 2: KryoFlux

| Parameter | Value |
|-----------|-------|
| VID | 0x03EB (Atmel) |
| PID | 0x6124 |
| Class | Vendor Specific (0xFF) |
| Endpoints | EP2 IN (Bulk, 512 bytes) |
| Control | Request type 0xC3 for commands |

**KryoFlux Control Transfer Commands:**
```
bRequest  | Description
----------|------------------
0x05      | REQUEST_RESET
0x06      | REQUEST_DEVICE
0x07      | REQUEST_MOTOR
0x08      | REQUEST_DENSITY
0x09      | REQUEST_SIDE
0x0A      | REQUEST_TRACK
0x0B      | REQUEST_STREAM
0x0C      | REQUEST_MIN_TRACK
0x0D      | REQUEST_MAX_TRACK
0x80      | REQUEST_STATUS
0x81      | REQUEST_INFO
```

### Personality 3: FluxRipper Native

| Parameter | Value |
|-----------|-------|
| VID | 0x1209 (pid.codes) |
| PID | 0xFR01 (TBD) |
| Class | Vendor Specific (0xFF) |
| Endpoints | EP1 OUT/IN (Bulk), EP2 OUT/IN (Bulk) |
| Protocol | Native FluxRipper binary |

### Personality 4: USB Mass Storage

| Parameter | Value |
|-----------|-------|
| VID | 0x1209 (pid.codes) |
| PID | 0xFR02 (TBD) |
| Class | Mass Storage (0x08) |
| Subclass | SCSI (0x06) |
| Protocol | BBB (0x50) |
| Endpoints | EP1 OUT (Bulk), EP1 IN (Bulk) |

---

## Module Hierarchy

### Option A: Use ultraembedded Modules (Recommended)

```
usb_top.v (updated)
â”œâ”€â”€ ulpi_wrapper.v                [EXTERNAL] ultraembedded/core_ulpi_wrapper
â”‚   â””â”€â”€ (ULPI to UTMI conversion)
â”‚
â”œâ”€â”€ usb_device.v                  [EXTERNAL] ultraembedded/cores/usb_device
â”‚   â””â”€â”€ (USB device core, UTMI interface)
â”‚
â”œâ”€â”€ usb_descriptor_rom.v          [NEW] Multi-personality descriptors
â”‚
â”œâ”€â”€ usb_personality_ctrl.v        [UPDATED] Personality switching
â”‚   â”œâ”€â”€ kf_control_handler.v      [NEW] KryoFlux control transfer handler
â”‚   â””â”€â”€ hxc_stream_handler.v      [NEW] HxC streaming protocol
â”‚
â”œâ”€â”€ gw_protocol.v                 [EXISTING] Greaseweazle (minor updates)
â”œâ”€â”€ hfe_protocol.v                [EXISTING] HxC HFE (use streaming)
â”œâ”€â”€ kf_protocol.v                 [EXISTING] KryoFlux (use control xfers)
â”œâ”€â”€ native_protocol.v             [EXISTING] FluxRipper native
â””â”€â”€ msc_protocol.v                [EXISTING] Mass Storage
```

### Option B: Custom Implementation (Fallback)

If ultraembedded cores don't meet HS requirements:

```
usb_top.v (updated)
â”œâ”€â”€ ulpi_phy.v                    [NEW] Custom ULPI PHY interface
â”œâ”€â”€ usb_device_core.v             [NEW] Custom USB device controller
â”œâ”€â”€ usb_descriptor_rom.v          [NEW] Multi-personality descriptors
â””â”€â”€ (protocol handlers as above)
```

Custom modules created as reference/fallback:
- `rtl/usb/ulpi_phy.v` - ULPI bus interface
- `rtl/usb/usb_device_core.v` - USB protocol engine
- `rtl/usb/usb_descriptor_rom.v` - Descriptor storage

---

## ULPI Interface Signals

### PHY to FPGA

| Signal | Width | Direction | Description |
|--------|-------|-----------|-------------|
| ulpi_clk | 1 | PHYâ†’FPGA | 60 MHz clock |
| ulpi_data | 8 | Bidir | Data bus |
| ulpi_dir | 1 | PHYâ†’FPGA | Bus direction (1=PHY driving) |
| ulpi_nxt | 1 | PHYâ†’FPGA | Ready for next byte |
| ulpi_stp | 1 | FPGAâ†’PHY | Stop/end of packet |
| ulpi_rst_n | 1 | FPGAâ†’PHY | PHY reset |

### ULPI Register Map (USB3300)

| Addr | Register | Description |
|------|----------|-------------|
| 0x00 | VID_LOW | Vendor ID low byte |
| 0x01 | VID_HIGH | Vendor ID high byte |
| 0x04 | Function Control | HS/FS select, suspend |
| 0x07 | Interface Control | 6-pin/8-pin mode |
| 0x0A | OTG Control | OTG features |
| 0x10 | Scratch | Scratch register |

---

## FPGA Pin Assignment (Example for Artix-7)

```
# ULPI PHY Interface (directly to FPGA I/O)
set_property PACKAGE_PIN xx [get_ports ulpi_clk]
set_property PACKAGE_PIN xx [get_ports {ulpi_data[0]}]
set_property PACKAGE_PIN xx [get_ports {ulpi_data[1]}]
set_property PACKAGE_PIN xx [get_ports {ulpi_data[2]}]
set_property PACKAGE_PIN xx [get_ports {ulpi_data[3]}]
set_property PACKAGE_PIN xx [get_ports {ulpi_data[4]}]
set_property PACKAGE_PIN xx [get_ports {ulpi_data[5]}]
set_property PACKAGE_PIN xx [get_ports {ulpi_data[6]}]
set_property PACKAGE_PIN xx [get_ports {ulpi_data[7]}]
set_property PACKAGE_PIN xx [get_ports ulpi_dir]
set_property PACKAGE_PIN xx [get_ports ulpi_nxt]
set_property PACKAGE_PIN xx [get_ports ulpi_stp]
set_property PACKAGE_PIN xx [get_ports ulpi_rst_n]

set_property IOSTANDARD LVCMOS33 [get_ports ulpi_*]

# 60 MHz clock constraint
create_clock -period 16.667 -name ulpi_clk [get_ports ulpi_clk]
```

---

## USB3300 Schematic (Key Connections)

```
                    USB3300-EZK
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        USB D+ â”€â”€â”€â”€â”¤DP         â”‚
        USB D- â”€â”€â”€â”€â”¤DM         â”‚
                   â”‚           â”‚
        3.3V â”€â”€â”€â”€â”€â”€â”¤VDD3.3     â”‚
        1.8V â”€â”€â”€â”€â”€â”€â”¤VDD1.8     â”‚    (internal LDO available)
        GND â”€â”€â”€â”€â”€â”€â”€â”¤GND        â”‚
                   â”‚           â”‚
     12MHz XTAL â”€â”€â”€â”¤XI      XOâ”€â”¼â”€â”€â”€ XTAL
           or      â”‚           â”‚
     12MHz CLK â”€â”€â”€â”€â”¤REFCLK     â”‚    (external clock option)
                   â”‚           â”‚
  FPGA â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤DATA[7:0]  â”‚
  FPGA â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤DIR        â”‚
  FPGA â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤NXT        â”‚
  FPGA â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤STP        â”‚
  FPGA â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤CLK        â”‚    (60 MHz to FPGA)
  FPGA â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤RESETB     â”‚
                   â”‚           â”‚
        3.3V â”€â”€â”€â”€â”€â”€â”¤RBIAS      â”‚    (via 12.1k to GND)
                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Decoupling: 100nF on each VDD pin
RBIAS: 12.1k 1% to GND (sets HS current)
XTAL: 12 MHz crystal (or external 12 MHz clock)
```

---

## Resource Estimates

| Module | LUTs | FFs | BRAM | Notes |
|--------|------|-----|------|-------|
| ulpi_phy.v | ~400 | ~300 | 0 | ULPI state machine |
| usb_device_core.v | ~1,500 | ~1,000 | 1 | Packet engine, EP management |
| usb_descriptor_rom.v | ~200 | ~50 | 1 | 4 personalities Ã— ~256 bytes |
| usb_crc.v | ~100 | ~50 | 0 | CRC5/CRC16 |
| kf_control_handler.v | ~300 | ~200 | 0 | Control transfer decode |
| hxc_stream_handler.v | ~200 | ~150 | 0 | Stream markers |
| **Total USB Core** | **~2,700** | **~1,750** | **2** | |

Current FT601 interface uses ~1,100 LUTs, so net increase of ~1,600 LUTs.

---

## Implementation Phases

### Phase 1: ULPI PHY Interface
- ulpi_phy.v - Basic ULPI communication
- Register read/write
- Reset and initialization sequence
- Verify with USB3300 datasheet

### Phase 2: USB Device Core
- Packet tokenizer and handler
- EP0 control transfer state machine
- Bulk endpoint engine
- CRC generation/checking

### Phase 3: Descriptor ROM
- Multi-personality descriptor storage
- Runtime personality selection
- String descriptors

### Phase 4: KryoFlux Control Handler
- Vendor control transfer decoder
- Command dispatch to kf_protocol.v
- True DTC compatibility

### Phase 5: HxC Stream Handler
- 0x33/0xCC/0xDD marker protocol
- Streaming state machine
- True HxC2001 software compatibility

### Phase 6: Integration & Testing
- Update usb_top.v
- Simulation testbenches
- Hardware testing with each host application

---

## Bill of Materials Delta

| Item | Old (FT601) | New (USB HS) | Delta |
|------|-------------|--------------|-------|
| FT601Q-T | $8.00 | - | -$8.00 |
| USB3300-EZK | - | $1.50 | +$1.50 |
| 12 MHz Crystal | - | $0.20 | +$0.20 |
| 12.1k 1% Resistor | - | $0.02 | +$0.02 |
| Decoupling caps | $0.10 | $0.10 | $0.00 |
| **Total** | **$8.10** | **$1.82** | **-$6.28** |

---

## Risks and Mitigations

| Risk | Impact | Mitigation |
|------|--------|------------|
| USB compliance | Medium | Use proven open-source core, test with USB-IF tools |
| Timing closure | Low | 60 MHz is easy, add constraints early |
| PHY compatibility | Low | USB3300 is well-documented, widely used |
| Host driver issues | Medium | Test with actual GW/HxC/KF software early |

---

## References

1. ULPI Specification v1.1 - https://www.ulpi.org
2. USB3300 Datasheet - Microchip/SMSC
3. ultraembedded/core_usb - https://github.com/ultraembedded/core_usb
4. USB 2.0 Specification - usb.org
5. OpenDTC KryoFlux RE - https://github.com/zeldin/OpenDTC

---

## Version History

| Date | Change |
|------|--------|
| 2025-12-06 21:30 | Implementation complete, MIT licensed stack |
| 2025-12-06 20:45 | Clean-room usb_hs_negotiator.v (MIT) |
| 2025-12-06 20:30 | Replaced GPL ulpi_wrapper with BSD-3-Clause ulpi_wrapper_v2 |
| 2025-12-06 20:15 | CDC class request routing fixed |
| 2025-12-06 19:00 | Interface numbering and IAD composite device fixes |
| 2025-12-06 11:00 | Initial design document |

---

## Implementation Details (2025-12-06)

The following sections document the actual implementation of the USB 2.0 HS stack.

---

## Implemented Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                          usb_top_v2.v                                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ ulpi_wrapper_v2 â”‚â—„â”€â”¤ usb_hs_negotiatorâ”‚  â”‚   usb_device_core_v2    â”‚  â”‚
â”‚  â”‚ (ULPI â†” UTMI)   â”‚  â”‚ (Chirp FSM)      â”‚  â”‚   (Packet Handling)     â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚           â”‚                                             â”‚                â”‚
â”‚           â–¼                                             â–¼                â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚                    Endpoint Layer                                â”‚    â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚    â”‚
â”‚  â”‚  â”‚usb_control_epâ”‚ â”‚ usb_bulk_ep  â”‚ â”‚ usb_bulk_ep  â”‚ â”‚usb_cdc_epâ”‚    â”‚
â”‚  â”‚  â”‚   (EP0)      â”‚ â”‚ (EP1 IN/OUT) â”‚ â”‚  (EP2 IN)    â”‚ â”‚  (EP3)  â”‚ â”‚    â”‚
â”‚  â”‚  â”‚ Standard +   â”‚ â”‚  Commands/   â”‚ â”‚ Flux Stream  â”‚ â”‚Debug COMâ”‚ â”‚    â”‚
â”‚  â”‚  â”‚ Vendor + CDC â”‚ â”‚  Responses   â”‚ â”‚   480Mbps    â”‚ â”‚ Virtual â”‚ â”‚    â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ usb_descriptor_rom   â”‚  â”‚        usb3320_features.v               â”‚  â”‚
â”‚  â”‚  (4 Personalities)   â”‚  â”‚   (VBUS, OTG, Charger Detection)        â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
                    â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚   USB3300/USB3320     â”‚
        â”‚     ULPI PHY          â”‚
        â”‚     60 MHz            â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Module Inventory

### Core USB Modules

| Module | File | License | Description |
|--------|------|---------|-------------|
| usb_top_v2 | `rtl/usb/usb_top_v2.v` | BSD-3-Clause | Top-level USB integration |
| ulpi_wrapper_v2 | `rtl/usb/ulpi_wrapper_v2.v` | BSD-3-Clause | UTMI+ to ULPI translation |
| usb_hs_negotiator | `rtl/usb/usb_hs_negotiator.v` | MIT | HS chirp FSM (clean-room) |
| usb_control_ep | `rtl/usb/usb_control_ep.v` | BSD-3-Clause | EP0 control: Standard + Vendor + CDC + MSC |
| usb_cdc_ep | `rtl/usb/usb_cdc_ep.v` | BSD-3-Clause | CDC ACM debug console |
| usb_descriptor_rom | `rtl/usb/usb_descriptor_rom.v` | BSD-3-Clause | 4-personality descriptors |
| usb3320_features | `rtl/usb/usb3320_features.v` | BSD-3-Clause | PHY advanced features |

### Constraints

| File | Description |
|------|-------------|
| `constraints/ulpi_usb3300.xdc` | ULPI PHY timing constraints |

---

## Transfer Types Supported

| Transfer Type | Endpoint | Direction | Max Packet (HS) | Max Packet (FS) | Use Case |
|--------------|----------|-----------|-----------------|-----------------|----------|
| Control | EP0 | Bidirectional | 64 bytes | 64 bytes | Enumeration, vendor requests |
| Bulk | EP1 | IN/OUT | 512 bytes | 64 bytes | Commands/responses |
| Bulk | EP2 | IN only | 512 bytes | 64 bytes | Flux data streaming |
| Bulk | EP3 | IN/OUT | 512 bytes | 64 bytes | CDC ACM debug console |

---

## USB Composite Device Structure

### Device Descriptor (IAD Composite)
```
bDeviceClass    = 0xEF (Miscellaneous)
bDeviceSubClass = 0x02 (Common Class)
bDeviceProtocol = 0x01 (Interface Association)
```

### Interface Structure
| Interface | Class | SubClass | Protocol | Endpoints | Purpose |
|-----------|-------|----------|----------|-----------|---------|
| 0 | 0xFF (Vendor) or 0x08 (MSC) | 0x00 | 0x00 | EP1 IN/OUT | Main protocol |
| 1 | 0x02 (CDC Comm) | 0x02 (ACM) | 0x00 | None | CDC Control |
| 2 | 0x0A (CDC Data) | 0x00 | 0x00 | EP3 IN/OUT | CDC Data |

### CDC Functional Descriptors
- Header Functional Descriptor (bcdCDC = 1.10)
- Call Management Functional Descriptor
- ACM Functional Descriptor (bmCapabilities = 0x02)
- Union Functional Descriptor (Master=IF1, Slave=IF2)

---

## Control Endpoint Features (EP0)

### Standard USB Requests
| Request | Code | Description |
|---------|------|-------------|
| GET_STATUS | 0x00 | Returns 2-byte device status |
| CLEAR_FEATURE | 0x01 | Clears device/endpoint feature |
| SET_FEATURE | 0x03 | Sets device/endpoint feature |
| SET_ADDRESS | 0x05 | Sets device address (latched after STATUS) |
| GET_DESCRIPTOR | 0x06 | Returns device/config/string descriptors |
| GET_CONFIGURATION | 0x08 | Returns current configuration value |
| SET_CONFIGURATION | 0x09 | Sets device configuration |

### KryoFlux Vendor Requests (bmRequestType=0xC3)
| Request | Code | Direction | Description |
|---------|------|-----------|-------------|
| RESET | 0x05 | OUT | Reset device |
| DEVICE | 0x06 | OUT | Device selection |
| MOTOR | 0x07 | OUT | Motor control |
| DENSITY | 0x08 | OUT | Density setting |
| SIDE | 0x09 | OUT | Head selection |
| TRACK | 0x0A | OUT | Track selection |
| STREAM | 0x0B | OUT | Start/stop streaming |
| MIN_TRACK | 0x0C | OUT | Set minimum track |
| MAX_TRACK | 0x0D | OUT | Set maximum track |
| STATUS | 0x80 | IN | Get device status |
| INFO | 0x81 | IN | Get device info |

### CDC ACM Class Requests
| Request | Code | Direction | Data | Description |
|---------|------|-----------|------|-------------|
| SET_LINE_CODING | 0x20 | OUT | 7 bytes | Set baud, parity, stop bits |
| GET_LINE_CODING | 0x21 | IN | 7 bytes | Get current line coding |
| SET_CONTROL_LINE_STATE | 0x22 | None | - | Set DTR/RTS signals |

### Line Coding Structure (7 bytes)
```
Offset 0-3: dwDTERate   (32-bit LE) - Baud rate in bps
Offset 4:   bCharFormat (8-bit)     - Stop bits: 0=1, 1=1.5, 2=2
Offset 5:   bParityType (8-bit)     - Parity: 0=None, 1=Odd, 2=Even
Offset 6:   bDataBits   (8-bit)     - Data bits: 5, 6, 7, or 8
```

---

## CDC ACM Debug Console Features

- **Virtual COM port** - Appears as serial port on host OS
- **256-byte TX FIFO** - Debug output buffering
- **64-byte RX FIFO** - Command input buffering
- **DTR/RTS tracking** - Terminal connected indicator
- **Default settings** - 115200 baud, 8N1
- **HS/FS support** - 512/64 byte bulk packets

---

## High-Speed Negotiation (usb_hs_negotiator.v)

Implements USB 2.0 specification section 7.1.7.5:

### State Machine
```
ST_DISCONNECTED â†’ ST_ATTACHED â†’ ST_RESET_DETECT â†’ ST_SEND_CHIRP_K
                                                          â†“
                                 ST_FS_MODE â† ST_WAIT_HOST_K â†’ ST_HOST_CHIRP_K
                                      â†‘                              â†“
                                 (timeout)            ST_HOST_CHIRP_J â† (K-J pairs)
                                      â†‘                              â†“
                                      â””â”€â”€â”€â”€â”€â”€ (â‰¥3 pairs) â”€â†’ ST_HS_MODE
```

### Timing Constants (60 MHz clock)
| Parameter | Duration | Ticks |
|-----------|----------|-------|
| Reset detect | 2.5 Âµs | 150 |
| Device chirp K | 3 ms | 180,000 |
| Chirp timeout | 2 ms | 120,000 |
| Min chirp duration | 40 Âµs | 2,400 |
| Max chirp duration | 60 Âµs | 3,600 |

### UTMI Control Outputs
| Signal | HS Mode | FS Mode | Chirp Mode |
|--------|---------|---------|------------|
| xcvr_select | 2'b00 | 2'b01 | 2'b00 |
| term_select | 0 | 1 | 0 |
| op_mode | 2'b00 | 2'b00 | 2'b10 |

---

## ULPI Wrapper Features (ulpi_wrapper_v2.v)

### ULPI Commands
| Command | Opcode | Description |
|---------|--------|-------------|
| TX_DATA | 0x40 | Transmit packet (+ PID in low nibble) |
| REG_WRITE | 0x80 | Register write (+ address) |
| REG_READ | 0xC0 | Register read (+ address) |

### PHY Registers Written
| Register | Address | Purpose |
|----------|---------|---------|
| Function Control | 0x04 | XcvrSelect, TermSelect, OpMode, SuspendM |
| OTG Control | 0x0A | DpPulldown, DmPulldown, IdPullup |

### Features
- 2-entry TX buffer for UTMI/ULPI timing decoupling
- Bus turnaround detection and handling
- RX_CMD status byte decoding (linestate, rxactive, rxerror)
- Automatic mode register updates on UTMI control changes

---

## USB3320 PHY Features (usb3320_features.v)

### VBUS Monitoring
| Status | Threshold | Meaning |
|--------|-----------|---------|
| VbusValid | > 4.4V | Valid host present |
| SessValid | > 2.0V | Session active |
| SessEnd | < 0.8V | Session ended |

### OTG Support
- ID pin detection (host vs device mode)
- D+/D- pulldown control for host mode
- VBUS drive control via CPEN pin

### Charger Detection
| Type | Code | Description |
|------|------|-------------|
| SDP | 0 | Standard Downstream Port |
| CDP | 1 | Charging Downstream Port |
| DCP | 2 | Dedicated Charging Port |
| Unknown | 3 | Detection in progress |

---

## Data Flow Paths

### Flux Capture (Reading Disks)
```
Floppy Drive â†’ Flux Capture Engine â†’ flux_data[31:0] â†’ EP2 IN FIFO â†’ Host
                                     [31]=INDEX flag
                                     [27:0]=timestamp
```

### Command/Response
```
Host â†’ EP1 OUT â†’ proto_rx_data[31:0] â†’ Protocol Handler
Host â† EP1 IN  â† proto_tx_data[31:0] â† Protocol Handler
```

### Debug Console
```
FPGA â†’ debug_tx_data[7:0] â†’ TX FIFO (256B) â†’ EP3 IN â†’ Host Terminal
FPGA â† debug_rx_data[7:0] â† RX FIFO (64B)  â† EP3 OUT â† Host Terminal
```

---

## Timing Constraints Summary

### Clock Domains
| Clock | Frequency | Domain |
|-------|-----------|--------|
| ulpi_clk | 60 MHz | ULPI/USB |
| clk_sys | 200 MHz | System (async to USB) |

### I/O Timing
| Constraint | Value | Description |
|------------|-------|-------------|
| Input delay max | 5.0 ns | ULPI data/control setup |
| Input delay min | 0.5 ns | ULPI data/control hold |
| Output delay max | 5.0 ns | ULPI data/STP setup |
| Output delay min | 0.5 ns | ULPI data/STP hold |
| Bus skew | 1.0 ns | Data bus max skew |

### I/O Standards
| Signal | Standard | Drive | Slew |
|--------|----------|-------|------|
| ulpi_data | LVCMOS33 | 8 mA | FAST |
| ulpi_dir/nxt | LVCMOS33 | - | - |
| ulpi_stp | LVCMOS33 | 8 mA | FAST |
| ulpi_rst_n | LVCMOS33 | 8 mA | SLOW |
| ulpi_clk | LVCMOS33 | - | - |

---

## Licensing Summary

| Module | License | Notes |
|--------|---------|-------|
| usb_top_v2.v | BSD-3-Clause | Top-level integration |
| ulpi_wrapper_v2.v | BSD-3-Clause | Clean-room ULPI wrapper |
| usb_hs_negotiator.v | MIT | Clean-room per USB 2.0 spec |
| usb_control_ep.v | BSD-3-Clause | Control endpoint |
| usb_cdc_ep.v | BSD-3-Clause | CDC ACM endpoint |
| usb_descriptor_rom.v | BSD-3-Clause | Descriptor storage |
| usb3320_features.v | BSD-3-Clause | PHY features |
| ulpi_usb3300.xdc | BSD-3-Clause | Timing constraints |

**All code is MIT-compatible.** The repository can be released under MIT license.

---

## Implementation Status

| Feature | Status | Notes |
|---------|--------|-------|
| ULPI PHY interface | âœ… Complete | ulpi_wrapper_v2.v |
| HS negotiation | âœ… Complete | usb_hs_negotiator.v |
| Control transfers | âœ… Complete | Standard + Vendor + CDC + MSC class |
| Bulk transfers | âœ… Complete | EP1, EP2, EP3 |
| CDC ACM | âœ… Complete | Virtual COM port |
| Descriptor ROM | âœ… Complete | 4 personalities |
| IAD composite | âœ… Complete | Proper Windows binding |
| KryoFlux vendor requests | âœ… Framework | Handler interface ready |
| Personality switching | âš ï¸ Static | Runtime switch TODO |
| MSC protocol | âœ… Complete | GET_MAX_LUN, Bulk-Only Reset |
| Protocol handlers | ðŸ”² TODO | Wire to existing handlers |
| Flux capture integration | ðŸ”² TODO | Wire to capture engine |
