$date
	Thu Sep 13 11:46:07 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testes $end
$var wire 1 ! clock $end
$upscope $end
$scope module testes $end
$var wire 1 " pulse1 $end
$upscope $end
$scope module testes $end
$var reg 1 # p $end
$upscope $end
$scope module testes $end
$var wire 1 $ trigger1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
1"
z!
$end
#3
0"
#6
1"
#9
0"
#60
1#
#120
1$
#180
0$
0#
#360
1#
#420
1$
#480
0$
#600
0#
#900
1#
#960
1$
#1020
0$
#1260
0#
#1636
