{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 18 14:50:48 2016 " "Info: Processing started: Mon Jul 18 14:50:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aquisition -c aquisition " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aquisition -c aquisition" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/spi_slave.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /projects/git_repository/verilog/aquisition/modules/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Info: Found entity 1: spi_slave" {  } { { "../modules/spi_slave.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_slave.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 spi_slave_tb " "Info: Found entity 2: spi_slave_tb" {  } { { "../modules/spi_slave.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_slave.v" 96 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/spi_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /projects/git_repository/verilog/aquisition/modules/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Info: Found entity 1: spi_master" {  } { { "../modules/spi_master.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/spi_master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sin_gen.v(22) " "Warning (10268): Verilog HDL information at sin_gen.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/sin_gen.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /projects/git_repository/verilog/aquisition/modules/sin_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_gen " "Info: Found entity 1: sin_gen" {  } { { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sin_gen_tb " "Info: Found entity 2: sin_gen_tb" {  } { { "../modules/sin_gen.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/sin_gen.v" 571 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_read.v(131) " "Warning (10268): Verilog HDL information at adc_read.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_read.v(323) " "Warning (10268): Verilog HDL information at adc_read.v(323): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 323 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/adc_read.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /projects/git_repository/verilog/aquisition/modules/adc_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_read " "Info: Found entity 1: adc_read" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 adc_read_tb " "Info: Found entity 2: adc_read_tb" {  } { { "../modules/adc_read.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/adc_read.v" 267 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(1) " "Warning (10463): Verilog HDL Declaration warning at logic.v(1): \"logic\" is SystemVerilog-2005 keyword" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "fifo_rd_en logic.v(157) " "Error (10759): Verilog HDL error at logic.v(157): object fifo_rd_en declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 157 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(165) " "Warning (10268): Verilog HDL information at logic.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(197) " "Warning (10268): Verilog HDL information at logic.v(197): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 197 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(485) " "Warning (10268): Verilog HDL information at logic.v(485): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 485 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "logic logic.v(1) " "Error (10112): Ignored design unit \"logic\" at logic.v(1) due to previous errors" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(578) " "Warning (10268): Verilog HDL information at logic.v(578): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 578 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "logic_tb logic.v(525) " "Error (10112): Ignored design unit \"logic_tb\" at logic.v(525) due to previous errors" {  } { { "../modules/logic.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/modules/logic.v" 525 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/logic.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /projects/git_repository/verilog/aquisition/modules/logic.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/git_repository/verilog/aquisition/modules/aquisition.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /projects/git_repository/verilog/aquisition/modules/aquisition.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sine_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Info: Found entity 1: sine_rom" {  } { { "sine_rom.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/sine_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc_fifo " "Info: Found entity 1: dc_fifo" {  } { { "dc_fifo.v" "" { Text "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/dc_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/aquisition.map.smsg " "Info: Generated suppressed messages file D:/PROJECTS/GIT_REPOSITORY/verilog/aquisition/altera_project/aquisition.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Error: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 18 14:50:50 2016 " "Error: Processing ended: Mon Jul 18 14:50:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
