// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qpsk_hls_top_generic_sincos_18_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] in_r;
output  [17:0] ap_return_0;
output  [17:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] sign0_fu_77_p2;
reg   [0:0] sign0_reg_358;
wire   [16:0] trunc_ln737_fu_101_p1;
reg   [16:0] trunc_ln737_reg_368;
wire   [1:0] ret_fu_105_p4;
reg   [1:0] ret_reg_373;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln251_1_fu_149_p2;
reg   [0:0] icmp_ln251_1_reg_391;
wire    ap_CS_fsm_state7;
wire   [18:0] z_V_fu_183_p3;
reg   [18:0] z_V_reg_397;
wire    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start;
wire    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done;
wire    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_idle;
wire    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_ready;
wire   [18:0] grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out;
wire    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out_ap_vld;
wire   [18:0] grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1;
wire    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1_ap_vld;
reg    grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [18:0] p_loc_fu_58;
reg   [18:0] p_loc2_fu_54;
wire    ap_CS_fsm_state9;
wire   [17:0] sub_ln712_fu_83_p2;
wire   [17:0] inabs_fu_89_p3;
wire   [38:0] ret_fu_105_p1;
wire  signed [38:0] grp_fu_329_p2;
wire   [19:0] grp_fu_336_p3;
wire   [18:0] r_V_fu_125_p4;
wire   [19:0] zext_ln717_1_fu_134_p1;
wire   [0:0] icmp_ln251_fu_144_p2;
wire   [17:0] tmp_s_fu_160_p4;
wire   [19:0] ret_V_8_fu_138_p2;
wire   [0:0] or_ln251_fu_154_p2;
wire   [18:0] tmp_35_fu_173_p4;
wire   [18:0] zext_ln717_fu_169_p1;
wire   [18:0] r_fu_218_p2;
wire   [18:0] sub_ln274_fu_234_p2;
wire   [17:0] trunc_ln717_3_fu_208_p4;
wire   [17:0] trunc_ln274_1_fu_240_p4;
wire   [0:0] icmp_ln274_fu_257_p2;
wire   [17:0] select_ln274_fu_250_p3;
wire   [17:0] trunc_ln717_2_fu_198_p4;
wire   [17:0] trunc_ln717_4_fu_224_p4;
wire   [0:0] icmp_ln274_1_fu_270_p2;
wire   [0:0] or_ln274_fu_283_p2;
wire   [17:0] select_ln274_2_fu_275_p3;
wire   [17:0] select_ln274_3_fu_288_p3;
wire   [17:0] select_ln274_1_fu_262_p3;
wire   [17:0] sub_ln712_5_fu_304_p2;
wire   [17:0] select_ln291_fu_310_p3;
wire   [17:0] select_ln274_4_fu_296_p3;
wire   [17:0] grp_fu_329_p0;
wire   [20:0] grp_fu_329_p1;
wire   [1:0] grp_fu_336_p0;
wire   [17:0] grp_fu_336_p1;
wire   [19:0] grp_fu_336_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire   [38:0] grp_fu_329_p00;
wire   [19:0] grp_fu_336_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg = 1'b0;
end

qpsk_hls_top_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1 grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start),
    .ap_done(grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done),
    .ap_idle(grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_idle),
    .ap_ready(grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_ready),
    .z_V(z_V_reg_397),
    .p_out(grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out),
    .p_out_ap_vld(grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out_ap_vld),
    .p_out1(grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1),
    .p_out1_ap_vld(grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1_ap_vld)
);

qpsk_hls_top_mul_mul_18ns_21ns_39_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 39 ))
mul_mul_18ns_21ns_39_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_329_p0),
    .din1(grp_fu_329_p1),
    .ce(1'b1),
    .dout(grp_fu_329_p2)
);

qpsk_hls_top_mac_muladd_2ns_18ns_20ns_20_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
mac_muladd_2ns_18ns_20ns_20_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_336_p0),
    .din1(grp_fu_336_p1),
    .din2(grp_fu_336_p2),
    .ce(1'b1),
    .dout(grp_fu_336_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_ready == 1'b1)) begin
            grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln251_1_reg_391 <= icmp_ln251_1_fu_149_p2;
        z_V_reg_397 <= z_V_fu_183_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_loc2_fu_54 <= grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_loc_fu_58 <= grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_p_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ret_reg_373 <= {{ret_fu_105_p1[38:37]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sign0_reg_358 <= sign0_fu_77_p2;
        trunc_ln737_reg_368 <= trunc_ln737_fu_101_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return_0 = select_ln291_fu_310_p3;

assign ap_return_1 = select_ln274_4_fu_296_p3;

assign grp_fu_329_p0 = grp_fu_329_p00;

assign grp_fu_329_p00 = inabs_fu_89_p3;

assign grp_fu_329_p1 = 39'd1335088;

assign grp_fu_336_p0 = grp_fu_336_p00;

assign grp_fu_336_p00 = ret_fu_105_p4;

assign grp_fu_336_p1 = 20'd225027;

assign grp_fu_336_p2 = {{trunc_ln737_reg_368}, {3'd0}};

assign grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start = grp_generic_sincos_18_2_Pipeline_VITIS_LOOP_87_1_fu_68_ap_start_reg;

assign icmp_ln251_1_fu_149_p2 = ((ret_reg_373 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln251_fu_144_p2 = ((ret_reg_373 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln274_1_fu_270_p2 = ((ret_reg_373 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln274_fu_257_p2 = ((ret_reg_373 == 2'd0) ? 1'b1 : 1'b0);

assign inabs_fu_89_p3 = ((sign0_fu_77_p2[0:0] == 1'b1) ? in_r : sub_ln712_fu_83_p2);

assign or_ln251_fu_154_p2 = (icmp_ln251_fu_144_p2 | icmp_ln251_1_fu_149_p2);

assign or_ln274_fu_283_p2 = (icmp_ln274_fu_257_p2 | icmp_ln251_1_reg_391);

assign r_V_fu_125_p4 = {{grp_fu_336_p3[19:1]}};

assign r_fu_218_p2 = (19'd0 - p_loc2_fu_54);

assign ret_V_8_fu_138_p2 = (20'd411774 - zext_ln717_1_fu_134_p1);

assign ret_fu_105_p1 = grp_fu_329_p2;

assign ret_fu_105_p4 = {{ret_fu_105_p1[38:37]}};

assign select_ln274_1_fu_262_p3 = ((icmp_ln274_fu_257_p2[0:0] == 1'b1) ? trunc_ln717_3_fu_208_p4 : select_ln274_fu_250_p3);

assign select_ln274_2_fu_275_p3 = ((icmp_ln274_fu_257_p2[0:0] == 1'b1) ? trunc_ln717_2_fu_198_p4 : trunc_ln717_4_fu_224_p4);

assign select_ln274_3_fu_288_p3 = ((icmp_ln274_1_fu_270_p2[0:0] == 1'b1) ? trunc_ln717_4_fu_224_p4 : trunc_ln717_2_fu_198_p4);

assign select_ln274_4_fu_296_p3 = ((or_ln274_fu_283_p2[0:0] == 1'b1) ? select_ln274_2_fu_275_p3 : select_ln274_3_fu_288_p3);

assign select_ln274_fu_250_p3 = ((icmp_ln251_1_reg_391[0:0] == 1'b1) ? trunc_ln717_3_fu_208_p4 : trunc_ln274_1_fu_240_p4);

assign select_ln291_fu_310_p3 = ((sign0_reg_358[0:0] == 1'b1) ? select_ln274_1_fu_262_p3 : sub_ln712_5_fu_304_p2);

assign sign0_fu_77_p2 = (($signed(in_r) > $signed(18'd0)) ? 1'b1 : 1'b0);

assign sub_ln274_fu_234_p2 = (19'd0 - p_loc_fu_58);

assign sub_ln712_5_fu_304_p2 = (18'd0 - select_ln274_1_fu_262_p3);

assign sub_ln712_fu_83_p2 = (18'd0 - in_r);

assign tmp_35_fu_173_p4 = {{ret_V_8_fu_138_p2[19:1]}};

assign tmp_s_fu_160_p4 = {{grp_fu_336_p3[19:2]}};

assign trunc_ln274_1_fu_240_p4 = {{sub_ln274_fu_234_p2[18:1]}};

assign trunc_ln717_2_fu_198_p4 = {{p_loc2_fu_54[18:1]}};

assign trunc_ln717_3_fu_208_p4 = {{p_loc_fu_58[18:1]}};

assign trunc_ln717_4_fu_224_p4 = {{r_fu_218_p2[18:1]}};

assign trunc_ln737_fu_101_p1 = inabs_fu_89_p3[16:0];

assign z_V_fu_183_p3 = ((or_ln251_fu_154_p2[0:0] == 1'b1) ? tmp_35_fu_173_p4 : zext_ln717_fu_169_p1);

assign zext_ln717_1_fu_134_p1 = r_V_fu_125_p4;

assign zext_ln717_fu_169_p1 = tmp_s_fu_160_p4;

endmodule //qpsk_hls_top_generic_sincos_18_2_s
