
---------- Begin Simulation Statistics ----------
final_tick                                40061089000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 459764                       # Simulator instruction rate (inst/s)
host_mem_usage                                 821676                       # Number of bytes of host memory used
host_op_rate                                   916355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.88                       # Real time elapsed on the host
host_tick_rate                             3683668624                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9965606                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040061                       # Number of seconds simulated
sim_ticks                                 40061089000                       # Number of ticks simulated
system.cpu.Branches                           1055107                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9965606                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1148433                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2240                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      865763                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           934                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6485910                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           364                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         40061089                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   40061089                       # Number of busy cycles
system.cpu.num_cc_register_reads              5795737                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3170344                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       757531                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 400796                       # Number of float alu accesses
system.cpu.num_fp_insts                        400796                       # number of float instructions
system.cpu.num_fp_register_reads               612636                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              264846                       # number of times the floating registers were written
system.cpu.num_func_calls                      209194                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9678796                       # Number of integer alu accesses
system.cpu.num_int_insts                      9678796                       # number of integer instructions
system.cpu.num_int_register_reads            19082932                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7846681                       # number of times the integer registers were written
system.cpu.num_load_insts                     1146735                       # Number of load instructions
system.cpu.num_mem_refs                       2012399                       # number of memory refs
system.cpu.num_store_insts                     865664                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 70202      0.70%      0.70% # Class of executed instruction
system.cpu.op_class::IntAlu                   7565936     75.92%     76.62% # Class of executed instruction
system.cpu.op_class::IntMult                    34403      0.35%     76.97% # Class of executed instruction
system.cpu.op_class::IntDiv                     34245      0.34%     77.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4101      0.04%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10940      0.11%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAlu                   110866      1.11%     78.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                      164      0.00%     78.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                    52686      0.53%     79.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                   67700      0.68%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdShift                   2248      0.02%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::MemRead                  1094322     10.98%     90.79% # Class of executed instruction
system.cpu.op_class::MemWrite                  770881      7.74%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead               52413      0.53%     99.05% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              94783      0.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9965930                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       102767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        24429                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         205781                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            24429                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7365                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5593                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4617                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20621                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20621                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7365                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        66182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        66182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      2149056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      2149056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2149056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27986                       # Request fanout histogram
system.membus.reqLayer0.occupancy            60568000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          150153991                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6442358                       # number of demand (read+write) hits
system.icache.demand_hits::total              6442358                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6442358                       # number of overall hits
system.icache.overall_hits::total             6442358                       # number of overall hits
system.icache.demand_misses::.cpu.inst          43552                       # number of demand (read+write) misses
system.icache.demand_misses::total              43552                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         43552                       # number of overall misses
system.icache.overall_misses::total             43552                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   4687796000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   4687796000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   4687796000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   4687796000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6485910                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6485910                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6485910                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6485910                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006715                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006715                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006715                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006715                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 107636.756062                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 107636.756062                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 107636.756062                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 107636.756062                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        43552                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         43552                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        43552                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        43552                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   4600692000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   4600692000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   4600692000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   4600692000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006715                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006715                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006715                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006715                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 105636.756062                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 105636.756062                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 105636.756062                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 105636.756062                       # average overall mshr miss latency
system.icache.replacements                      43040                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6442358                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6442358                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         43552                       # number of ReadReq misses
system.icache.ReadReq_misses::total             43552                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   4687796000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   4687796000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6485910                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6485910                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006715                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006715                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 107636.756062                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 107636.756062                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        43552                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        43552                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   4600692000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   4600692000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006715                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006715                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105636.756062                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 105636.756062                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               485.621697                       # Cycle average of tags in use
system.icache.tags.total_refs                 6485910                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 43552                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                148.923356                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   485.621697                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.948480                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.948480                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6529462                       # Number of tag accesses
system.icache.tags.data_accesses              6529462                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          267200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1523904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1791104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       267200                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         267200                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       357952                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           357952                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             4175                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            23811                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                27986                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          5593                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                5593                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6669814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           38039505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               44709319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6669814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6669814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         8935154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8935154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         8935154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6669814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          38039505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              53644473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      5593.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      4175.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     23808.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.018736552500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           314                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           314                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                71753                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                5278                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        27986                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        5593                       # Number of write requests accepted
system.mem_ctrl.readBursts                      27986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      5593                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1982                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1507                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1374                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1726                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1869                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1957                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1967                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1881                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1718                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1711                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1659                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1590                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1546                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1537                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2056                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1903                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                452                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                201                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                154                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                237                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                394                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                523                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                565                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                487                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                227                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                276                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               271                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               189                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               227                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               279                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               546                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               550                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       18.69                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     364816999                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   139915000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                889498249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13037.09                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31787.09                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     15255                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     4323                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  54.52                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 77.29                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  27986                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  5593                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    27956                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     276                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     278                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     313                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     315                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     314                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        13982                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     153.614647                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    109.982278                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    161.506341                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          8095     57.90%     57.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3063     21.91%     79.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1530     10.94%     90.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          319      2.28%     93.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          534      3.82%     96.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          280      2.00%     98.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           37      0.26%     99.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           33      0.24%     99.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           91      0.65%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         13982                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          314                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       89.117834                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      39.690405                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     461.909015                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            306     97.45%     97.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            3      0.96%     98.41% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            2      0.64%     99.04% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791            1      0.32%     99.36% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2303            1      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-7935            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            314                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          314                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.764331                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.752102                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.640887                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                36     11.46%     11.46% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      0.64%     12.10% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               276     87.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            314                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1790912                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      192                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   356992                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1791104                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                357952                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         44.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          8.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      44.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       8.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.42                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.35                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.07                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    40060140000                       # Total gap between requests
system.mem_ctrl.avgGap                     1193011.70                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       267200                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1523712                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       356992                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 6669813.693781514652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 38034712.436299473047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 8911190.606925338507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         4175                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        23811                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         5593                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    134854750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    754643499                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 721966402500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32300.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31693.06                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 129083926.78                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     58.31                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              48402060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              25726305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             97960800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            13389300                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3162322800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        9690142500                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        7223338560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         20261282325                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         505.759649                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  18687806500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1337700000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  20035582500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              51436560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              27335385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            101837820                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            15727860                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3162322800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        9474455070                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        7404970080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         20238085575                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         505.180615                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  19159564000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1337700000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  19563825000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           35349                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           31171                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               66520                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          35349                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          31171                       # number of overall hits
system.l2cache.overall_hits::total              66520                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          8203                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         28291                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             36494                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         8203                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        28291                       # number of overall misses
system.l2cache.overall_misses::total            36494                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   3727102000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  17816904000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  21544006000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   3727102000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  17816904000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  21544006000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        43552                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        59462                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          103014                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        43552                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        59462                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         103014                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.188350                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.475783                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.354263                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.188350                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.475783                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.354263                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 454358.405461                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 629772.860627                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 590343.782540                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 454358.405461                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 629772.860627                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 590343.782540                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          21478                       # number of writebacks
system.l2cache.writebacks::total                21478                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         8203                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        28291                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        36494                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         8203                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        28291                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        36494                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   3563042000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  17251084000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  20814126000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   3563042000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  17251084000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  20814126000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.188350                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.475783                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.354263                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.188350                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.475783                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.354263                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 434358.405461                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 609772.860627                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 570343.782540                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 434358.405461                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 609772.860627                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 570343.782540                       # average overall mshr miss latency
system.l2cache.replacements                     37951                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        48687                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        48687                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        48687                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        48687                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         7769                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         7769                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          535                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             535                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          242                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           242                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     30658000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     30658000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          777                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          777                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.311454                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.311454                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 126685.950413                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 126685.950413                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          242                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          242                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     32997000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     32997000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.311454                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.311454                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 136351.239669                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 136351.239669                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         3523                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3523                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        20769                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          20769                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  14964067000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  14964067000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        24292                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        24292                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.854973                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.854973                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 720500.120372                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 720500.120372                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        20769                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        20769                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  14548687000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  14548687000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.854973                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.854973                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 700500.120372                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 700500.120372                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        35349                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        27648                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        62997                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         8203                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7522                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        15725                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   3727102000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2852837000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   6579939000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        43552                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        35170                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        78722                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.188350                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.213875                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.199754                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 454358.405461                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 379265.753789                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 418438.092210                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         8203                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7522                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        15725                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   3563042000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2702397000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   6265439000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.188350                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.213875                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.199754                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 434358.405461                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 359265.753789                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 398438.092210                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3683.534123                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 197935                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                42047                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.707470                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   196.895624                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   515.730659                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2970.907840                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.048070                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.125911                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.725319                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.899300                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          981                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3005                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               247827                       # Number of tag accesses
system.l2cache.tags.data_accesses              247827                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             2223                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             3743                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 5966                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            2223                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            3743                       # number of overall hits
system.l3Dram.overall_hits::total                5966                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           5980                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          24531                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              30511                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          5980                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         24531                       # number of overall misses
system.l3Dram.overall_misses::total             30511                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   3277406000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  16455108000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  19732514000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   3277406000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  16455108000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  19732514000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         8203                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        28274                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            36477                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         8203                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        28274                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           36477                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.729002                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.867617                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.836445                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.729002                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.867617                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.836445                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 548061.204013                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 670788.308671                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 646734.423650                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 548061.204013                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 670788.308671                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 646734.423650                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs             12                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     1                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           13773                       # number of writebacks
system.l3Dram.writebacks::total                 13773                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         5980                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        24531                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         30511                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         5980                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        24531                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        30511                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   2972426000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  15204027000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  18176453000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   2972426000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  15204027000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  18176453000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.729002                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.867617                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.836445                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.729002                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.867617                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.836445                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 497061.204013                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 619788.308671                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 595734.423650                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 497061.204013                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 619788.308671                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 595734.423650                       # average overall mshr miss latency
system.l3Dram.replacements                      30680                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        21478                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        21478                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        21478                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        21478                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         5724                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         5724                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          158                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              158                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data          101                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total            101                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          259                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          259                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.389961                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.389961                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data          101                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total          101                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data     18282000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total     18282000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.389961                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.389961                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 181009.900990                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 181009.900990                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data            96                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                96                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        20656                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           20656                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data  14103876000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total  14103876000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        20752                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         20752                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.995374                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.995374                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 682798.024787                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 682798.024787                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        20656                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        20656                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data  13050420000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total  13050420000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.995374                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.995374                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 631798.024787                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 631798.024787                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         2223                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         3647                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          5870                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         5980                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         3875                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         9855                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   3277406000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   2351232000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   5628638000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         8203                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         7522                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        15725                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.729002                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.515156                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.626709                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 548061.204013                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 606769.548387                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 571145.408422                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         5980                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         3875                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         9855                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   2972426000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   2153607000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   5126033000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.729002                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.515156                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.626709                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 497061.204013                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 555769.548387                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 520145.408422                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              6489.082536                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   64612                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 38850                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.663115                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks  1233.156936                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   659.048183                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  4596.877417                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.150532                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.080450                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.561142                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.792124                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8170                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2         1243                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         5011                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1802                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.997314                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                109288                       # Number of tag accesses
system.l3Dram.tags.data_accesses               109288                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1951552                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1951552                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1952960                       # number of overall hits
system.dcache.overall_hits::total             1952960                       # number of overall hits
system.dcache.demand_misses::.cpu.data          59681                       # number of demand (read+write) misses
system.dcache.demand_misses::total              59681                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         60912                       # number of overall misses
system.dcache.overall_misses::total             60912                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  18592581000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  18592581000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  18592581000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  18592581000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2011233                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2011233                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2013872                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2013872                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.029674                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.029674                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.030246                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.030246                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 311532.665337                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 311532.665337                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 305236.751379                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 305236.751379                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs            107                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     1                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           48687                       # number of writebacks
system.dcache.writebacks::total                 48687                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data          217                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total             217                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data          217                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total            217                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        59464                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         59464                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        60239                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        60239                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  18346841000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  18346841000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  18712850000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  18712850000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.029566                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.029566                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.029912                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.029912                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 308536.946724                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 308536.946724                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 310643.436976                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 310643.436976                       # average overall mshr miss latency
system.dcache.replacements                      58950                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1111145                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1111145                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         34611                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             34611                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   3374906000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   3374906000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1145756                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1145756                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.030208                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.030208                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 97509.635665                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 97509.635665                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data          216                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total            216                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data        34395                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        34395                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   3179689000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   3179689000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030019                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.030019                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92446.256723                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 92446.256723                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         840407                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             840407                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        25070                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            25070                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data  15217675000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total  15217675000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       865477                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         865477                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.028967                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.028967                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 607007.379338                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 607007.379338                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total             1                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        25069                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        25069                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data  15167152000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total  15167152000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028966                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.028966                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 605016.235191                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 605016.235191                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          1408                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              1408                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         1231                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            1231                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         2639                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          2639                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.466465                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.466465                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          775                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          775                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    366009000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    366009000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.293672                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.293672                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 472269.677419                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 472269.677419                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               505.408545                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2013199                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 59462                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 33.856900                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   505.408545                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.987126                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.987126                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2073334                       # Number of tag accesses
system.dcache.tags.data_accesses              2073334                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         1805                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          720                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           2525                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         1805                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          720                       # number of overall hits
system.DynamicCache.overall_hits::total          2525                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         4175                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        23811                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        27986                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         4175                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        23811                       # number of overall misses
system.DynamicCache.overall_misses::total        27986                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   2432796000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  13859346000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  16292142000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   2432796000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  13859346000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  16292142000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         5980                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        24531                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        30511                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         5980                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        24531                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        30511                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.698161                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.970649                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.917243                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.698161                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.970649                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.917243                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 582705.628743                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 582056.444500                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 582153.290931                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 582705.628743                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 582056.444500                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 582153.290931                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         5594                       # number of writebacks
system.DynamicCache.writebacks::total            5594                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         4175                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        23811                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        27986                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         4175                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        23811                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        27986                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1890046000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  10763916000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  12653962000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1890046000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  10763916000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  12653962000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.698161                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.970649                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.917243                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.698161                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.970649                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.917243                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 452705.628743                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 452056.444500                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 452153.290931                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 452705.628743                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 452056.444500                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 452153.290931                       # average overall mshr miss latency
system.DynamicCache.replacements                19098                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        13773                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        13773                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        13773                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        13773                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         2306                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         2306                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data          101                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total          101                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data          101                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total          101                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data           35                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           35                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        20621                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        20621                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data  11992414000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total  11992414000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        20656                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        20656                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.998306                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.998306                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 581563.163765                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 581563.163765                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        20621                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        20621                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   9311684000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   9311684000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.998306                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.998306                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 451563.163765                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 451563.163765                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         1805                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          685                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         2490                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         4175                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         3190                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         7365                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   2432796000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   1866932000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   4299728000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         5980                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         3875                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         9855                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.698161                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.823226                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.747336                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 582705.628743                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 585245.141066                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 583805.566870                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         4175                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         3190                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         7365                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1890046000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   1452232000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   3342278000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.698161                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.823226                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.747336                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 452705.628743                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 455245.141066                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 453805.566870                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       10524.872947                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             49471                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           35298                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.401524                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1286.315744                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1538.274303                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  7700.282900                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.157021                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.187778                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.939976                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.284775                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        16200                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         1906                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         7837                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         6255                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.977539                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           87089                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          87089                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               78722                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         89532                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            100186                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               777                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              777                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              24292                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             24292                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          78722                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       179428                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       130144                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  309572                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      6921536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2787328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  9708864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             87728                       # Total snoops (count)
system.l2bar.snoopTraffic                     2614080                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             191519                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.127559                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.333599                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   167089     87.24%     87.24% # Request fanout histogram
system.l2bar.snoop_fanout::1                    24430     12.76%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               191519                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            303155000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           130656000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           179163000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40061089000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  40061089000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
