<stg><name>covCorePart1<double, 15, 80, 1, 2, 16>_Pipeline_loop_c2</name>


<trans_list>

<trans id="230" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values2_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_0, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %values2Strm_1, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %cmp79_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp79

]]></Node>
<StgValue><ssdm name="cmp79_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp30_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp30

]]></Node>
<StgValue><ssdm name="cmp30_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %cmp30_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp30_1

]]></Node>
<StgValue><ssdm name="cmp30_1_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %cmp18_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp18_not

]]></Node>
<StgValue><ssdm name="cmp18_not_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:11 %add_ln210_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln210_1

]]></Node>
<StgValue><ssdm name="add_ln210_1_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:12 %add_ln210_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln210

]]></Node>
<StgValue><ssdm name="add_ln210_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:13 %add_ln206_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln206

]]></Node>
<StgValue><ssdm name="add_ln206_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:14 %smax_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %smax

]]></Node>
<StgValue><ssdm name="smax_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:15 %store_ln201 = store i31 0, i31 %k

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %VITIS_LOOP_204_1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_204_1:0 %k_1 = load i31 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_204_1:1 %icmp_ln201 = icmp_eq  i31 %k_1, i31 %smax_read

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_204_1:2 %add_ln201 = add i31 %k_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_204_1:3 %br_ln201 = br i1 %icmp_ln201, void %VITIS_LOOP_204_1.split_ifconv, void %for.inc110.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="31">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:0 %zext_ln201 = zext i31 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="31">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:1 %trunc_ln206 = trunc i31 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln206"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:2 %add_ln206_1 = add i11 %add_ln206_read, i11 %trunc_ln206

]]></Node>
<StgValue><ssdm name="add_ln206_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:3 %zext_ln206 = zext i11 %add_ln206_1

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:4 %input_r_addr = getelementptr i64 %input_r, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:5 %add_ln210_2 = add i11 %add_ln210_read, i11 %trunc_ln206

]]></Node>
<StgValue><ssdm name="add_ln210_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:6 %zext_ln210 = zext i11 %add_ln210_2

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:7 %input_r_addr_1 = getelementptr i64 %input_r, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="input_r_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:8 %add_ln210_3 = add i11 %add_ln210_1_read, i11 %trunc_ln206

]]></Node>
<StgValue><ssdm name="add_ln210_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:11 %zext_ln201_1 = zext i31 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln201_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:15 %icmp_ln205 = icmp_slt  i32 %zext_ln201_1, i32 %cols_read

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:16 %xor_ln205 = xor i1 %icmp_ln205, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln205"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:17 %or_ln205 = or i1 %xor_ln205, i1 %cmp18_not_read

]]></Node>
<StgValue><ssdm name="or_ln205"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:18 %input_r_load = load i11 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:20 %input_r_load_1 = load i11 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="27" op_0_bw="27" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:30 %tmp = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %k_1, i32 4, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:31 %icmp = icmp_eq  i27 %tmp, i27 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="31">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:32 %empty = trunc i31 %k_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:33 %idxprom1001 = zext i4 %empty

]]></Node>
<StgValue><ssdm name="idxprom1001"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:34 %values2_addr = getelementptr i64 %values2, i64 0, i64 %idxprom1001

]]></Node>
<StgValue><ssdm name="values2_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:35 %values2_1_addr = getelementptr i64 %values2_1, i64 0, i64 %idxprom1001

]]></Node>
<StgValue><ssdm name="values2_1_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:36 %br_ln228 = br i1 %icmp, void %if.else94.1, void %if.then78

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4">
<![CDATA[
if.else94.1:0 %values2_load = load i4 %values2_addr

]]></Node>
<StgValue><ssdm name="values2_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
if.else94.1:2 %values2_1_load = load i4 %values2_1_addr

]]></Node>
<StgValue><ssdm name="values2_1_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then78:0 %br_ln229 = br i1 %cmp79_read, void %if.then80.1, void %if.then78.1

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then80.1:0 %values2_addr_1 = getelementptr i64 %values2, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="values2_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then80.1:1 %values2_1_addr_1 = getelementptr i64 %values2_1, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="values2_1_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
if.then80.1:2 %values2_load_1 = load i4 %values2_addr_1

]]></Node>
<StgValue><ssdm name="values2_load_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
if.then80.1:5 %values2_1_load_1 = load i4 %values2_1_addr_1

]]></Node>
<StgValue><ssdm name="values2_1_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:9 %zext_ln210_1 = zext i11 %add_ln210_3

]]></Node>
<StgValue><ssdm name="zext_ln210_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:10 %input_r_addr_2 = getelementptr i64 %input_r, i64 0, i64 %zext_ln210_1

]]></Node>
<StgValue><ssdm name="input_r_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:18 %input_r_load = load i11 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:20 %input_r_load_1 = load i11 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:23 %input_r_load_2 = load i11 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4">
<![CDATA[
if.else94.1:0 %values2_load = load i4 %values2_addr

]]></Node>
<StgValue><ssdm name="values2_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
if.else94.1:2 %values2_1_load = load i4 %values2_1_addr

]]></Node>
<StgValue><ssdm name="values2_1_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
if.then80.1:2 %values2_load_1 = load i4 %values2_addr_1

]]></Node>
<StgValue><ssdm name="values2_load_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
if.then80.1:3 %bitcast_ln229 = bitcast i64 %values2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln229"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then80.1:4 %write_ln229 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %values2Strm_0, i64 %bitcast_ln229

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
if.then80.1:5 %values2_1_load_1 = load i4 %values2_1_addr_1

]]></Node>
<StgValue><ssdm name="values2_1_load_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
if.then80.1:7 %bitcast_ln229_1 = bitcast i64 %values2_1_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln229_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then80.1:8 %write_ln229 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %values2Strm_1, i64 %bitcast_ln229_1

]]></Node>
<StgValue><ssdm name="write_ln229"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc104.1:2 %store_ln201 = store i31 %add_ln201, i31 %k

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:19 %matValue = bitcast i64 %input_r_load

]]></Node>
<StgValue><ssdm name="matValue"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:21 %bitcast_ln210 = bitcast i64 %input_r_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln210"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:22 %mul = dmul i64 %matValue, i64 %bitcast_ln210

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:23 %input_r_load_2 = load i11 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="91" st_id="4" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:22 %mul = dmul i64 %matValue, i64 %bitcast_ln210

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:24 %bitcast_ln210_1 = bitcast i64 %input_r_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln210_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:25 %mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1

]]></Node>
<StgValue><ssdm name="mul40_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="94" st_id="5" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:22 %mul = dmul i64 %matValue, i64 %bitcast_ln210

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:25 %mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1

]]></Node>
<StgValue><ssdm name="mul40_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="96" st_id="6" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:22 %mul = dmul i64 %matValue, i64 %bitcast_ln210

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:25 %mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1

]]></Node>
<StgValue><ssdm name="mul40_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="98" st_id="7" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:22 %mul = dmul i64 %matValue, i64 %bitcast_ln210

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:25 %mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1

]]></Node>
<StgValue><ssdm name="mul40_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="100" st_id="8" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:22 %mul = dmul i64 %matValue, i64 %bitcast_ln210

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:25 %mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1

]]></Node>
<StgValue><ssdm name="mul40_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="102" st_id="9" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:22 %mul = dmul i64 %matValue, i64 %bitcast_ln210

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:25 %mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1

]]></Node>
<StgValue><ssdm name="mul40_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="104" st_id="10" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:22 %mul = dmul i64 %matValue, i64 %bitcast_ln210

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:25 %mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1

]]></Node>
<StgValue><ssdm name="mul40_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="106" st_id="11" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:25 %mul40_1 = dmul i64 %matValue, i64 %bitcast_ln210_1

]]></Node>
<StgValue><ssdm name="mul40_1"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:28 %or_ln205_1 = or i1 %or_ln205, i1 %cmp30_read

]]></Node>
<StgValue><ssdm name="or_ln205_1"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:29 %tmp_10 = select i1 %or_ln205_1, i64 0, i64 %mul

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:1 %add = dadd i64 %values2_load, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then80.1:6 %store_ln230 = store i64 %tmp_10, i4 %values2_addr

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="cmp79_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.then80.1:9 %br_ln229 = br void %if.end87.1

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="cmp79_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
if.then78.1:0 %store_ln230 = store i64 %tmp_10, i4 %values2_addr

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
<literal name="cmp79_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then78.1:1 %br_ln0 = br void %if.end87.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:12 %specpipeline_ln203 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln203"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:13 %speclooptripcount_ln202 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln202"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:14 %specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln201"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:26 %sel_tmp = or i1 %or_ln205, i1 %cmp30_1_read

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_204_1.split_ifconv:27 %tmp_2 = select i1 %sel_tmp, i64 0, i64 %mul40_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:1 %add = dadd i64 %values2_load, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:3 %add102_1 = dadd i64 %values2_1_load, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="add102_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.end87.1:0 %br_ln231 = br void %for.inc104.1

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="122" st_id="13" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:1 %add = dadd i64 %values2_load, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:3 %add102_1 = dadd i64 %values2_1_load, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="add102_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="124" st_id="14" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:1 %add = dadd i64 %values2_load, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:3 %add102_1 = dadd i64 %values2_1_load, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="add102_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="126" st_id="15" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:1 %add = dadd i64 %values2_load, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:3 %add102_1 = dadd i64 %values2_1_load, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="add102_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="128" st_id="16" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:1 %add = dadd i64 %values2_load, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:3 %add102_1 = dadd i64 %values2_1_load, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="add102_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="130" st_id="17" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:1 %add = dadd i64 %values2_load, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:3 %add102_1 = dadd i64 %values2_1_load, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="add102_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="132" st_id="18" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:1 %add = dadd i64 %values2_load, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:3 %add102_1 = dadd i64 %values2_1_load, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="add102_1"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
for.inc110.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="134" st_id="19" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else94.1:3 %add102_1 = dadd i64 %values2_1_load, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="add102_1"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
if.else94.1:5 %br_ln0 = br void %for.inc104.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="136" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.else94.1:4 %store_ln232 = store i64 %add, i4 %values2_addr

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc104.1:0 %storemerge = phi i64 %add102_1, void %if.else94.1, i64 %tmp_2, void %if.end87.1

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc104.1:1 %store_ln230 = store i64 %storemerge, i4 %values2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
for.inc104.1:3 %br_ln201 = br void %VITIS_LOOP_204_1

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
