Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:50:52 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_66_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 Delay1No37_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1Tree3_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 1.066ns (32.382%)  route 2.226ns (67.618%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 6.654 - 4.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.366ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.994ns (routing 1.239ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=9849, routed)        2.235     3.186    Delay1No37_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X136Y213       FDCE                                         r  Delay1No37_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y213       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.267 r  Delay1No37_instance/Y_reg[1]/Q
                         net (fo=6, routed)           0.466     3.733    Delay1No36_instance/Delay1No37_out[1]
    SLICE_X140Y232       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     3.857 r  Delay1No36_instance/geqOp_carry_i_16__11/O
                         net (fo=1, routed)           0.009     3.866    Sum1Tree3_3_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X140Y232       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.056 r  Sum1Tree3_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.082    Sum1Tree3_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X140Y233       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.097 r  Sum1Tree3_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.123    Sum1Tree3_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X140Y234       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.175 r  Sum1Tree3_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.519     4.694    Delay1No37_instance/CO[0]
    SLICE_X144Y234       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     4.804 r  Delay1No37_instance/shiftedFracY_d1[12]_i_4__11/O
                         net (fo=3, routed)           0.211     5.015    Delay1No36_instance/Y_reg[23]_0[0]
    SLICE_X142Y234       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     5.115 r  Delay1No36_instance/shiftedFracY_d1[49]_i_8__11/O
                         net (fo=1, routed)           0.096     5.211    Delay1No36_instance/shiftedFracY_d1[49]_i_8__11_n_0
    SLICE_X142Y236       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     5.311 r  Delay1No36_instance/shiftedFracY_d1[49]_i_3__11/O
                         net (fo=3, routed)           0.189     5.500    Delay1No36_instance/Sum1Tree3_3_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X144Y236       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.590 r  Delay1No36_instance/shiftedFracY_d1[33]_i_3__11/O
                         net (fo=48, routed)          0.339     5.929    Delay1No36_instance/shiftVal__5[1]
    SLICE_X142Y233       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.081 r  Delay1No36_instance/shiftedFracY_d1[36]_i_1__11/O
                         net (fo=2, routed)           0.286     6.367    Delay1No36_instance/level4__0[4]
    SLICE_X145Y233       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.419 r  Delay1No36_instance/shiftedFracY_d1[20]_i_1__11/O
                         net (fo=1, routed)           0.059     6.478    Sum1Tree3_3_impl_instance/FPAddSubOp_instance/D[9]
    SLICE_X145Y233       FDRE                                         r  Sum1Tree3_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=9849, routed)        1.994     6.654    Sum1Tree3_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X145Y233       FDRE                                         r  Sum1Tree3_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.454     7.108    
                         clock uncertainty           -0.035     7.073    
    SLICE_X145Y233       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.098    Sum1Tree3_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  0.620    




