{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534729121229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534729121231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 19 22:38:40 2018 " "Processing started: Sun Aug 19 22:38:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534729121231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534729121231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplicador_bp8 -c multiplicador_bp8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplicador_bp8 -c multiplicador_bp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534729121231 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534729121569 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" multiplicador_bp8.vhd(10) " "VHDL syntax error at multiplicador_bp8.vhd(10) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "multiplicador_bp8.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/multiplicador_bp8/multiplicador_bp8.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1534729122362 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" multiplicador_bp8.vhd(22) " "VHDL syntax error at multiplicador_bp8.vhd(22) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "multiplicador_bp8.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/multiplicador_bp8/multiplicador_bp8.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1534729122362 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "multiplicador_bp8 multiplicador_bp8.vhd(132) " "VHDL syntax error at multiplicador_bp8.vhd(132): name used in construct must match previously specified name \"multiplicador_bp8\"" {  } { { "multiplicador_bp8.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/multiplicador_bp8/multiplicador_bp8.vhd" 132 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534729122364 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "multiplicador_bp8 multiplicador_bp8.vhd(5) " "Ignored construct multiplicador_bp8 at multiplicador_bp8.vhd(5) due to previous errors" {  } { { "multiplicador_bp8.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/multiplicador_bp8/multiplicador_bp8.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1534729122364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_bp8.vhd 0 0 " "Found 0 design units, including 0 entities, in source file multiplicador_bp8.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534729122367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/isaac/projects/calculadora_fpga/meio_somador/meio_somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/isaac/projects/calculadora_fpga/meio_somador/meio_somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meio_somador-logic " "Found design unit 1: meio_somador-logic" {  } { { "../meio_somador/meio_somador.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/meio_somador/meio_somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534729122372 ""} { "Info" "ISGN_ENTITY_NAME" "1 meio_somador " "Found entity 1: meio_somador" {  } { { "../meio_somador/meio_somador.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/meio_somador/meio_somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534729122372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534729122372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/isaac/projects/calculadora_fpga/somador_completo/somador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/isaac/projects/calculadora_fpga/somador_completo/somador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo-logic " "Found design unit 1: somador_completo-logic" {  } { { "../somador_completo/somador_completo.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/somador_completo/somador_completo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534729122375 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "../somador_completo/somador_completo.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/somador_completo/somador_completo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534729122375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534729122375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/isaac/projects/calculadora_fpga/somador_bp8/somador_bp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/isaac/projects/calculadora_fpga/somador_bp8/somador_bp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_bp8-logic " "Found design unit 1: somador_bp8-logic" {  } { { "../somador_bp8/somador_bp8.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/somador_bp8/somador_bp8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534729122377 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_bp8 " "Found entity 1: somador_bp8" {  } { { "../somador_bp8/somador_bp8.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/somador_bp8/somador_bp8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534729122377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534729122377 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534729122600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 19 22:38:42 2018 " "Processing ended: Sun Aug 19 22:38:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534729122600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534729122600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534729122600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534729122600 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534729122716 ""}
