$date
	Sat Oct 26 00:31:33 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module FA $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & c1 $end
$var wire 1 ' c2 $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 ( s1 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5000
1!
1%
#10000
1(
0%
1$
#15000
0$
1#
#20000
1"
0!
1'
1%
1$
0#
#25000
0'
0(
1&
0%
1#
#30000
1'
1(
0&
1%
0$
#35000
1!
0'
1"
0(
1&
1$
#40000
