
testSTM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009960  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  08009b00  08009b00  0000ab00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f88  08009f88  0000b1f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f88  08009f88  0000af88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f90  08009f90  0000b1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f90  08009f90  0000af90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f94  08009f94  0000af94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08009f98  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  200001f0  0800a188  0000b1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  0800a188  0000b500  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bf7a  00000000  00000000  0000b220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c50  00000000  00000000  0001719a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  00018df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000873  00000000  00000000  00019898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015aaa  00000000  00000000  0001a10b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d9b7  00000000  00000000  0002fbb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a0d5  00000000  00000000  0003d56c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7641  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040e0  00000000  00000000  000c7684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000cb764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009ae8 	.word	0x08009ae8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	08009ae8 	.word	0x08009ae8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <main>:
void MadgwickUpdate(Quaternion_t *q, float ax, float ay, float az, float gx, float gy, float gz);
void GravityCorrection(Quaternion_t *q, float *lx, float *ly, float *lz, float ax, float ay, float az);
void KPredict(KState *k, float acc, float dt);

/* --- Main Application --- */
int main(void) {
 8001030:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001034:	b09e      	sub	sp, #120	@ 0x78
 8001036:	af04      	add	r7, sp, #16
	HAL_Init();
 8001038:	f001 fc86 	bl	8002948 <HAL_Init>
	SystemClock_Config();
 800103c:	f001 f938 	bl	80022b0 <SystemClock_Config>
	MX_GPIO_Init();
 8001040:	f001 fa16 	bl	8002470 <MX_GPIO_Init>
	MX_I2C1_Init();
 8001044:	f001 f994 	bl	8002370 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8001048:	f001 f9bc 	bl	80023c4 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800104c:	f001 f9de 	bl	800240c <MX_USART2_UART_Init>

	// IMU Setup
	if (MPU6050_Init() != 0) {
 8001050:	f000 fe2c 	bl	8001cac <MPU6050_Init>
		// Error Handler (Optional: Add LED Blink here)
	}

	HAL_Delay(2000); // Wait for sensor to stabilize
 8001054:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001058:	f001 fce8 	bl	8002a2c <HAL_Delay>
	MPU6050_Calibrate();
 800105c:	f000 fe70 	bl	8001d40 <MPU6050_Calibrate>

	// Start Interrupts
	HAL_UART_Receive_IT(&huart1, &gps_rx_char, 1);
 8001060:	2201      	movs	r2, #1
 8001062:	4985      	ldr	r1, [pc, #532]	@ (8001278 <main+0x248>)
 8001064:	4885      	ldr	r0, [pc, #532]	@ (800127c <main+0x24c>)
 8001066:	f003 fdb8 	bl	8004bda <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart2, &baro_rx_byte, 1);
 800106a:	2201      	movs	r2, #1
 800106c:	4984      	ldr	r1, [pc, #528]	@ (8001280 <main+0x250>)
 800106e:	4885      	ldr	r0, [pc, #532]	@ (8001284 <main+0x254>)
 8001070:	f003 fdb3 	bl	8004bda <HAL_UART_Receive_IT>

	uint32_t last_tick = HAL_GetTick();
 8001074:	f001 fcce 	bl	8002a14 <HAL_GetTick>
 8001078:	6678      	str	r0, [r7, #100]	@ 0x64
	float f_ax, f_ay, f_az, f_gx, f_gy, f_gz;
	float lx, ly, lz;

	float dt=0.01;
 800107a:	4b83      	ldr	r3, [pc, #524]	@ (8001288 <main+0x258>)
 800107c:	663b      	str	r3, [r7, #96]	@ 0x60

	// Drift debug quaternion
	Quaternion_t driftQ = {1.0f, 0.0f, 0.0f, 0.0f, 0.0f, 100.0f};
 800107e:	4b83      	ldr	r3, [pc, #524]	@ (800128c <main+0x25c>)
 8001080:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8001084:	461d      	mov	r5, r3
 8001086:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001088:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800108a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800108e:	e884 0003 	stmia.w	r4, {r0, r1}

	//kalman filter
	KState kZ = {0};
 8001092:	1d3b      	adds	r3, r7, #4
 8001094:	2220      	movs	r2, #32
 8001096:	2100      	movs	r1, #0
 8001098:	4618      	mov	r0, r3
 800109a:	f006 f95a 	bl	8007352 <memset>
	kZ.pos = 0.0f; // Start at 0m
 800109e:	f04f 0300 	mov.w	r3, #0
 80010a2:	607b      	str	r3, [r7, #4]
	kZ.vel = 0.0f; // Start at 0m/s
 80010a4:	f04f 0300 	mov.w	r3, #0
 80010a8:	60bb      	str	r3, [r7, #8]

	// Initial Uncertainty
	kZ.P[0][0] = 1.0f; kZ.P[0][1] = 0.0f;
 80010aa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	f04f 0300 	mov.w	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
	kZ.P[1][0] = 0.0f; kZ.P[1][1] = 1.0f;
 80010b6:	f04f 0300 	mov.w	r3, #0
 80010ba:	617b      	str	r3, [r7, #20]
 80010bc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80010c0:	61bb      	str	r3, [r7, #24]

	// Process Noise (Tuning Knobs)
	// Q[0] = Position Noise (small)
	// Q[1] = Velocity/Acc Noise (trust sensor less = higher number)
	kZ.Q[0] = 0.01f;
 80010c2:	4b71      	ldr	r3, [pc, #452]	@ (8001288 <main+0x258>)
 80010c4:	61fb      	str	r3, [r7, #28]
	kZ.Q[1] = 0.1f;
 80010c6:	4b72      	ldr	r3, [pc, #456]	@ (8001290 <main+0x260>)
 80010c8:	623b      	str	r3, [r7, #32]

	while (1) {
		// 100Hz Loop (10ms)
		if (HAL_GetTick() - last_tick > 10) {
 80010ca:	f001 fca3 	bl	8002a14 <HAL_GetTick>
 80010ce:	4602      	mov	r2, r0
 80010d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	2b0a      	cmp	r3, #10
 80010d6:	d9f8      	bls.n	80010ca <main+0x9a>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Heartbeat
 80010d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010dc:	486d      	ldr	r0, [pc, #436]	@ (8001294 <main+0x264>)
 80010de:	f002 f80a 	bl	80030f6 <HAL_GPIO_TogglePin>

			// 1. Process GPS
			if (gps_data_ready) {
 80010e2:	4b6d      	ldr	r3, [pc, #436]	@ (8001298 <main+0x268>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d00c      	beq.n	8001106 <main+0xd6>
				if (strstr(nmea_buffer, "GGA") != NULL) {
 80010ec:	496b      	ldr	r1, [pc, #428]	@ (800129c <main+0x26c>)
 80010ee:	486c      	ldr	r0, [pc, #432]	@ (80012a0 <main+0x270>)
 80010f0:	f006 f956 	bl	80073a0 <strstr>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d002      	beq.n	8001100 <main+0xd0>
					Parse_GGA_Generic(nmea_buffer);
 80010fa:	4869      	ldr	r0, [pc, #420]	@ (80012a0 <main+0x270>)
 80010fc:	f001 f86e 	bl	80021dc <Parse_GGA_Generic>
				}
				gps_data_ready = 0;
 8001100:	4b65      	ldr	r3, [pc, #404]	@ (8001298 <main+0x268>)
 8001102:	2200      	movs	r2, #0
 8001104:	701a      	strb	r2, [r3, #0]
			}

			// 2. Read IMU
			MPU6050_Read_AccelGyro();
 8001106:	f000 ff5b 	bl	8001fc0 <MPU6050_Read_AccelGyro>

			// 3. Normalize Data
			f_ax = vehicleState.AccX / MPU_ACCEL_SENS;
 800110a:	4b66      	ldr	r3, [pc, #408]	@ (80012a4 <main+0x274>)
 800110c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001110:	ee07 3a90 	vmov	s15, r3
 8001114:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001118:	eddf 6a63 	vldr	s13, [pc, #396]	@ 80012a8 <main+0x278>
 800111c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001120:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
			f_ay = vehicleState.AccY / MPU_ACCEL_SENS;
 8001124:	4b5f      	ldr	r3, [pc, #380]	@ (80012a4 <main+0x274>)
 8001126:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800112a:	ee07 3a90 	vmov	s15, r3
 800112e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001132:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 80012a8 <main+0x278>
 8001136:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800113a:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
			f_az = vehicleState.AccZ / MPU_ACCEL_SENS;
 800113e:	4b59      	ldr	r3, [pc, #356]	@ (80012a4 <main+0x274>)
 8001140:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001144:	ee07 3a90 	vmov	s15, r3
 8001148:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800114c:	eddf 6a56 	vldr	s13, [pc, #344]	@ 80012a8 <main+0x278>
 8001150:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001154:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

			f_gx = (vehicleState.GyroX / MPU_GYRO_SENS) * DEG_TO_RAD;
 8001158:	4b52      	ldr	r3, [pc, #328]	@ (80012a4 <main+0x274>)
 800115a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800115e:	ee07 3a90 	vmov	s15, r3
 8001162:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001166:	eddf 6a51 	vldr	s13, [pc, #324]	@ 80012ac <main+0x27c>
 800116a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800116e:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 80012b0 <main+0x280>
 8001172:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001176:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
			f_gy = (vehicleState.GyroY / MPU_GYRO_SENS) * DEG_TO_RAD;
 800117a:	4b4a      	ldr	r3, [pc, #296]	@ (80012a4 <main+0x274>)
 800117c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001188:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80012ac <main+0x27c>
 800118c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001190:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80012b0 <main+0x280>
 8001194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001198:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
			f_gz = (vehicleState.GyroZ / MPU_GYRO_SENS) * DEG_TO_RAD;
 800119c:	4b41      	ldr	r3, [pc, #260]	@ (80012a4 <main+0x274>)
 800119e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80011a2:	ee07 3a90 	vmov	s15, r3
 80011a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011aa:	eddf 6a40 	vldr	s13, [pc, #256]	@ 80012ac <main+0x27c>
 80011ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011b2:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80012b0 <main+0x280>
 80011b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ba:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

			// 4. Run MGDW Filter
			MadgwickUpdate(&rocketQ, f_ax, f_ay, f_az, f_gx, f_gy, f_gz);
 80011be:	edd7 2a12 	vldr	s5, [r7, #72]	@ 0x48
 80011c2:	ed97 2a13 	vldr	s4, [r7, #76]	@ 0x4c
 80011c6:	edd7 1a14 	vldr	s3, [r7, #80]	@ 0x50
 80011ca:	ed97 1a15 	vldr	s2, [r7, #84]	@ 0x54
 80011ce:	edd7 0a16 	vldr	s1, [r7, #88]	@ 0x58
 80011d2:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 80011d6:	4837      	ldr	r0, [pc, #220]	@ (80012b4 <main+0x284>)
 80011d8:	f000 f990 	bl	80014fc <MadgwickUpdate>
			MadgwickUpdate(&driftQ, f_ax, f_ay, f_az, f_gx, f_gy, f_gz);
 80011dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011e0:	edd7 2a12 	vldr	s5, [r7, #72]	@ 0x48
 80011e4:	ed97 2a13 	vldr	s4, [r7, #76]	@ 0x4c
 80011e8:	edd7 1a14 	vldr	s3, [r7, #80]	@ 0x50
 80011ec:	ed97 1a15 	vldr	s2, [r7, #84]	@ 0x54
 80011f0:	edd7 0a16 	vldr	s1, [r7, #88]	@ 0x58
 80011f4:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 80011f8:	4618      	mov	r0, r3
 80011fa:	f000 f97f 	bl	80014fc <MadgwickUpdate>

			// 5. Calculate Linear Acceleration (Gravity Removed)
			GravityCorrection(&rocketQ, &lx, &ly, &lz, f_ax, f_ay, f_az);
 80011fe:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001202:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001206:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800120a:	ed97 1a15 	vldr	s2, [r7, #84]	@ 0x54
 800120e:	edd7 0a16 	vldr	s1, [r7, #88]	@ 0x58
 8001212:	ed97 0a17 	vldr	s0, [r7, #92]	@ 0x5c
 8001216:	4827      	ldr	r0, [pc, #156]	@ (80012b4 <main+0x284>)
 8001218:	f000 f8fa 	bl	8001410 <GravityCorrection>

			// 6. Run Kalman
			KPredict(&kZ, lz * 9.81f, dt);
 800121c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001220:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80012b8 <main+0x288>
 8001224:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	edd7 0a18 	vldr	s1, [r7, #96]	@ 0x60
 800122e:	eeb0 0a67 	vmov.f32	s0, s15
 8001232:	4618      	mov	r0, r3
 8001234:	f000 f844 	bl	80012c0 <KPredict>

			printf("Z_Pos: %.2f m | Z_Vel: %.2f m/s | Acc: %.2f g\r\n",
			                   kZ.pos, kZ.vel, lz);
 8001238:	687b      	ldr	r3, [r7, #4]
			printf("Z_Pos: %.2f m | Z_Vel: %.2f m/s | Acc: %.2f g\r\n",
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff f98c 	bl	8000558 <__aeabi_f2d>
 8001240:	4680      	mov	r8, r0
 8001242:	4689      	mov	r9, r1
			                   kZ.pos, kZ.vel, lz);
 8001244:	68bb      	ldr	r3, [r7, #8]
			printf("Z_Pos: %.2f m | Z_Vel: %.2f m/s | Acc: %.2f g\r\n",
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f986 	bl	8000558 <__aeabi_f2d>
 800124c:	4604      	mov	r4, r0
 800124e:	460d      	mov	r5, r1
 8001250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff f980 	bl	8000558 <__aeabi_f2d>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001260:	e9cd 4500 	strd	r4, r5, [sp]
 8001264:	4642      	mov	r2, r8
 8001266:	464b      	mov	r3, r9
 8001268:	4814      	ldr	r0, [pc, #80]	@ (80012bc <main+0x28c>)
 800126a:	f006 f81d 	bl	80072a8 <iprintf>

			last_tick = HAL_GetTick();
 800126e:	f001 fbd1 	bl	8002a14 <HAL_GetTick>
 8001272:	6678      	str	r0, [r7, #100]	@ 0x64
		if (HAL_GetTick() - last_tick > 10) {
 8001274:	e729      	b.n	80010ca <main+0x9a>
 8001276:	bf00      	nop
 8001278:	20000390 	.word	0x20000390
 800127c:	20000280 	.word	0x20000280
 8001280:	20000393 	.word	0x20000393
 8001284:	200002c8 	.word	0x200002c8
 8001288:	3c23d70a 	.word	0x3c23d70a
 800128c:	08009b34 	.word	0x08009b34
 8001290:	3dcccccd 	.word	0x3dcccccd
 8001294:	40020800 	.word	0x40020800
 8001298:	20000392 	.word	0x20000392
 800129c:	08009b00 	.word	0x08009b00
 80012a0:	20000310 	.word	0x20000310
 80012a4:	2000020c 	.word	0x2000020c
 80012a8:	45000000 	.word	0x45000000
 80012ac:	41833333 	.word	0x41833333
 80012b0:	3c8efa35 	.word	0x3c8efa35
 80012b4:	20000000 	.word	0x20000000
 80012b8:	411cf5c3 	.word	0x411cf5c3
 80012bc:	08009b04 	.word	0x08009b04

080012c0 <KPredict>:
	}
}

/* --- Sensor Fusion Algorithms --- */

void KPredict(KState *k, float acc, float dt) {
 80012c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012c4:	b08a      	sub	sp, #40	@ 0x28
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	60f8      	str	r0, [r7, #12]
 80012ca:	ed87 0a02 	vstr	s0, [r7, #8]
 80012ce:	edc7 0a01 	vstr	s1, [r7, #4]
	float dt2 = dt*dt;
 80012d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012d6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80012da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	// 	state
	k->pos=k->pos+k->vel*dt+0.5*acc*dt2;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	ed93 7a00 	vldr	s14, [r3]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	edd3 6a01 	vldr	s13, [r3, #4]
 80012ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80012ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012f6:	ee17 0a90 	vmov	r0, s15
 80012fa:	f7ff f92d 	bl	8000558 <__aeabi_f2d>
 80012fe:	4604      	mov	r4, r0
 8001300:	460d      	mov	r5, r1
 8001302:	68b8      	ldr	r0, [r7, #8]
 8001304:	f7ff f928 	bl	8000558 <__aeabi_f2d>
 8001308:	f04f 0200 	mov.w	r2, #0
 800130c:	4b3f      	ldr	r3, [pc, #252]	@ (800140c <KPredict+0x14c>)
 800130e:	f7ff f97b 	bl	8000608 <__aeabi_dmul>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4690      	mov	r8, r2
 8001318:	4699      	mov	r9, r3
 800131a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800131c:	f7ff f91c 	bl	8000558 <__aeabi_f2d>
 8001320:	4602      	mov	r2, r0
 8001322:	460b      	mov	r3, r1
 8001324:	4640      	mov	r0, r8
 8001326:	4649      	mov	r1, r9
 8001328:	f7ff f96e 	bl	8000608 <__aeabi_dmul>
 800132c:	4602      	mov	r2, r0
 800132e:	460b      	mov	r3, r1
 8001330:	4620      	mov	r0, r4
 8001332:	4629      	mov	r1, r5
 8001334:	f7fe ffb2 	bl	800029c <__adddf3>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4610      	mov	r0, r2
 800133e:	4619      	mov	r1, r3
 8001340:	f7ff fc5a 	bl	8000bf8 <__aeabi_d2f>
 8001344:	4602      	mov	r2, r0
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	601a      	str	r2, [r3, #0]
	k->vel=k->vel+acc*dt;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001350:	edd7 6a02 	vldr	s13, [r7, #8]
 8001354:	edd7 7a01 	vldr	s15, [r7, #4]
 8001358:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800135c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	edc3 7a01 	vstr	s15, [r3, #4]
	// 	error
	float p00 = k->P[0][0];
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	623b      	str	r3, [r7, #32]
	float p01 = k->P[0][1];
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	61fb      	str	r3, [r7, #28]
	float p10 = k->P[1][0];
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	691b      	ldr	r3, [r3, #16]
 8001376:	61bb      	str	r3, [r7, #24]
	float p11 = k->P[1][1];
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	617b      	str	r3, [r7, #20]

	k->P[0][0] = p00+(p10+p01*dt)+p11*dt2+k->Q[0];
 800137e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001382:	edd7 7a01 	vldr	s15, [r7, #4]
 8001386:	ee27 7a27 	vmul.f32	s14, s14, s15
 800138a:	edd7 7a06 	vldr	s15, [r7, #24]
 800138e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001392:	edd7 7a08 	vldr	s15, [r7, #32]
 8001396:	ee37 7a27 	vadd.f32	s14, s14, s15
 800139a:	edd7 6a05 	vldr	s13, [r7, #20]
 800139e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	edd3 7a06 	vldr	s15, [r3, #24]
 80013b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	edc3 7a02 	vstr	s15, [r3, #8]
	k->P[0][1] = p01+p11*dt;
 80013ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80013be:	edd7 7a01 	vldr	s15, [r7, #4]
 80013c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80013ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	edc3 7a03 	vstr	s15, [r3, #12]
	k->P[1][0] = p10+p11*dt;
 80013d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80013d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80013e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	edc3 7a04 	vstr	s15, [r3, #16]
	k->P[1][1] = p11+k->Q[1];
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	ed93 7a07 	vldr	s14, [r3, #28]
 80013f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80013f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	edc3 7a05 	vstr	s15, [r3, #20]

}
 8001402:	bf00      	nop
 8001404:	3728      	adds	r7, #40	@ 0x28
 8001406:	46bd      	mov	sp, r7
 8001408:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800140c:	3fe00000 	.word	0x3fe00000

08001410 <GravityCorrection>:

void GravityCorrection(Quaternion_t *q, float *lx, float *ly, float *lz, float ax, float ay, float az) {
 8001410:	b480      	push	{r7}
 8001412:	b091      	sub	sp, #68	@ 0x44
 8001414:	af00      	add	r7, sp, #0
 8001416:	61f8      	str	r0, [r7, #28]
 8001418:	61b9      	str	r1, [r7, #24]
 800141a:	617a      	str	r2, [r7, #20]
 800141c:	613b      	str	r3, [r7, #16]
 800141e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001422:	edc7 0a02 	vstr	s1, [r7, #8]
 8001426:	ed87 1a01 	vstr	s2, [r7, #4]
	float gx, gy, gz;
	float q0 = q->q0, q1 = q->q1, q2 = q->q2, q3 = q->q3;
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	637b      	str	r3, [r7, #52]	@ 0x34
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	633b      	str	r3, [r7, #48]	@ 0x30

	// Estimated gravity direction
	gx = 2.0f * (q1 * q3 - q0 * q2);
 8001442:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001446:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800144a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800144e:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8001452:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001456:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800145a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001462:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	gy = 2.0f * (q0 * q1 + q2 * q3);
 8001466:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800146a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800146e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001472:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8001476:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800147a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800147e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001482:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001486:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	gz = q0 * q0 - q1 * q1 - q2 * q2 + q3 * q3;
 800148a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800148e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001492:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001496:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800149a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800149e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80014a2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014aa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80014ae:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	*lx = ax - gx;
 80014ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80014be:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80014c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	edc3 7a00 	vstr	s15, [r3]
	*ly = ay - gy;
 80014cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80014d0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80014d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	edc3 7a00 	vstr	s15, [r3]
	*lz = az - gz;
 80014de:	ed97 7a01 	vldr	s14, [r7, #4]
 80014e2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80014e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	edc3 7a00 	vstr	s15, [r3]
}
 80014f0:	bf00      	nop
 80014f2:	3744      	adds	r7, #68	@ 0x44
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <MadgwickUpdate>:

void MadgwickUpdate(Quaternion_t *q, float ax, float ay, float az, float gx, float gy, float gz) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b0a4      	sub	sp, #144	@ 0x90
 8001500:	af00      	add	r7, sp, #0
 8001502:	61f8      	str	r0, [r7, #28]
 8001504:	ed87 0a06 	vstr	s0, [r7, #24]
 8001508:	edc7 0a05 	vstr	s1, [r7, #20]
 800150c:	ed87 1a04 	vstr	s2, [r7, #16]
 8001510:	edc7 1a03 	vstr	s3, [r7, #12]
 8001514:	ed87 2a02 	vstr	s4, [r7, #8]
 8001518:	edc7 2a01 	vstr	s5, [r7, #4]
	float q0 = q->q0, q1 = q->q1, q2 = q->q2, q3 = q->q3;
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	677b      	str	r3, [r7, #116]	@ 0x74
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	673b      	str	r3, [r7, #112]	@ 0x70
	float norm, s0, s1, s2, s3, qDot1, qDot2, qDot3, qDot4;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8001534:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001538:	eeb1 7a67 	vneg.f32	s14, s15
 800153c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001540:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001544:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8001548:	edd7 7a02 	vldr	s15, [r7, #8]
 800154c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001550:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001554:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8001558:	edd7 7a01 	vldr	s15, [r7, #4]
 800155c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001560:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001564:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001568:	ee67 7a87 	vmul.f32	s15, s15, s14
 800156c:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
	qDot2 = 0.5f * ( q0 * gx + q2 * gz - q3 * gy);
 8001570:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001574:	edd7 7a03 	vldr	s15, [r7, #12]
 8001578:	ee27 7a27 	vmul.f32	s14, s14, s15
 800157c:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8001580:	edd7 7a01 	vldr	s15, [r7, #4]
 8001584:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001588:	ee37 7a27 	vadd.f32	s14, s14, s15
 800158c:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8001590:	edd7 7a02 	vldr	s15, [r7, #8]
 8001594:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001598:	ee77 7a67 	vsub.f32	s15, s14, s15
 800159c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80015a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015a4:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
	qDot3 = 0.5f * ( q0 * gy - q1 * gz + q3 * gx);
 80015a8:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80015ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80015b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015b4:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 80015b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80015bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015c4:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80015d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015dc:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
	qDot4 = 0.5f * ( q0 * gz + q1 * gy - q2 * gx);
 80015e0:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80015e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80015e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015ec:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 80015f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80015f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015fc:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8001600:	edd7 7a03 	vldr	s15, [r7, #12]
 8001604:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001608:	ee77 7a67 	vsub.f32	s15, s14, s15
 800160c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001610:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001614:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80

	// Compute feedback only if accelerometer measurement valid
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001618:	edd7 7a06 	vldr	s15, [r7, #24]
 800161c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001624:	d10e      	bne.n	8001644 <MadgwickUpdate+0x148>
 8001626:	edd7 7a05 	vldr	s15, [r7, #20]
 800162a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800162e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001632:	d107      	bne.n	8001644 <MadgwickUpdate+0x148>
 8001634:	edd7 7a04 	vldr	s15, [r7, #16]
 8001638:	eef5 7a40 	vcmp.f32	s15, #0.0
 800163c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001640:	f000 81cd 	beq.w	80019de <MadgwickUpdate+0x4e2>
		// Normalise accelerometer measurement
		norm = sqrtf(ax * ax + ay * ay + az * az);
 8001644:	edd7 7a06 	vldr	s15, [r7, #24]
 8001648:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800164c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001650:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001654:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001658:	edd7 7a04 	vldr	s15, [r7, #16]
 800165c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001664:	eeb0 0a67 	vmov.f32	s0, s15
 8001668:	f004 fa4a 	bl	8005b00 <sqrtf>
 800166c:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
		if (norm == 0.0f) return;
 8001670:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001674:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167c:	f000 8230 	beq.w	8001ae0 <MadgwickUpdate+0x5e4>
		ax /= norm; ay /= norm; az /= norm;
 8001680:	edd7 6a06 	vldr	s13, [r7, #24]
 8001684:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001688:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800168c:	edc7 7a06 	vstr	s15, [r7, #24]
 8001690:	edd7 6a05 	vldr	s13, [r7, #20]
 8001694:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001698:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800169c:	edc7 7a05 	vstr	s15, [r7, #20]
 80016a0:	edd7 6a04 	vldr	s13, [r7, #16]
 80016a4:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80016a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ac:	edc7 7a04 	vstr	s15, [r7, #16]

		// Gradient decent algorithm corrective step
		float _2q0 = 2.0f * q0, _2q1 = 2.0f * q1, _2q2 = 2.0f * q2, _2q3 = 2.0f * q3;
 80016b0:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80016b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016b8:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
 80016bc:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80016c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016c4:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
 80016c8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80016cc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016d0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
 80016d4:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80016d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016dc:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		float _4q0 = 4.0f * q0, _4q1 = 4.0f * q1, _4q2 = 4.0f * q2;
 80016e0:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80016e4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80016e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ec:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
 80016f0:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80016f4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80016f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016fc:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
 8001700:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001704:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001708:	ee67 7a87 	vmul.f32	s15, s15, s14
 800170c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		float _8q1 = 8.0f * q1, _8q2 = 8.0f * q2;
 8001710:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001714:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001718:	ee67 7a87 	vmul.f32	s15, s15, s14
 800171c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
 8001720:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001724:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8001728:	ee67 7a87 	vmul.f32	s15, s15, s14
 800172c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		float q0q0 = q0 * q0, q1q1 = q1 * q1, q2q2 = q2 * q2, q3q3 = q3 * q3;
 8001730:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001734:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001738:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 800173c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001740:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001744:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 8001748:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800174c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001750:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8001754:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001758:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800175c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8001760:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001764:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001768:	ee27 7a27 	vmul.f32	s14, s14, s15
 800176c:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 8001770:	edd7 7a06 	vldr	s15, [r7, #24]
 8001774:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001778:	ee37 7a27 	vadd.f32	s14, s14, s15
 800177c:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001780:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001784:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001788:	ee37 7a27 	vadd.f32	s14, s14, s15
 800178c:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8001790:	edd7 7a05 	vldr	s15, [r7, #20]
 8001794:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800179c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80017a0:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80017a4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80017a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017ac:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 80017b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80017b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017bc:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80017c0:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80017c4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80017c8:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80017cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017d4:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 80017d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80017dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017e4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80017e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017ec:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80017f0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80017f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017fc:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8001800:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001804:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001808:	ee37 7a27 	vadd.f32	s14, s14, s15
 800180c:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001810:	edd7 7a04 	vldr	s15, [r7, #16]
 8001814:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8001820:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001824:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001828:	ee27 7a87 	vmul.f32	s14, s15, s14
 800182c:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001830:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001834:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8001838:	edd7 7a06 	vldr	s15, [r7, #24]
 800183c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001840:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001844:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8001848:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800184c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001850:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001854:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 8001858:	edd7 7a05 	vldr	s15, [r7, #20]
 800185c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001860:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001864:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001868:	ee37 7a67 	vsub.f32	s14, s14, s15
 800186c:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8001870:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001874:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001878:	ee37 7a27 	vadd.f32	s14, s14, s15
 800187c:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8001880:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001884:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001888:	ee37 7a27 	vadd.f32	s14, s14, s15
 800188c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8001890:	edd7 7a04 	vldr	s15, [r7, #16]
 8001894:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001898:	ee77 7a27 	vadd.f32	s15, s14, s15
 800189c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80018a0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80018a4:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80018a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018ac:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80018b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018b4:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 80018b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80018bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018c4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80018c8:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80018cc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80018d0:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80018d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018dc:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 80018e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80018e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018ec:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		norm = sqrtf(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3);
 80018f0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018f4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80018f8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80018fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001904:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001908:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800190c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001910:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001914:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001918:	ee77 7a27 	vadd.f32	s15, s14, s15
 800191c:	eeb0 0a67 	vmov.f32	s0, s15
 8001920:	f004 f8ee 	bl	8005b00 <sqrtf>
 8001924:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
		if (norm > 0.0f) {
 8001928:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800192c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001934:	dd53      	ble.n	80019de <MadgwickUpdate+0x4e2>
			s0 /= norm; s1 /= norm; s2 /= norm; s3 /= norm;
 8001936:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800193a:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 800193e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001942:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
 8001946:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 800194a:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 800194e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001952:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8001956:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800195a:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 800195e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001962:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8001966:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800196a:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 800196e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001972:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			qDot1 -= q->beta * s0;
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	ed93 7a04 	vldr	s14, [r3, #16]
 800197c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001980:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001984:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8001988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800198c:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
			qDot2 -= q->beta * s1;
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	ed93 7a04 	vldr	s14, [r3, #16]
 8001996:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800199a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800199e:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80019a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
			qDot3 -= q->beta * s2;
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	ed93 7a04 	vldr	s14, [r3, #16]
 80019b0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80019b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b8:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 80019bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019c0:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
			qDot4 -= q->beta * s3;
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	ed93 7a04 	vldr	s14, [r3, #16]
 80019ca:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80019ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d2:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80019d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019da:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		}
	}

	// Integrate to yield quaternion
	float dt = 1.0f / q->sampleFreq;
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	ed93 7a05 	vldr	s14, [r3, #20]
 80019e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80019e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	q0 += qDot1 * dt;
 80019f0:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80019f4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80019f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fc:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001a00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a04:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	q1 += qDot2 * dt;
 8001a08:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8001a0c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a14:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001a18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a1c:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
	q2 += qDot3 * dt;
 8001a20:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001a24:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2c:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8001a30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a34:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
	q3 += qDot4 * dt;
 8001a38:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8001a3c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a44:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8001a48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a4c:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

	// Normalise quaternion
	norm = sqrtf(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001a50:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001a54:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001a58:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001a5c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a64:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001a68:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a70:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001a74:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a80:	f004 f83e 	bl	8005b00 <sqrtf>
 8001a84:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
	if (norm > 0.0f) {
 8001a88:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001a8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a94:	dd25      	ble.n	8001ae2 <MadgwickUpdate+0x5e6>
		q->q0 = q0 / norm;
 8001a96:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 8001a9a:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001a9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	edc3 7a00 	vstr	s15, [r3]
		q->q1 = q1 / norm;
 8001aa8:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 8001aac:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001ab0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ab4:	69fb      	ldr	r3, [r7, #28]
 8001ab6:	edc3 7a01 	vstr	s15, [r3, #4]
		q->q2 = q2 / norm;
 8001aba:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8001abe:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001ac2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	edc3 7a02 	vstr	s15, [r3, #8]
		q->q3 = q3 / norm;
 8001acc:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8001ad0:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001ad4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	edc3 7a03 	vstr	s15, [r3, #12]
 8001ade:	e000      	b.n	8001ae2 <MadgwickUpdate+0x5e6>
		if (norm == 0.0f) return;
 8001ae0:	bf00      	nop
	}
}
 8001ae2:	3790      	adds	r7, #144	@ 0x90
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <USART2_IRQHandler>:

/* --- Interrupt Handlers --- */

void USART2_IRQHandler(void) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8001aec:	4802      	ldr	r0, [pc, #8]	@ (8001af8 <USART2_IRQHandler+0x10>)
 8001aee:	f003 f899 	bl	8004c24 <HAL_UART_IRQHandler>
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	200002c8 	.word	0x200002c8

08001afc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
	// GPS Handling
	if (huart->Instance == USART1) {
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a39      	ldr	r2, [pc, #228]	@ (8001bf0 <HAL_UART_RxCpltCallback+0xf4>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d129      	bne.n	8001b62 <HAL_UART_RxCpltCallback+0x66>
		if (gps_rx_char == '\n' || nmea_idx >= NMEA_BUFFER_SIZE - 1) {
 8001b0e:	4b39      	ldr	r3, [pc, #228]	@ (8001bf4 <HAL_UART_RxCpltCallback+0xf8>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b0a      	cmp	r3, #10
 8001b14:	d003      	beq.n	8001b1e <HAL_UART_RxCpltCallback+0x22>
 8001b16:	4b38      	ldr	r3, [pc, #224]	@ (8001bf8 <HAL_UART_RxCpltCallback+0xfc>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	2b7e      	cmp	r3, #126	@ 0x7e
 8001b1c:	d90c      	bls.n	8001b38 <HAL_UART_RxCpltCallback+0x3c>
			nmea_buffer[nmea_idx] = '\0';
 8001b1e:	4b36      	ldr	r3, [pc, #216]	@ (8001bf8 <HAL_UART_RxCpltCallback+0xfc>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	461a      	mov	r2, r3
 8001b24:	4b35      	ldr	r3, [pc, #212]	@ (8001bfc <HAL_UART_RxCpltCallback+0x100>)
 8001b26:	2100      	movs	r1, #0
 8001b28:	5499      	strb	r1, [r3, r2]
			gps_data_ready = 1;
 8001b2a:	4b35      	ldr	r3, [pc, #212]	@ (8001c00 <HAL_UART_RxCpltCallback+0x104>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	701a      	strb	r2, [r3, #0]
			nmea_idx = 0;
 8001b30:	4b31      	ldr	r3, [pc, #196]	@ (8001bf8 <HAL_UART_RxCpltCallback+0xfc>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]
 8001b36:	e00e      	b.n	8001b56 <HAL_UART_RxCpltCallback+0x5a>
		} else if (gps_rx_char != '\r') {
 8001b38:	4b2e      	ldr	r3, [pc, #184]	@ (8001bf4 <HAL_UART_RxCpltCallback+0xf8>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b0d      	cmp	r3, #13
 8001b3e:	d00a      	beq.n	8001b56 <HAL_UART_RxCpltCallback+0x5a>
			nmea_buffer[nmea_idx++] = gps_rx_char;
 8001b40:	4b2d      	ldr	r3, [pc, #180]	@ (8001bf8 <HAL_UART_RxCpltCallback+0xfc>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	b2d1      	uxtb	r1, r2
 8001b48:	4a2b      	ldr	r2, [pc, #172]	@ (8001bf8 <HAL_UART_RxCpltCallback+0xfc>)
 8001b4a:	7011      	strb	r1, [r2, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b29      	ldr	r3, [pc, #164]	@ (8001bf4 <HAL_UART_RxCpltCallback+0xf8>)
 8001b50:	7819      	ldrb	r1, [r3, #0]
 8001b52:	4b2a      	ldr	r3, [pc, #168]	@ (8001bfc <HAL_UART_RxCpltCallback+0x100>)
 8001b54:	5499      	strb	r1, [r3, r2]
		}
		HAL_UART_Receive_IT(&huart1, &gps_rx_char, 1);
 8001b56:	2201      	movs	r2, #1
 8001b58:	4926      	ldr	r1, [pc, #152]	@ (8001bf4 <HAL_UART_RxCpltCallback+0xf8>)
 8001b5a:	482a      	ldr	r0, [pc, #168]	@ (8001c04 <HAL_UART_RxCpltCallback+0x108>)
 8001b5c:	f003 f83d 	bl	8004bda <HAL_UART_Receive_IT>
			baro_state = 0;
			break;
		}
		HAL_UART_Receive_IT(&huart2, &baro_rx_byte, 1);
	}
}
 8001b60:	e041      	b.n	8001be6 <HAL_UART_RxCpltCallback+0xea>
	else if (huart->Instance == USART2) {
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a28      	ldr	r2, [pc, #160]	@ (8001c08 <HAL_UART_RxCpltCallback+0x10c>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d13c      	bne.n	8001be6 <HAL_UART_RxCpltCallback+0xea>
		switch (baro_state) {
 8001b6c:	4b27      	ldr	r3, [pc, #156]	@ (8001c0c <HAL_UART_RxCpltCallback+0x110>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d024      	beq.n	8001bbe <HAL_UART_RxCpltCallback+0xc2>
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	dc31      	bgt.n	8001bdc <HAL_UART_RxCpltCallback+0xe0>
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d002      	beq.n	8001b82 <HAL_UART_RxCpltCallback+0x86>
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d00b      	beq.n	8001b98 <HAL_UART_RxCpltCallback+0x9c>
 8001b80:	e02c      	b.n	8001bdc <HAL_UART_RxCpltCallback+0xe0>
			if (baro_rx_byte == BARO_HEADER) {
 8001b82:	4b23      	ldr	r3, [pc, #140]	@ (8001c10 <HAL_UART_RxCpltCallback+0x114>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2bbb      	cmp	r3, #187	@ 0xbb
 8001b88:	d125      	bne.n	8001bd6 <HAL_UART_RxCpltCallback+0xda>
				baro_idx = 0;
 8001b8a:	4b22      	ldr	r3, [pc, #136]	@ (8001c14 <HAL_UART_RxCpltCallback+0x118>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	701a      	strb	r2, [r3, #0]
				baro_state = 1;
 8001b90:	4b1e      	ldr	r3, [pc, #120]	@ (8001c0c <HAL_UART_RxCpltCallback+0x110>)
 8001b92:	2201      	movs	r2, #1
 8001b94:	701a      	strb	r2, [r3, #0]
			break;
 8001b96:	e01e      	b.n	8001bd6 <HAL_UART_RxCpltCallback+0xda>
			baro_buffer[baro_idx++] = baro_rx_byte;
 8001b98:	4b1e      	ldr	r3, [pc, #120]	@ (8001c14 <HAL_UART_RxCpltCallback+0x118>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	1c5a      	adds	r2, r3, #1
 8001b9e:	b2d1      	uxtb	r1, r2
 8001ba0:	4a1c      	ldr	r2, [pc, #112]	@ (8001c14 <HAL_UART_RxCpltCallback+0x118>)
 8001ba2:	7011      	strb	r1, [r2, #0]
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c10 <HAL_UART_RxCpltCallback+0x114>)
 8001ba8:	7819      	ldrb	r1, [r3, #0]
 8001baa:	4b1b      	ldr	r3, [pc, #108]	@ (8001c18 <HAL_UART_RxCpltCallback+0x11c>)
 8001bac:	5499      	strb	r1, [r3, r2]
			if (baro_idx >= 4) baro_state = 2;
 8001bae:	4b19      	ldr	r3, [pc, #100]	@ (8001c14 <HAL_UART_RxCpltCallback+0x118>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b03      	cmp	r3, #3
 8001bb4:	d911      	bls.n	8001bda <HAL_UART_RxCpltCallback+0xde>
 8001bb6:	4b15      	ldr	r3, [pc, #84]	@ (8001c0c <HAL_UART_RxCpltCallback+0x110>)
 8001bb8:	2202      	movs	r2, #2
 8001bba:	701a      	strb	r2, [r3, #0]
			break;
 8001bbc:	e00d      	b.n	8001bda <HAL_UART_RxCpltCallback+0xde>
			if (baro_rx_byte == BARO_FOOTER) {
 8001bbe:	4b14      	ldr	r3, [pc, #80]	@ (8001c10 <HAL_UART_RxCpltCallback+0x114>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b55      	cmp	r3, #85	@ 0x55
 8001bc4:	d103      	bne.n	8001bce <HAL_UART_RxCpltCallback+0xd2>
				memcpy(&vehicleState.BaroAlt, baro_buffer, 4);
 8001bc6:	4b14      	ldr	r3, [pc, #80]	@ (8001c18 <HAL_UART_RxCpltCallback+0x11c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a14      	ldr	r2, [pc, #80]	@ (8001c1c <HAL_UART_RxCpltCallback+0x120>)
 8001bcc:	61d3      	str	r3, [r2, #28]
			baro_state = 0;
 8001bce:	4b0f      	ldr	r3, [pc, #60]	@ (8001c0c <HAL_UART_RxCpltCallback+0x110>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	701a      	strb	r2, [r3, #0]
			break;
 8001bd4:	e002      	b.n	8001bdc <HAL_UART_RxCpltCallback+0xe0>
			break;
 8001bd6:	bf00      	nop
 8001bd8:	e000      	b.n	8001bdc <HAL_UART_RxCpltCallback+0xe0>
			break;
 8001bda:	bf00      	nop
		HAL_UART_Receive_IT(&huart2, &baro_rx_byte, 1);
 8001bdc:	2201      	movs	r2, #1
 8001bde:	490c      	ldr	r1, [pc, #48]	@ (8001c10 <HAL_UART_RxCpltCallback+0x114>)
 8001be0:	480f      	ldr	r0, [pc, #60]	@ (8001c20 <HAL_UART_RxCpltCallback+0x124>)
 8001be2:	f002 fffa 	bl	8004bda <HAL_UART_Receive_IT>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40011000 	.word	0x40011000
 8001bf4:	20000390 	.word	0x20000390
 8001bf8:	20000391 	.word	0x20000391
 8001bfc:	20000310 	.word	0x20000310
 8001c00:	20000392 	.word	0x20000392
 8001c04:	20000280 	.word	0x20000280
 8001c08:	40004400 	.word	0x40004400
 8001c0c:	20000399 	.word	0x20000399
 8001c10:	20000393 	.word	0x20000393
 8001c14:	20000398 	.word	0x20000398
 8001c18:	20000394 	.word	0x20000394
 8001c1c:	2000020c 	.word	0x2000020c
 8001c20:	200002c8 	.word	0x200002c8

08001c24 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
	volatile uint32_t er = HAL_UART_GetError(huart); // Clear Flags
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f003 fab9 	bl	80051a4 <HAL_UART_GetError>
 8001c32:	4603      	mov	r3, r0
 8001c34:	60fb      	str	r3, [r7, #12]
	(void)er;
 8001c36:	68fb      	ldr	r3, [r7, #12]
	if (huart->Instance == USART2) HAL_UART_Receive_IT(&huart2, &baro_rx_byte, 1);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c68 <HAL_UART_ErrorCallback+0x44>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d104      	bne.n	8001c4c <HAL_UART_ErrorCallback+0x28>
 8001c42:	2201      	movs	r2, #1
 8001c44:	4909      	ldr	r1, [pc, #36]	@ (8001c6c <HAL_UART_ErrorCallback+0x48>)
 8001c46:	480a      	ldr	r0, [pc, #40]	@ (8001c70 <HAL_UART_ErrorCallback+0x4c>)
 8001c48:	f002 ffc7 	bl	8004bda <HAL_UART_Receive_IT>
	if (huart->Instance == USART1) HAL_UART_Receive_IT(&huart1, &gps_rx_char, 1);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a08      	ldr	r2, [pc, #32]	@ (8001c74 <HAL_UART_ErrorCallback+0x50>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d104      	bne.n	8001c60 <HAL_UART_ErrorCallback+0x3c>
 8001c56:	2201      	movs	r2, #1
 8001c58:	4907      	ldr	r1, [pc, #28]	@ (8001c78 <HAL_UART_ErrorCallback+0x54>)
 8001c5a:	4808      	ldr	r0, [pc, #32]	@ (8001c7c <HAL_UART_ErrorCallback+0x58>)
 8001c5c:	f002 ffbd 	bl	8004bda <HAL_UART_Receive_IT>
}
 8001c60:	bf00      	nop
 8001c62:	3710      	adds	r7, #16
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40004400 	.word	0x40004400
 8001c6c:	20000393 	.word	0x20000393
 8001c70:	200002c8 	.word	0x200002c8
 8001c74:	40011000 	.word	0x40011000
 8001c78:	20000390 	.word	0x20000390
 8001c7c:	20000280 	.word	0x20000280

08001c80 <_write>:

/* --- Hardware Drivers & Helpers --- */

// Redirect printf to UART2
int _write(int file, char *ptr, int len) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	f04f 33ff 	mov.w	r3, #4294967295
 8001c94:	68b9      	ldr	r1, [r7, #8]
 8001c96:	4804      	ldr	r0, [pc, #16]	@ (8001ca8 <_write+0x28>)
 8001c98:	f002 ff14 	bl	8004ac4 <HAL_UART_Transmit>
	return len;
 8001c9c:	687b      	ldr	r3, [r7, #4]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200002c8 	.word	0x200002c8

08001cac <MPU6050_Init>:

uint8_t MPU6050_Init(void) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af04      	add	r7, sp, #16
	uint8_t check, data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU_REG_WHO_AM_I, 1, &check, 1, 1000);
 8001cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cb6:	9302      	str	r3, [sp, #8]
 8001cb8:	2301      	movs	r3, #1
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	1dfb      	adds	r3, r7, #7
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	2275      	movs	r2, #117	@ 0x75
 8001cc4:	21d0      	movs	r1, #208	@ 0xd0
 8001cc6:	481d      	ldr	r0, [pc, #116]	@ (8001d3c <MPU6050_Init+0x90>)
 8001cc8:	f001 fc6e 	bl	80035a8 <HAL_I2C_Mem_Read>

	if (check == 0x68) {
 8001ccc:	79fb      	ldrb	r3, [r7, #7]
 8001cce:	2b68      	cmp	r3, #104	@ 0x68
 8001cd0:	d12e      	bne.n	8001d30 <MPU6050_Init+0x84>
		data = 0x00; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU_REG_PWR_MGMT_1, 1, &data, 1, 1000);
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	71bb      	strb	r3, [r7, #6]
 8001cd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cda:	9302      	str	r3, [sp, #8]
 8001cdc:	2301      	movs	r3, #1
 8001cde:	9301      	str	r3, [sp, #4]
 8001ce0:	1dbb      	adds	r3, r7, #6
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	226b      	movs	r2, #107	@ 0x6b
 8001ce8:	21d0      	movs	r1, #208	@ 0xd0
 8001cea:	4814      	ldr	r0, [pc, #80]	@ (8001d3c <MPU6050_Init+0x90>)
 8001cec:	f001 fb62 	bl	80033b4 <HAL_I2C_Mem_Write>
		data = 0x18; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU_REG_GYRO_CONFIG, 1, &data, 1, 1000);
 8001cf0:	2318      	movs	r3, #24
 8001cf2:	71bb      	strb	r3, [r7, #6]
 8001cf4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cf8:	9302      	str	r3, [sp, #8]
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	9301      	str	r3, [sp, #4]
 8001cfe:	1dbb      	adds	r3, r7, #6
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2301      	movs	r3, #1
 8001d04:	221b      	movs	r2, #27
 8001d06:	21d0      	movs	r1, #208	@ 0xd0
 8001d08:	480c      	ldr	r0, [pc, #48]	@ (8001d3c <MPU6050_Init+0x90>)
 8001d0a:	f001 fb53 	bl	80033b4 <HAL_I2C_Mem_Write>
		data = 0x18; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU_REG_ACCEL_CONFIG, 1, &data, 1, 1000);
 8001d0e:	2318      	movs	r3, #24
 8001d10:	71bb      	strb	r3, [r7, #6]
 8001d12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d16:	9302      	str	r3, [sp, #8]
 8001d18:	2301      	movs	r3, #1
 8001d1a:	9301      	str	r3, [sp, #4]
 8001d1c:	1dbb      	adds	r3, r7, #6
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	2301      	movs	r3, #1
 8001d22:	221c      	movs	r2, #28
 8001d24:	21d0      	movs	r1, #208	@ 0xd0
 8001d26:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <MPU6050_Init+0x90>)
 8001d28:	f001 fb44 	bl	80033b4 <HAL_I2C_Mem_Write>
		return 0; // OK
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	e000      	b.n	8001d32 <MPU6050_Init+0x86>
	}
	return 1; // Error
 8001d30:	2301      	movs	r3, #1
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	2000022c 	.word	0x2000022c

08001d40 <MPU6050_Calibrate>:

void MPU6050_Calibrate(void) {
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b092      	sub	sp, #72	@ 0x48
 8001d44:	af04      	add	r7, sp, #16
	int32_t Aa[3] = {0}, Ag[3] = {0};
 8001d46:	f107 0320 	add.w	r3, r7, #32
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	f107 0314 	add.w	r3, r7, #20
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]
 8001d5a:	605a      	str	r2, [r3, #4]
 8001d5c:	609a      	str	r2, [r3, #8]
	uint8_t Rec[14];

	// Accumulate samples
	for (int i = 0; i < 1000; i++) {
 8001d5e:	2300      	movs	r3, #0
 8001d60:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d62:	e053      	b.n	8001e0c <MPU6050_Calibrate+0xcc>
		HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU_REG_ACCEL_XOUT_H, 1, Rec, 14, 100);
 8001d64:	2364      	movs	r3, #100	@ 0x64
 8001d66:	9302      	str	r3, [sp, #8]
 8001d68:	230e      	movs	r3, #14
 8001d6a:	9301      	str	r3, [sp, #4]
 8001d6c:	1d3b      	adds	r3, r7, #4
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	2301      	movs	r3, #1
 8001d72:	223b      	movs	r2, #59	@ 0x3b
 8001d74:	21d0      	movs	r1, #208	@ 0xd0
 8001d76:	488c      	ldr	r0, [pc, #560]	@ (8001fa8 <MPU6050_Calibrate+0x268>)
 8001d78:	f001 fc16 	bl	80035a8 <HAL_I2C_Mem_Read>
		Aa[0] += (int16_t)(Rec[0] << 8 | Rec[1]);
 8001d7c:	6a3b      	ldr	r3, [r7, #32]
 8001d7e:	793a      	ldrb	r2, [r7, #4]
 8001d80:	b212      	sxth	r2, r2
 8001d82:	0212      	lsls	r2, r2, #8
 8001d84:	b211      	sxth	r1, r2
 8001d86:	797a      	ldrb	r2, [r7, #5]
 8001d88:	b212      	sxth	r2, r2
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	b212      	sxth	r2, r2
 8001d8e:	4413      	add	r3, r2
 8001d90:	623b      	str	r3, [r7, #32]
		Aa[1] += (int16_t)(Rec[2] << 8 | Rec[3]);
 8001d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d94:	79ba      	ldrb	r2, [r7, #6]
 8001d96:	b212      	sxth	r2, r2
 8001d98:	0212      	lsls	r2, r2, #8
 8001d9a:	b211      	sxth	r1, r2
 8001d9c:	79fa      	ldrb	r2, [r7, #7]
 8001d9e:	b212      	sxth	r2, r2
 8001da0:	430a      	orrs	r2, r1
 8001da2:	b212      	sxth	r2, r2
 8001da4:	4413      	add	r3, r2
 8001da6:	627b      	str	r3, [r7, #36]	@ 0x24
		Aa[2] += (int16_t)(Rec[4] << 8 | Rec[5]);
 8001da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001daa:	7a3a      	ldrb	r2, [r7, #8]
 8001dac:	b212      	sxth	r2, r2
 8001dae:	0212      	lsls	r2, r2, #8
 8001db0:	b211      	sxth	r1, r2
 8001db2:	7a7a      	ldrb	r2, [r7, #9]
 8001db4:	b212      	sxth	r2, r2
 8001db6:	430a      	orrs	r2, r1
 8001db8:	b212      	sxth	r2, r2
 8001dba:	4413      	add	r3, r2
 8001dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
		Ag[0] += (int16_t)(Rec[8] << 8 | Rec[9]);
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	7b3a      	ldrb	r2, [r7, #12]
 8001dc2:	b212      	sxth	r2, r2
 8001dc4:	0212      	lsls	r2, r2, #8
 8001dc6:	b211      	sxth	r1, r2
 8001dc8:	7b7a      	ldrb	r2, [r7, #13]
 8001dca:	b212      	sxth	r2, r2
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	b212      	sxth	r2, r2
 8001dd0:	4413      	add	r3, r2
 8001dd2:	617b      	str	r3, [r7, #20]
		Ag[1] += (int16_t)(Rec[10] << 8 | Rec[11]);
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	7bba      	ldrb	r2, [r7, #14]
 8001dd8:	b212      	sxth	r2, r2
 8001dda:	0212      	lsls	r2, r2, #8
 8001ddc:	b211      	sxth	r1, r2
 8001dde:	7bfa      	ldrb	r2, [r7, #15]
 8001de0:	b212      	sxth	r2, r2
 8001de2:	430a      	orrs	r2, r1
 8001de4:	b212      	sxth	r2, r2
 8001de6:	4413      	add	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
		Ag[2] += (int16_t)(Rec[12] << 8 | Rec[13]);
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	7c3a      	ldrb	r2, [r7, #16]
 8001dee:	b212      	sxth	r2, r2
 8001df0:	0212      	lsls	r2, r2, #8
 8001df2:	b211      	sxth	r1, r2
 8001df4:	7c7a      	ldrb	r2, [r7, #17]
 8001df6:	b212      	sxth	r2, r2
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	b212      	sxth	r2, r2
 8001dfc:	4413      	add	r3, r2
 8001dfe:	61fb      	str	r3, [r7, #28]
		HAL_Delay(1);
 8001e00:	2001      	movs	r0, #1
 8001e02:	f000 fe13 	bl	8002a2c <HAL_Delay>
	for (int i = 0; i < 1000; i++) {
 8001e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e08:	3301      	adds	r3, #1
 8001e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e12:	dba7      	blt.n	8001d64 <MPU6050_Calibrate+0x24>
	}

	// Averages
	int16_t AvgX = Aa[0]/1000, AvgY = Aa[1]/1000, AvgZ = Aa[2]/1000;
 8001e14:	6a3b      	ldr	r3, [r7, #32]
 8001e16:	4a65      	ldr	r2, [pc, #404]	@ (8001fac <MPU6050_Calibrate+0x26c>)
 8001e18:	fb82 1203 	smull	r1, r2, r2, r3
 8001e1c:	1192      	asrs	r2, r2, #6
 8001e1e:	17db      	asrs	r3, r3, #31
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	867b      	strh	r3, [r7, #50]	@ 0x32
 8001e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e26:	4a61      	ldr	r2, [pc, #388]	@ (8001fac <MPU6050_Calibrate+0x26c>)
 8001e28:	fb82 1203 	smull	r1, r2, r2, r3
 8001e2c:	1192      	asrs	r2, r2, #6
 8001e2e:	17db      	asrs	r3, r3, #31
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	863b      	strh	r3, [r7, #48]	@ 0x30
 8001e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e36:	4a5d      	ldr	r2, [pc, #372]	@ (8001fac <MPU6050_Calibrate+0x26c>)
 8001e38:	fb82 1203 	smull	r1, r2, r2, r3
 8001e3c:	1192      	asrs	r2, r2, #6
 8001e3e:	17db      	asrs	r3, r3, #31
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	// Detect Vertical Axis
	if      (abs(AvgX) > abs(AvgY) && abs(AvgX) > abs(AvgZ)) { Vertical_Axis = 0; Vertical_Sign = (AvgX > 0) ? 1 : -1; }
 8001e44:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	bfb8      	it	lt
 8001e4c:	425b      	neglt	r3, r3
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	bfb8      	it	lt
 8001e58:	425b      	neglt	r3, r3
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d91b      	bls.n	8001e98 <MPU6050_Calibrate+0x158>
 8001e60:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	bfb8      	it	lt
 8001e68:	425b      	neglt	r3, r3
 8001e6a:	b29a      	uxth	r2, r3
 8001e6c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	bfb8      	it	lt
 8001e74:	425b      	neglt	r3, r3
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d90d      	bls.n	8001e98 <MPU6050_Calibrate+0x158>
 8001e7c:	4b4c      	ldr	r3, [pc, #304]	@ (8001fb0 <MPU6050_Calibrate+0x270>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	701a      	strb	r2, [r3, #0]
 8001e82:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	dd01      	ble.n	8001e8e <MPU6050_Calibrate+0x14e>
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	e001      	b.n	8001e92 <MPU6050_Calibrate+0x152>
 8001e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e92:	4b48      	ldr	r3, [pc, #288]	@ (8001fb4 <MPU6050_Calibrate+0x274>)
 8001e94:	701a      	strb	r2, [r3, #0]
 8001e96:	e036      	b.n	8001f06 <MPU6050_Calibrate+0x1c6>
	else if (abs(AvgY) > abs(AvgX) && abs(AvgY) > abs(AvgZ)) { Vertical_Axis = 1; Vertical_Sign = (AvgY > 0) ? 1 : -1; }
 8001e98:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	bfb8      	it	lt
 8001ea0:	425b      	neglt	r3, r3
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	bfb8      	it	lt
 8001eac:	425b      	neglt	r3, r3
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d91b      	bls.n	8001eec <MPU6050_Calibrate+0x1ac>
 8001eb4:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	bfb8      	it	lt
 8001ebc:	425b      	neglt	r3, r3
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	bfb8      	it	lt
 8001ec8:	425b      	neglt	r3, r3
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d90d      	bls.n	8001eec <MPU6050_Calibrate+0x1ac>
 8001ed0:	4b37      	ldr	r3, [pc, #220]	@ (8001fb0 <MPU6050_Calibrate+0x270>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	701a      	strb	r2, [r3, #0]
 8001ed6:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	dd01      	ble.n	8001ee2 <MPU6050_Calibrate+0x1a2>
 8001ede:	2201      	movs	r2, #1
 8001ee0:	e001      	b.n	8001ee6 <MPU6050_Calibrate+0x1a6>
 8001ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee6:	4b33      	ldr	r3, [pc, #204]	@ (8001fb4 <MPU6050_Calibrate+0x274>)
 8001ee8:	701a      	strb	r2, [r3, #0]
 8001eea:	e00c      	b.n	8001f06 <MPU6050_Calibrate+0x1c6>
	else                                                     { Vertical_Axis = 2; Vertical_Sign = (AvgZ > 0) ? 1 : -1; }
 8001eec:	4b30      	ldr	r3, [pc, #192]	@ (8001fb0 <MPU6050_Calibrate+0x270>)
 8001eee:	2202      	movs	r2, #2
 8001ef0:	701a      	strb	r2, [r3, #0]
 8001ef2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	dd01      	ble.n	8001efe <MPU6050_Calibrate+0x1be>
 8001efa:	2201      	movs	r2, #1
 8001efc:	e001      	b.n	8001f02 <MPU6050_Calibrate+0x1c2>
 8001efe:	f04f 32ff 	mov.w	r2, #4294967295
 8001f02:	4b2c      	ldr	r3, [pc, #176]	@ (8001fb4 <MPU6050_Calibrate+0x274>)
 8001f04:	701a      	strb	r2, [r3, #0]

	Gyro_Offset[0] = Ag[0] / 1000;
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	4a28      	ldr	r2, [pc, #160]	@ (8001fac <MPU6050_Calibrate+0x26c>)
 8001f0a:	fb82 1203 	smull	r1, r2, r2, r3
 8001f0e:	1192      	asrs	r2, r2, #6
 8001f10:	17db      	asrs	r3, r3, #31
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	b21a      	sxth	r2, r3
 8001f16:	4b28      	ldr	r3, [pc, #160]	@ (8001fb8 <MPU6050_Calibrate+0x278>)
 8001f18:	801a      	strh	r2, [r3, #0]
	Gyro_Offset[1] = Ag[1] / 1000;
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	4a23      	ldr	r2, [pc, #140]	@ (8001fac <MPU6050_Calibrate+0x26c>)
 8001f1e:	fb82 1203 	smull	r1, r2, r2, r3
 8001f22:	1192      	asrs	r2, r2, #6
 8001f24:	17db      	asrs	r3, r3, #31
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	b21a      	sxth	r2, r3
 8001f2a:	4b23      	ldr	r3, [pc, #140]	@ (8001fb8 <MPU6050_Calibrate+0x278>)
 8001f2c:	805a      	strh	r2, [r3, #2]
	Gyro_Offset[2] = Ag[2] / 1000;
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	4a1e      	ldr	r2, [pc, #120]	@ (8001fac <MPU6050_Calibrate+0x26c>)
 8001f32:	fb82 1203 	smull	r1, r2, r2, r3
 8001f36:	1192      	asrs	r2, r2, #6
 8001f38:	17db      	asrs	r3, r3, #31
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	b21a      	sxth	r2, r3
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb8 <MPU6050_Calibrate+0x278>)
 8001f40:	809a      	strh	r2, [r3, #4]

	int16_t gRaw = (int16_t)MPU_ACCEL_SENS * Vertical_Sign;
 8001f42:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb4 <MPU6050_Calibrate+0x274>)
 8001f44:	f993 3000 	ldrsb.w	r3, [r3]
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	02db      	lsls	r3, r3, #11
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	Acc_Offset[0] = AvgX - (Vertical_Axis == 0 ? gRaw : 0);
 8001f50:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001f52:	4b17      	ldr	r3, [pc, #92]	@ (8001fb0 <MPU6050_Calibrate+0x270>)
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <MPU6050_Calibrate+0x21e>
 8001f5a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001f5c:	e000      	b.n	8001f60 <MPU6050_Calibrate+0x220>
 8001f5e:	2300      	movs	r3, #0
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	b21a      	sxth	r2, r3
 8001f66:	4b15      	ldr	r3, [pc, #84]	@ (8001fbc <MPU6050_Calibrate+0x27c>)
 8001f68:	801a      	strh	r2, [r3, #0]
	Acc_Offset[1] = AvgY - (Vertical_Axis == 1 ? gRaw : 0);
 8001f6a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001f6c:	4b10      	ldr	r3, [pc, #64]	@ (8001fb0 <MPU6050_Calibrate+0x270>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d101      	bne.n	8001f78 <MPU6050_Calibrate+0x238>
 8001f74:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001f76:	e000      	b.n	8001f7a <MPU6050_Calibrate+0x23a>
 8001f78:	2300      	movs	r3, #0
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	b21a      	sxth	r2, r3
 8001f80:	4b0e      	ldr	r3, [pc, #56]	@ (8001fbc <MPU6050_Calibrate+0x27c>)
 8001f82:	805a      	strh	r2, [r3, #2]
	Acc_Offset[2] = AvgZ - (Vertical_Axis == 2 ? gRaw : 0);
 8001f84:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <MPU6050_Calibrate+0x270>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d101      	bne.n	8001f92 <MPU6050_Calibrate+0x252>
 8001f8e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001f90:	e000      	b.n	8001f94 <MPU6050_Calibrate+0x254>
 8001f92:	2300      	movs	r3, #0
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	b29b      	uxth	r3, r3
 8001f98:	b21a      	sxth	r2, r3
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <MPU6050_Calibrate+0x27c>)
 8001f9c:	809a      	strh	r2, [r3, #4]
}
 8001f9e:	bf00      	nop
 8001fa0:	3738      	adds	r7, #56	@ 0x38
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	2000022c 	.word	0x2000022c
 8001fac:	10624dd3 	.word	0x10624dd3
 8001fb0:	20000018 	.word	0x20000018
 8001fb4:	20000019 	.word	0x20000019
 8001fb8:	200003a4 	.word	0x200003a4
 8001fbc:	2000039c 	.word	0x2000039c

08001fc0 <MPU6050_Read_AccelGyro>:

void MPU6050_Read_AccelGyro(void) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08c      	sub	sp, #48	@ 0x30
 8001fc4:	af04      	add	r7, sp, #16
	uint8_t Rec[14];
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU_REG_ACCEL_XOUT_H, 1, Rec, 14, 100);
 8001fc6:	2364      	movs	r3, #100	@ 0x64
 8001fc8:	9302      	str	r3, [sp, #8]
 8001fca:	230e      	movs	r3, #14
 8001fcc:	9301      	str	r3, [sp, #4]
 8001fce:	f107 0310 	add.w	r3, r7, #16
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	223b      	movs	r2, #59	@ 0x3b
 8001fd8:	21d0      	movs	r1, #208	@ 0xd0
 8001fda:	487a      	ldr	r0, [pc, #488]	@ (80021c4 <MPU6050_Read_AccelGyro+0x204>)
 8001fdc:	f001 fae4 	bl	80035a8 <HAL_I2C_Mem_Read>

	int16_t rawA[3], rawG[3];
	rawA[0] = (int16_t)(Rec[0] << 8 | Rec[1]) - Acc_Offset[0];
 8001fe0:	7c3b      	ldrb	r3, [r7, #16]
 8001fe2:	b21b      	sxth	r3, r3
 8001fe4:	021b      	lsls	r3, r3, #8
 8001fe6:	b21a      	sxth	r2, r3
 8001fe8:	7c7b      	ldrb	r3, [r7, #17]
 8001fea:	b21b      	sxth	r3, r3
 8001fec:	4313      	orrs	r3, r2
 8001fee:	b21b      	sxth	r3, r3
 8001ff0:	b29a      	uxth	r2, r3
 8001ff2:	4b75      	ldr	r3, [pc, #468]	@ (80021c8 <MPU6050_Read_AccelGyro+0x208>)
 8001ff4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	b21b      	sxth	r3, r3
 8002000:	813b      	strh	r3, [r7, #8]
	rawA[1] = (int16_t)(Rec[2] << 8 | Rec[3]) - Acc_Offset[1];
 8002002:	7cbb      	ldrb	r3, [r7, #18]
 8002004:	b21b      	sxth	r3, r3
 8002006:	021b      	lsls	r3, r3, #8
 8002008:	b21a      	sxth	r2, r3
 800200a:	7cfb      	ldrb	r3, [r7, #19]
 800200c:	b21b      	sxth	r3, r3
 800200e:	4313      	orrs	r3, r2
 8002010:	b21b      	sxth	r3, r3
 8002012:	b29a      	uxth	r2, r3
 8002014:	4b6c      	ldr	r3, [pc, #432]	@ (80021c8 <MPU6050_Read_AccelGyro+0x208>)
 8002016:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800201a:	b29b      	uxth	r3, r3
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	b29b      	uxth	r3, r3
 8002020:	b21b      	sxth	r3, r3
 8002022:	817b      	strh	r3, [r7, #10]
	rawA[2] = (int16_t)(Rec[4] << 8 | Rec[5]) - Acc_Offset[2];
 8002024:	7d3b      	ldrb	r3, [r7, #20]
 8002026:	b21b      	sxth	r3, r3
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	b21a      	sxth	r2, r3
 800202c:	7d7b      	ldrb	r3, [r7, #21]
 800202e:	b21b      	sxth	r3, r3
 8002030:	4313      	orrs	r3, r2
 8002032:	b21b      	sxth	r3, r3
 8002034:	b29a      	uxth	r2, r3
 8002036:	4b64      	ldr	r3, [pc, #400]	@ (80021c8 <MPU6050_Read_AccelGyro+0x208>)
 8002038:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800203c:	b29b      	uxth	r3, r3
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	b29b      	uxth	r3, r3
 8002042:	b21b      	sxth	r3, r3
 8002044:	81bb      	strh	r3, [r7, #12]

	rawG[0] = (int16_t)(Rec[8] << 8 | Rec[9]) - Gyro_Offset[0];
 8002046:	7e3b      	ldrb	r3, [r7, #24]
 8002048:	b21b      	sxth	r3, r3
 800204a:	021b      	lsls	r3, r3, #8
 800204c:	b21a      	sxth	r2, r3
 800204e:	7e7b      	ldrb	r3, [r7, #25]
 8002050:	b21b      	sxth	r3, r3
 8002052:	4313      	orrs	r3, r2
 8002054:	b21b      	sxth	r3, r3
 8002056:	b29a      	uxth	r2, r3
 8002058:	4b5c      	ldr	r3, [pc, #368]	@ (80021cc <MPU6050_Read_AccelGyro+0x20c>)
 800205a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800205e:	b29b      	uxth	r3, r3
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	b29b      	uxth	r3, r3
 8002064:	b21b      	sxth	r3, r3
 8002066:	803b      	strh	r3, [r7, #0]
	rawG[1] = (int16_t)(Rec[10] << 8 | Rec[11]) - Gyro_Offset[1];
 8002068:	7ebb      	ldrb	r3, [r7, #26]
 800206a:	b21b      	sxth	r3, r3
 800206c:	021b      	lsls	r3, r3, #8
 800206e:	b21a      	sxth	r2, r3
 8002070:	7efb      	ldrb	r3, [r7, #27]
 8002072:	b21b      	sxth	r3, r3
 8002074:	4313      	orrs	r3, r2
 8002076:	b21b      	sxth	r3, r3
 8002078:	b29a      	uxth	r2, r3
 800207a:	4b54      	ldr	r3, [pc, #336]	@ (80021cc <MPU6050_Read_AccelGyro+0x20c>)
 800207c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002080:	b29b      	uxth	r3, r3
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	b29b      	uxth	r3, r3
 8002086:	b21b      	sxth	r3, r3
 8002088:	807b      	strh	r3, [r7, #2]
	rawG[2] = (int16_t)(Rec[12] << 8 | Rec[13]) - Gyro_Offset[2];
 800208a:	7f3b      	ldrb	r3, [r7, #28]
 800208c:	b21b      	sxth	r3, r3
 800208e:	021b      	lsls	r3, r3, #8
 8002090:	b21a      	sxth	r2, r3
 8002092:	7f7b      	ldrb	r3, [r7, #29]
 8002094:	b21b      	sxth	r3, r3
 8002096:	4313      	orrs	r3, r2
 8002098:	b21b      	sxth	r3, r3
 800209a:	b29a      	uxth	r2, r3
 800209c:	4b4b      	ldr	r3, [pc, #300]	@ (80021cc <MPU6050_Read_AccelGyro+0x20c>)
 800209e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	b21b      	sxth	r3, r3
 80020aa:	80bb      	strh	r3, [r7, #4]

	// Remap Axis based on Calibration
	if (Vertical_Axis == 0) { // X-Up
 80020ac:	4b48      	ldr	r3, [pc, #288]	@ (80021d0 <MPU6050_Read_AccelGyro+0x210>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d12a      	bne.n	800210a <MPU6050_Read_AccelGyro+0x14a>
		vehicleState.AccX = rawA[2]; vehicleState.AccY = rawA[1]; vehicleState.AccZ = rawA[0] * Vertical_Sign;
 80020b4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80020b8:	4b46      	ldr	r3, [pc, #280]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 80020ba:	801a      	strh	r2, [r3, #0]
 80020bc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80020c0:	4b44      	ldr	r3, [pc, #272]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 80020c2:	805a      	strh	r2, [r3, #2]
 80020c4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	4b43      	ldr	r3, [pc, #268]	@ (80021d8 <MPU6050_Read_AccelGyro+0x218>)
 80020cc:	f993 3000 	ldrsb.w	r3, [r3]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	fb12 f303 	smulbb	r3, r2, r3
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	b21a      	sxth	r2, r3
 80020da:	4b3e      	ldr	r3, [pc, #248]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 80020dc:	809a      	strh	r2, [r3, #4]
		vehicleState.GyroX = rawG[2]; vehicleState.GyroY = rawG[1]; vehicleState.GyroZ = rawG[0] * Vertical_Sign;
 80020de:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80020e2:	4b3c      	ldr	r3, [pc, #240]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 80020e4:	80da      	strh	r2, [r3, #6]
 80020e6:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80020ea:	4b3a      	ldr	r3, [pc, #232]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 80020ec:	811a      	strh	r2, [r3, #8]
 80020ee:	f9b7 3000 	ldrsh.w	r3, [r7]
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	4b38      	ldr	r3, [pc, #224]	@ (80021d8 <MPU6050_Read_AccelGyro+0x218>)
 80020f6:	f993 3000 	ldrsb.w	r3, [r3]
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	fb12 f303 	smulbb	r3, r2, r3
 8002100:	b29b      	uxth	r3, r3
 8002102:	b21a      	sxth	r2, r3
 8002104:	4b33      	ldr	r3, [pc, #204]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 8002106:	815a      	strh	r2, [r3, #10]
		vehicleState.GyroX = rawG[0]; vehicleState.GyroY = rawG[2]; vehicleState.GyroZ = rawG[1] * Vertical_Sign;
	} else { // Z-Up (Default)
		vehicleState.AccX = rawA[0]; vehicleState.AccY = rawA[1]; vehicleState.AccZ = rawA[2] * Vertical_Sign;
		vehicleState.GyroX = rawG[0]; vehicleState.GyroY = rawG[1]; vehicleState.GyroZ = rawG[2] * Vertical_Sign;
	}
}
 8002108:	e058      	b.n	80021bc <MPU6050_Read_AccelGyro+0x1fc>
	} else if (Vertical_Axis == 1) { // Y-Up
 800210a:	4b31      	ldr	r3, [pc, #196]	@ (80021d0 <MPU6050_Read_AccelGyro+0x210>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d12a      	bne.n	8002168 <MPU6050_Read_AccelGyro+0x1a8>
		vehicleState.AccX = rawA[0]; vehicleState.AccY = rawA[2]; vehicleState.AccZ = rawA[1] * Vertical_Sign;
 8002112:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002116:	4b2f      	ldr	r3, [pc, #188]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 8002118:	801a      	strh	r2, [r3, #0]
 800211a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800211e:	4b2d      	ldr	r3, [pc, #180]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 8002120:	805a      	strh	r2, [r3, #2]
 8002122:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002126:	b29a      	uxth	r2, r3
 8002128:	4b2b      	ldr	r3, [pc, #172]	@ (80021d8 <MPU6050_Read_AccelGyro+0x218>)
 800212a:	f993 3000 	ldrsb.w	r3, [r3]
 800212e:	b29b      	uxth	r3, r3
 8002130:	fb12 f303 	smulbb	r3, r2, r3
 8002134:	b29b      	uxth	r3, r3
 8002136:	b21a      	sxth	r2, r3
 8002138:	4b26      	ldr	r3, [pc, #152]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 800213a:	809a      	strh	r2, [r3, #4]
		vehicleState.GyroX = rawG[0]; vehicleState.GyroY = rawG[2]; vehicleState.GyroZ = rawG[1] * Vertical_Sign;
 800213c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002140:	4b24      	ldr	r3, [pc, #144]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 8002142:	80da      	strh	r2, [r3, #6]
 8002144:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002148:	4b22      	ldr	r3, [pc, #136]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 800214a:	811a      	strh	r2, [r3, #8]
 800214c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002150:	b29a      	uxth	r2, r3
 8002152:	4b21      	ldr	r3, [pc, #132]	@ (80021d8 <MPU6050_Read_AccelGyro+0x218>)
 8002154:	f993 3000 	ldrsb.w	r3, [r3]
 8002158:	b29b      	uxth	r3, r3
 800215a:	fb12 f303 	smulbb	r3, r2, r3
 800215e:	b29b      	uxth	r3, r3
 8002160:	b21a      	sxth	r2, r3
 8002162:	4b1c      	ldr	r3, [pc, #112]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 8002164:	815a      	strh	r2, [r3, #10]
}
 8002166:	e029      	b.n	80021bc <MPU6050_Read_AccelGyro+0x1fc>
		vehicleState.AccX = rawA[0]; vehicleState.AccY = rawA[1]; vehicleState.AccZ = rawA[2] * Vertical_Sign;
 8002168:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800216c:	4b19      	ldr	r3, [pc, #100]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 800216e:	801a      	strh	r2, [r3, #0]
 8002170:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002174:	4b17      	ldr	r3, [pc, #92]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 8002176:	805a      	strh	r2, [r3, #2]
 8002178:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800217c:	b29a      	uxth	r2, r3
 800217e:	4b16      	ldr	r3, [pc, #88]	@ (80021d8 <MPU6050_Read_AccelGyro+0x218>)
 8002180:	f993 3000 	ldrsb.w	r3, [r3]
 8002184:	b29b      	uxth	r3, r3
 8002186:	fb12 f303 	smulbb	r3, r2, r3
 800218a:	b29b      	uxth	r3, r3
 800218c:	b21a      	sxth	r2, r3
 800218e:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 8002190:	809a      	strh	r2, [r3, #4]
		vehicleState.GyroX = rawG[0]; vehicleState.GyroY = rawG[1]; vehicleState.GyroZ = rawG[2] * Vertical_Sign;
 8002192:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002196:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 8002198:	80da      	strh	r2, [r3, #6]
 800219a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800219e:	4b0d      	ldr	r3, [pc, #52]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 80021a0:	811a      	strh	r2, [r3, #8]
 80021a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <MPU6050_Read_AccelGyro+0x218>)
 80021aa:	f993 3000 	ldrsb.w	r3, [r3]
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	fb12 f303 	smulbb	r3, r2, r3
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <MPU6050_Read_AccelGyro+0x214>)
 80021ba:	815a      	strh	r2, [r3, #10]
}
 80021bc:	bf00      	nop
 80021be:	3720      	adds	r7, #32
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	2000022c 	.word	0x2000022c
 80021c8:	2000039c 	.word	0x2000039c
 80021cc:	200003a4 	.word	0x200003a4
 80021d0:	20000018 	.word	0x20000018
 80021d4:	2000020c 	.word	0x2000020c
 80021d8:	20000019 	.word	0x20000019

080021dc <Parse_GGA_Generic>:

void Parse_GGA_Generic(char *nmea) {
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
	char *p = nmea;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	617b      	str	r3, [r7, #20]
	int field = 0;
 80021e8:	2300      	movs	r3, #0
 80021ea:	613b      	str	r3, [r7, #16]
	while (*p) {
 80021ec:	e054      	b.n	8002298 <Parse_GGA_Generic+0xbc>
		char *end = strchr(p, ',');
 80021ee:	212c      	movs	r1, #44	@ 0x2c
 80021f0:	6978      	ldr	r0, [r7, #20]
 80021f2:	f005 f8b6 	bl	8007362 <strchr>
 80021f6:	60f8      	str	r0, [r7, #12]
		if (end) *end = '\0';
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d002      	beq.n	8002204 <Parse_GGA_Generic+0x28>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2200      	movs	r2, #0
 8002202:	701a      	strb	r2, [r3, #0]

		if (*p) {
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d03c      	beq.n	8002286 <Parse_GGA_Generic+0xaa>
			switch (field) {
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	3b02      	subs	r3, #2
 8002210:	2b05      	cmp	r3, #5
 8002212:	d838      	bhi.n	8002286 <Parse_GGA_Generic+0xaa>
 8002214:	a201      	add	r2, pc, #4	@ (adr r2, 800221c <Parse_GGA_Generic+0x40>)
 8002216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221a:	bf00      	nop
 800221c:	08002235 	.word	0x08002235
 8002220:	08002287 	.word	0x08002287
 8002224:	0800224f 	.word	0x0800224f
 8002228:	08002287 	.word	0x08002287
 800222c:	08002269 	.word	0x08002269
 8002230:	08002279 	.word	0x08002279
			case 2: vehicleState.Latitude = atof(p); break;
 8002234:	6978      	ldr	r0, [r7, #20]
 8002236:	f003 fc84 	bl	8005b42 <atof>
 800223a:	ec53 2b10 	vmov	r2, r3, d0
 800223e:	4610      	mov	r0, r2
 8002240:	4619      	mov	r1, r3
 8002242:	f7fe fcd9 	bl	8000bf8 <__aeabi_d2f>
 8002246:	4603      	mov	r3, r0
 8002248:	4a18      	ldr	r2, [pc, #96]	@ (80022ac <Parse_GGA_Generic+0xd0>)
 800224a:	60d3      	str	r3, [r2, #12]
 800224c:	e01b      	b.n	8002286 <Parse_GGA_Generic+0xaa>
			case 4: vehicleState.Longitude = atof(p); break;
 800224e:	6978      	ldr	r0, [r7, #20]
 8002250:	f003 fc77 	bl	8005b42 <atof>
 8002254:	ec53 2b10 	vmov	r2, r3, d0
 8002258:	4610      	mov	r0, r2
 800225a:	4619      	mov	r1, r3
 800225c:	f7fe fccc 	bl	8000bf8 <__aeabi_d2f>
 8002260:	4603      	mov	r3, r0
 8002262:	4a12      	ldr	r2, [pc, #72]	@ (80022ac <Parse_GGA_Generic+0xd0>)
 8002264:	6113      	str	r3, [r2, #16]
 8002266:	e00e      	b.n	8002286 <Parse_GGA_Generic+0xaa>
			case 6: vehicleState.FixStatus = atoi(p); break;
 8002268:	6978      	ldr	r0, [r7, #20]
 800226a:	f003 fc6d 	bl	8005b48 <atoi>
 800226e:	4603      	mov	r3, r0
 8002270:	b2da      	uxtb	r2, r3
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <Parse_GGA_Generic+0xd0>)
 8002274:	761a      	strb	r2, [r3, #24]
 8002276:	e006      	b.n	8002286 <Parse_GGA_Generic+0xaa>
			case 7: vehicleState.Satellites = atoi(p); break;
 8002278:	6978      	ldr	r0, [r7, #20]
 800227a:	f003 fc65 	bl	8005b48 <atoi>
 800227e:	4603      	mov	r3, r0
 8002280:	4a0a      	ldr	r2, [pc, #40]	@ (80022ac <Parse_GGA_Generic+0xd0>)
 8002282:	6153      	str	r3, [r2, #20]
 8002284:	bf00      	nop
			}
		}
		if (!end) break;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d00a      	beq.n	80022a2 <Parse_GGA_Generic+0xc6>
		p = end + 1;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	3301      	adds	r3, #1
 8002290:	617b      	str	r3, [r7, #20]
		field++;
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	3301      	adds	r3, #1
 8002296:	613b      	str	r3, [r7, #16]
	while (*p) {
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d1a6      	bne.n	80021ee <Parse_GGA_Generic+0x12>
	}
}
 80022a0:	e000      	b.n	80022a4 <Parse_GGA_Generic+0xc8>
		if (!end) break;
 80022a2:	bf00      	nop
}
 80022a4:	bf00      	nop
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	2000020c 	.word	0x2000020c

080022b0 <SystemClock_Config>:

/* --- Initialization Boilerplate --- */
void SystemClock_Config(void) {
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b094      	sub	sp, #80	@ 0x50
 80022b4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022b6:	f107 0320 	add.w	r3, r7, #32
 80022ba:	2230      	movs	r2, #48	@ 0x30
 80022bc:	2100      	movs	r1, #0
 80022be:	4618      	mov	r0, r3
 80022c0:	f005 f847 	bl	8007352 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022c4:	f107 030c 	add.w	r3, r7, #12
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
	__HAL_RCC_PWR_CLK_ENABLE();
 80022d4:	2300      	movs	r3, #0
 80022d6:	60bb      	str	r3, [r7, #8]
 80022d8:	4b23      	ldr	r3, [pc, #140]	@ (8002368 <SystemClock_Config+0xb8>)
 80022da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022dc:	4a22      	ldr	r2, [pc, #136]	@ (8002368 <SystemClock_Config+0xb8>)
 80022de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80022e4:	4b20      	ldr	r3, [pc, #128]	@ (8002368 <SystemClock_Config+0xb8>)
 80022e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80022f0:	2300      	movs	r3, #0
 80022f2:	607b      	str	r3, [r7, #4]
 80022f4:	4b1d      	ldr	r3, [pc, #116]	@ (800236c <SystemClock_Config+0xbc>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80022fc:	4a1b      	ldr	r2, [pc, #108]	@ (800236c <SystemClock_Config+0xbc>)
 80022fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002302:	6013      	str	r3, [r2, #0]
 8002304:	4b19      	ldr	r3, [pc, #100]	@ (800236c <SystemClock_Config+0xbc>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800230c:	607b      	str	r3, [r7, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002310:	2302      	movs	r3, #2
 8002312:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002314:	2301      	movs	r3, #1
 8002316:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002318:	2310      	movs	r3, #16
 800231a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800231c:	2302      	movs	r3, #2
 800231e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002320:	2300      	movs	r3, #0
 8002322:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002324:	2308      	movs	r3, #8
 8002326:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 84;
 8002328:	2354      	movs	r3, #84	@ 0x54
 800232a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800232c:	2302      	movs	r3, #2
 800232e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002330:	2304      	movs	r3, #4
 8002332:	64fb      	str	r3, [r7, #76]	@ 0x4c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8002334:	f107 0320 	add.w	r3, r7, #32
 8002338:	4618      	mov	r0, r3
 800233a:	f001 ff1b 	bl	8004174 <HAL_RCC_OscConfig>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800233e:	230f      	movs	r3, #15
 8002340:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002342:	2302      	movs	r3, #2
 8002344:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002346:	2300      	movs	r3, #0
 8002348:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800234a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800234e:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 8002354:	f107 030c 	add.w	r3, r7, #12
 8002358:	2102      	movs	r1, #2
 800235a:	4618      	mov	r0, r3
 800235c:	f002 f982 	bl	8004664 <HAL_RCC_ClockConfig>
}
 8002360:	bf00      	nop
 8002362:	3750      	adds	r7, #80	@ 0x50
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40023800 	.word	0x40023800
 800236c:	40007000 	.word	0x40007000

08002370 <MX_I2C1_Init>:

static void MX_I2C1_Init(void) {
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8002374:	4b10      	ldr	r3, [pc, #64]	@ (80023b8 <MX_I2C1_Init+0x48>)
 8002376:	4a11      	ldr	r2, [pc, #68]	@ (80023bc <MX_I2C1_Init+0x4c>)
 8002378:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800237a:	4b0f      	ldr	r3, [pc, #60]	@ (80023b8 <MX_I2C1_Init+0x48>)
 800237c:	4a10      	ldr	r2, [pc, #64]	@ (80023c0 <MX_I2C1_Init+0x50>)
 800237e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002380:	4b0d      	ldr	r3, [pc, #52]	@ (80023b8 <MX_I2C1_Init+0x48>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8002386:	4b0c      	ldr	r3, [pc, #48]	@ (80023b8 <MX_I2C1_Init+0x48>)
 8002388:	2200      	movs	r2, #0
 800238a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800238c:	4b0a      	ldr	r3, [pc, #40]	@ (80023b8 <MX_I2C1_Init+0x48>)
 800238e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002392:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002394:	4b08      	ldr	r3, [pc, #32]	@ (80023b8 <MX_I2C1_Init+0x48>)
 8002396:	2200      	movs	r2, #0
 8002398:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800239a:	4b07      	ldr	r3, [pc, #28]	@ (80023b8 <MX_I2C1_Init+0x48>)
 800239c:	2200      	movs	r2, #0
 800239e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <MX_I2C1_Init+0x48>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023a6:	4b04      	ldr	r3, [pc, #16]	@ (80023b8 <MX_I2C1_Init+0x48>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	621a      	str	r2, [r3, #32]
	HAL_I2C_Init(&hi2c1);
 80023ac:	4802      	ldr	r0, [pc, #8]	@ (80023b8 <MX_I2C1_Init+0x48>)
 80023ae:	f000 febd 	bl	800312c <HAL_I2C_Init>
}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	2000022c 	.word	0x2000022c
 80023bc:	40005400 	.word	0x40005400
 80023c0:	000186a0 	.word	0x000186a0

080023c4 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void) {
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
	huart1.Instance = USART1;
 80023c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002404 <MX_USART1_UART_Init+0x40>)
 80023ca:	4a0f      	ldr	r2, [pc, #60]	@ (8002408 <MX_USART1_UART_Init+0x44>)
 80023cc:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 80023ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002404 <MX_USART1_UART_Init+0x40>)
 80023d0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80023d4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <MX_USART1_UART_Init+0x40>)
 80023d8:	2200      	movs	r2, #0
 80023da:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80023dc:	4b09      	ldr	r3, [pc, #36]	@ (8002404 <MX_USART1_UART_Init+0x40>)
 80023de:	2200      	movs	r2, #0
 80023e0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80023e2:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <MX_USART1_UART_Init+0x40>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80023e8:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <MX_USART1_UART_Init+0x40>)
 80023ea:	220c      	movs	r2, #12
 80023ec:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ee:	4b05      	ldr	r3, [pc, #20]	@ (8002404 <MX_USART1_UART_Init+0x40>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023f4:	4b03      	ldr	r3, [pc, #12]	@ (8002404 <MX_USART1_UART_Init+0x40>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart1);
 80023fa:	4802      	ldr	r0, [pc, #8]	@ (8002404 <MX_USART1_UART_Init+0x40>)
 80023fc:	f002 fb12 	bl	8004a24 <HAL_UART_Init>
}
 8002400:	bf00      	nop
 8002402:	bd80      	pop	{r7, pc}
 8002404:	20000280 	.word	0x20000280
 8002408:	40011000 	.word	0x40011000

0800240c <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void) {
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8002410:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <MX_USART2_UART_Init+0x5c>)
 8002412:	4a16      	ldr	r2, [pc, #88]	@ (800246c <MX_USART2_UART_Init+0x60>)
 8002414:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8002416:	4b14      	ldr	r3, [pc, #80]	@ (8002468 <MX_USART2_UART_Init+0x5c>)
 8002418:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800241c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800241e:	4b12      	ldr	r3, [pc, #72]	@ (8002468 <MX_USART2_UART_Init+0x5c>)
 8002420:	2200      	movs	r2, #0
 8002422:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002424:	4b10      	ldr	r3, [pc, #64]	@ (8002468 <MX_USART2_UART_Init+0x5c>)
 8002426:	2200      	movs	r2, #0
 8002428:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800242a:	4b0f      	ldr	r3, [pc, #60]	@ (8002468 <MX_USART2_UART_Init+0x5c>)
 800242c:	2200      	movs	r2, #0
 800242e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002430:	4b0d      	ldr	r3, [pc, #52]	@ (8002468 <MX_USART2_UART_Init+0x5c>)
 8002432:	220c      	movs	r2, #12
 8002434:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002436:	4b0c      	ldr	r3, [pc, #48]	@ (8002468 <MX_USART2_UART_Init+0x5c>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800243c:	4b0a      	ldr	r3, [pc, #40]	@ (8002468 <MX_USART2_UART_Init+0x5c>)
 800243e:	2200      	movs	r2, #0
 8002440:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 8002442:	4809      	ldr	r0, [pc, #36]	@ (8002468 <MX_USART2_UART_Init+0x5c>)
 8002444:	f002 faee 	bl	8004a24 <HAL_UART_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <MX_USART2_UART_Init+0x46>
 800244e:	f000 f861 	bl	8002514 <Error_Handler>

	// Explicit Interrupt Enable
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002452:	2200      	movs	r2, #0
 8002454:	2100      	movs	r1, #0
 8002456:	2026      	movs	r0, #38	@ 0x26
 8002458:	f000 fbe7 	bl	8002c2a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 800245c:	2026      	movs	r0, #38	@ 0x26
 800245e:	f000 fc00 	bl	8002c62 <HAL_NVIC_EnableIRQ>
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200002c8 	.word	0x200002c8
 800246c:	40004400 	.word	0x40004400

08002470 <MX_GPIO_Init>:

static void MX_GPIO_Init(void) {
 8002470:	b580      	push	{r7, lr}
 8002472:	b088      	sub	sp, #32
 8002474:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002476:	f107 030c 	add.w	r3, r7, #12
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	605a      	str	r2, [r3, #4]
 8002480:	609a      	str	r2, [r3, #8]
 8002482:	60da      	str	r2, [r3, #12]
 8002484:	611a      	str	r2, [r3, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002486:	2300      	movs	r3, #0
 8002488:	60bb      	str	r3, [r7, #8]
 800248a:	4b20      	ldr	r3, [pc, #128]	@ (800250c <MX_GPIO_Init+0x9c>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	4a1f      	ldr	r2, [pc, #124]	@ (800250c <MX_GPIO_Init+0x9c>)
 8002490:	f043 0304 	orr.w	r3, r3, #4
 8002494:	6313      	str	r3, [r2, #48]	@ 0x30
 8002496:	4b1d      	ldr	r3, [pc, #116]	@ (800250c <MX_GPIO_Init+0x9c>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	60bb      	str	r3, [r7, #8]
 80024a0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	607b      	str	r3, [r7, #4]
 80024a6:	4b19      	ldr	r3, [pc, #100]	@ (800250c <MX_GPIO_Init+0x9c>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024aa:	4a18      	ldr	r2, [pc, #96]	@ (800250c <MX_GPIO_Init+0x9c>)
 80024ac:	f043 0301 	orr.w	r3, r3, #1
 80024b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024b2:	4b16      	ldr	r3, [pc, #88]	@ (800250c <MX_GPIO_Init+0x9c>)
 80024b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b6:	f003 0301 	and.w	r3, r3, #1
 80024ba:	607b      	str	r3, [r7, #4]
 80024bc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80024be:	2300      	movs	r3, #0
 80024c0:	603b      	str	r3, [r7, #0]
 80024c2:	4b12      	ldr	r3, [pc, #72]	@ (800250c <MX_GPIO_Init+0x9c>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c6:	4a11      	ldr	r2, [pc, #68]	@ (800250c <MX_GPIO_Init+0x9c>)
 80024c8:	f043 0302 	orr.w	r3, r3, #2
 80024cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ce:	4b0f      	ldr	r3, [pc, #60]	@ (800250c <MX_GPIO_Init+0x9c>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	603b      	str	r3, [r7, #0]
 80024d8:	683b      	ldr	r3, [r7, #0]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80024da:	2200      	movs	r2, #0
 80024dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024e0:	480b      	ldr	r0, [pc, #44]	@ (8002510 <MX_GPIO_Init+0xa0>)
 80024e2:	f000 fdef 	bl	80030c4 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80024e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024ea:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ec:	2301      	movs	r3, #1
 80024ee:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f0:	2300      	movs	r3, #0
 80024f2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f4:	2300      	movs	r3, #0
 80024f6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024f8:	f107 030c 	add.w	r3, r7, #12
 80024fc:	4619      	mov	r1, r3
 80024fe:	4804      	ldr	r0, [pc, #16]	@ (8002510 <MX_GPIO_Init+0xa0>)
 8002500:	f000 fc5c 	bl	8002dbc <HAL_GPIO_Init>
}
 8002504:	bf00      	nop
 8002506:	3720      	adds	r7, #32
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40023800 	.word	0x40023800
 8002510:	40020800 	.word	0x40020800

08002514 <Error_Handler>:

void Error_Handler(void) {
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002518:	b672      	cpsid	i
}
 800251a:	bf00      	nop
	__disable_irq();
	while (1) {}
 800251c:	bf00      	nop
 800251e:	e7fd      	b.n	800251c <Error_Handler+0x8>

08002520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002526:	2300      	movs	r3, #0
 8002528:	607b      	str	r3, [r7, #4]
 800252a:	4b10      	ldr	r3, [pc, #64]	@ (800256c <HAL_MspInit+0x4c>)
 800252c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252e:	4a0f      	ldr	r2, [pc, #60]	@ (800256c <HAL_MspInit+0x4c>)
 8002530:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002534:	6453      	str	r3, [r2, #68]	@ 0x44
 8002536:	4b0d      	ldr	r3, [pc, #52]	@ (800256c <HAL_MspInit+0x4c>)
 8002538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800253e:	607b      	str	r3, [r7, #4]
 8002540:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002542:	2300      	movs	r3, #0
 8002544:	603b      	str	r3, [r7, #0]
 8002546:	4b09      	ldr	r3, [pc, #36]	@ (800256c <HAL_MspInit+0x4c>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254a:	4a08      	ldr	r2, [pc, #32]	@ (800256c <HAL_MspInit+0x4c>)
 800254c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002550:	6413      	str	r3, [r2, #64]	@ 0x40
 8002552:	4b06      	ldr	r3, [pc, #24]	@ (800256c <HAL_MspInit+0x4c>)
 8002554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800255a:	603b      	str	r3, [r7, #0]
 800255c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800255e:	bf00      	nop
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800

08002570 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b08a      	sub	sp, #40	@ 0x28
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002578:	f107 0314 	add.w	r3, r7, #20
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a19      	ldr	r2, [pc, #100]	@ (80025f4 <HAL_I2C_MspInit+0x84>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d12b      	bne.n	80025ea <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002592:	2300      	movs	r3, #0
 8002594:	613b      	str	r3, [r7, #16]
 8002596:	4b18      	ldr	r3, [pc, #96]	@ (80025f8 <HAL_I2C_MspInit+0x88>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259a:	4a17      	ldr	r2, [pc, #92]	@ (80025f8 <HAL_I2C_MspInit+0x88>)
 800259c:	f043 0302 	orr.w	r3, r3, #2
 80025a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a2:	4b15      	ldr	r3, [pc, #84]	@ (80025f8 <HAL_I2C_MspInit+0x88>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	613b      	str	r3, [r7, #16]
 80025ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025ae:	23c0      	movs	r3, #192	@ 0xc0
 80025b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025b2:	2312      	movs	r3, #18
 80025b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ba:	2303      	movs	r3, #3
 80025bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80025be:	2304      	movs	r3, #4
 80025c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c2:	f107 0314 	add.w	r3, r7, #20
 80025c6:	4619      	mov	r1, r3
 80025c8:	480c      	ldr	r0, [pc, #48]	@ (80025fc <HAL_I2C_MspInit+0x8c>)
 80025ca:	f000 fbf7 	bl	8002dbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	4b09      	ldr	r3, [pc, #36]	@ (80025f8 <HAL_I2C_MspInit+0x88>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	4a08      	ldr	r2, [pc, #32]	@ (80025f8 <HAL_I2C_MspInit+0x88>)
 80025d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80025dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80025de:	4b06      	ldr	r3, [pc, #24]	@ (80025f8 <HAL_I2C_MspInit+0x88>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80025ea:	bf00      	nop
 80025ec:	3728      	adds	r7, #40	@ 0x28
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40005400 	.word	0x40005400
 80025f8:	40023800 	.word	0x40023800
 80025fc:	40020400 	.word	0x40020400

08002600 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08c      	sub	sp, #48	@ 0x30
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 031c 	add.w	r3, r7, #28
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a36      	ldr	r2, [pc, #216]	@ (80026f8 <HAL_UART_MspInit+0xf8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d135      	bne.n	800268e <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	61bb      	str	r3, [r7, #24]
 8002626:	4b35      	ldr	r3, [pc, #212]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 8002628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262a:	4a34      	ldr	r2, [pc, #208]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 800262c:	f043 0310 	orr.w	r3, r3, #16
 8002630:	6453      	str	r3, [r2, #68]	@ 0x44
 8002632:	4b32      	ldr	r3, [pc, #200]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 8002634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002636:	f003 0310 	and.w	r3, r3, #16
 800263a:	61bb      	str	r3, [r7, #24]
 800263c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	4b2e      	ldr	r3, [pc, #184]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	4a2d      	ldr	r2, [pc, #180]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6313      	str	r3, [r2, #48]	@ 0x30
 800264e:	4b2b      	ldr	r3, [pc, #172]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800265a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800265e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002660:	2302      	movs	r3, #2
 8002662:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002668:	2303      	movs	r3, #3
 800266a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800266c:	2307      	movs	r3, #7
 800266e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002670:	f107 031c 	add.w	r3, r7, #28
 8002674:	4619      	mov	r1, r3
 8002676:	4822      	ldr	r0, [pc, #136]	@ (8002700 <HAL_UART_MspInit+0x100>)
 8002678:	f000 fba0 	bl	8002dbc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800267c:	2200      	movs	r2, #0
 800267e:	2100      	movs	r1, #0
 8002680:	2025      	movs	r0, #37	@ 0x25
 8002682:	f000 fad2 	bl	8002c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002686:	2025      	movs	r0, #37	@ 0x25
 8002688:	f000 faeb 	bl	8002c62 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800268c:	e030      	b.n	80026f0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a1c      	ldr	r2, [pc, #112]	@ (8002704 <HAL_UART_MspInit+0x104>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d12b      	bne.n	80026f0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002698:	2300      	movs	r3, #0
 800269a:	613b      	str	r3, [r7, #16]
 800269c:	4b17      	ldr	r3, [pc, #92]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 800269e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a0:	4a16      	ldr	r2, [pc, #88]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 80026a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80026a8:	4b14      	ldr	r3, [pc, #80]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 80026aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b0:	613b      	str	r3, [r7, #16]
 80026b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026b4:	2300      	movs	r3, #0
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	4b10      	ldr	r3, [pc, #64]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 80026ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026bc:	4a0f      	ldr	r2, [pc, #60]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 80026be:	f043 0301 	orr.w	r3, r3, #1
 80026c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80026c4:	4b0d      	ldr	r3, [pc, #52]	@ (80026fc <HAL_UART_MspInit+0xfc>)
 80026c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c8:	f003 0301 	and.w	r3, r3, #1
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80026d0:	230c      	movs	r3, #12
 80026d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d4:	2302      	movs	r3, #2
 80026d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d8:	2300      	movs	r3, #0
 80026da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026dc:	2303      	movs	r3, #3
 80026de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026e0:	2307      	movs	r3, #7
 80026e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e4:	f107 031c 	add.w	r3, r7, #28
 80026e8:	4619      	mov	r1, r3
 80026ea:	4805      	ldr	r0, [pc, #20]	@ (8002700 <HAL_UART_MspInit+0x100>)
 80026ec:	f000 fb66 	bl	8002dbc <HAL_GPIO_Init>
}
 80026f0:	bf00      	nop
 80026f2:	3730      	adds	r7, #48	@ 0x30
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	40011000 	.word	0x40011000
 80026fc:	40023800 	.word	0x40023800
 8002700:	40020000 	.word	0x40020000
 8002704:	40004400 	.word	0x40004400

08002708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800270c:	bf00      	nop
 800270e:	e7fd      	b.n	800270c <NMI_Handler+0x4>

08002710 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002714:	bf00      	nop
 8002716:	e7fd      	b.n	8002714 <HardFault_Handler+0x4>

08002718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800271c:	bf00      	nop
 800271e:	e7fd      	b.n	800271c <MemManage_Handler+0x4>

08002720 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002724:	bf00      	nop
 8002726:	e7fd      	b.n	8002724 <BusFault_Handler+0x4>

08002728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800272c:	bf00      	nop
 800272e:	e7fd      	b.n	800272c <UsageFault_Handler+0x4>

08002730 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800273e:	b480      	push	{r7}
 8002740:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800275e:	f000 f945 	bl	80029ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002762:	bf00      	nop
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800276c:	4802      	ldr	r0, [pc, #8]	@ (8002778 <USART1_IRQHandler+0x10>)
 800276e:	f002 fa59 	bl	8004c24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20000280 	.word	0x20000280

0800277c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  return 1;
 8002780:	2301      	movs	r3, #1
}
 8002782:	4618      	mov	r0, r3
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <_kill>:

int _kill(int pid, int sig)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002796:	f004 fe63 	bl	8007460 <__errno>
 800279a:	4603      	mov	r3, r0
 800279c:	2216      	movs	r2, #22
 800279e:	601a      	str	r2, [r3, #0]
  return -1;
 80027a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <_exit>:

void _exit (int status)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027b4:	f04f 31ff 	mov.w	r1, #4294967295
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff ffe7 	bl	800278c <_kill>
  while (1) {}    /* Make sure we hang here */
 80027be:	bf00      	nop
 80027c0:	e7fd      	b.n	80027be <_exit+0x12>

080027c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b086      	sub	sp, #24
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	60f8      	str	r0, [r7, #12]
 80027ca:	60b9      	str	r1, [r7, #8]
 80027cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	e00a      	b.n	80027ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027d4:	f3af 8000 	nop.w
 80027d8:	4601      	mov	r1, r0
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	1c5a      	adds	r2, r3, #1
 80027de:	60ba      	str	r2, [r7, #8]
 80027e0:	b2ca      	uxtb	r2, r1
 80027e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	3301      	adds	r3, #1
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	dbf0      	blt.n	80027d4 <_read+0x12>
  }

  return len;
 80027f2:	687b      	ldr	r3, [r7, #4]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <_close>:
  }
  return len;
}

int _close(int file)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002804:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002824:	605a      	str	r2, [r3, #4]
  return 0;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <_isatty>:

int _isatty(int file)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800283c:	2301      	movs	r3, #1
}
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800284a:	b480      	push	{r7}
 800284c:	b085      	sub	sp, #20
 800284e:	af00      	add	r7, sp, #0
 8002850:	60f8      	str	r0, [r7, #12]
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b086      	sub	sp, #24
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800286c:	4a14      	ldr	r2, [pc, #80]	@ (80028c0 <_sbrk+0x5c>)
 800286e:	4b15      	ldr	r3, [pc, #84]	@ (80028c4 <_sbrk+0x60>)
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002878:	4b13      	ldr	r3, [pc, #76]	@ (80028c8 <_sbrk+0x64>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d102      	bne.n	8002886 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002880:	4b11      	ldr	r3, [pc, #68]	@ (80028c8 <_sbrk+0x64>)
 8002882:	4a12      	ldr	r2, [pc, #72]	@ (80028cc <_sbrk+0x68>)
 8002884:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002886:	4b10      	ldr	r3, [pc, #64]	@ (80028c8 <_sbrk+0x64>)
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4413      	add	r3, r2
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	429a      	cmp	r2, r3
 8002892:	d207      	bcs.n	80028a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002894:	f004 fde4 	bl	8007460 <__errno>
 8002898:	4603      	mov	r3, r0
 800289a:	220c      	movs	r2, #12
 800289c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800289e:	f04f 33ff 	mov.w	r3, #4294967295
 80028a2:	e009      	b.n	80028b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028a4:	4b08      	ldr	r3, [pc, #32]	@ (80028c8 <_sbrk+0x64>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028aa:	4b07      	ldr	r3, [pc, #28]	@ (80028c8 <_sbrk+0x64>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4413      	add	r3, r2
 80028b2:	4a05      	ldr	r2, [pc, #20]	@ (80028c8 <_sbrk+0x64>)
 80028b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028b6:	68fb      	ldr	r3, [r7, #12]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	20010000 	.word	0x20010000
 80028c4:	00000400 	.word	0x00000400
 80028c8:	200003ac 	.word	0x200003ac
 80028cc:	20000500 	.word	0x20000500

080028d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028d4:	4b06      	ldr	r3, [pc, #24]	@ (80028f0 <SystemInit+0x20>)
 80028d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028da:	4a05      	ldr	r2, [pc, #20]	@ (80028f0 <SystemInit+0x20>)
 80028dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028e4:	bf00      	nop
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80028f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800292c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80028f8:	f7ff ffea 	bl	80028d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028fc:	480c      	ldr	r0, [pc, #48]	@ (8002930 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028fe:	490d      	ldr	r1, [pc, #52]	@ (8002934 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002900:	4a0d      	ldr	r2, [pc, #52]	@ (8002938 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002904:	e002      	b.n	800290c <LoopCopyDataInit>

08002906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800290a:	3304      	adds	r3, #4

0800290c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800290c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800290e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002910:	d3f9      	bcc.n	8002906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002912:	4a0a      	ldr	r2, [pc, #40]	@ (800293c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002914:	4c0a      	ldr	r4, [pc, #40]	@ (8002940 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002918:	e001      	b.n	800291e <LoopFillZerobss>

0800291a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800291a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800291c:	3204      	adds	r2, #4

0800291e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800291e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002920:	d3fb      	bcc.n	800291a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002922:	f004 fda3 	bl	800746c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002926:	f7fe fb83 	bl	8001030 <main>
  bx  lr    
 800292a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800292c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002934:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002938:	08009f98 	.word	0x08009f98
  ldr r2, =_sbss
 800293c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002940:	20000500 	.word	0x20000500

08002944 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002944:	e7fe      	b.n	8002944 <ADC_IRQHandler>
	...

08002948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800294c:	4b0e      	ldr	r3, [pc, #56]	@ (8002988 <HAL_Init+0x40>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a0d      	ldr	r2, [pc, #52]	@ (8002988 <HAL_Init+0x40>)
 8002952:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002956:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002958:	4b0b      	ldr	r3, [pc, #44]	@ (8002988 <HAL_Init+0x40>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a0a      	ldr	r2, [pc, #40]	@ (8002988 <HAL_Init+0x40>)
 800295e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002962:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002964:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <HAL_Init+0x40>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a07      	ldr	r2, [pc, #28]	@ (8002988 <HAL_Init+0x40>)
 800296a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800296e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002970:	2003      	movs	r0, #3
 8002972:	f000 f94f 	bl	8002c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002976:	200f      	movs	r0, #15
 8002978:	f000 f808 	bl	800298c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800297c:	f7ff fdd0 	bl	8002520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40023c00 	.word	0x40023c00

0800298c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002994:	4b12      	ldr	r3, [pc, #72]	@ (80029e0 <HAL_InitTick+0x54>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	4b12      	ldr	r3, [pc, #72]	@ (80029e4 <HAL_InitTick+0x58>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	4619      	mov	r1, r3
 800299e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029aa:	4618      	mov	r0, r3
 80029ac:	f000 f967 	bl	8002c7e <HAL_SYSTICK_Config>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e00e      	b.n	80029d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b0f      	cmp	r3, #15
 80029be:	d80a      	bhi.n	80029d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029c0:	2200      	movs	r2, #0
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	f04f 30ff 	mov.w	r0, #4294967295
 80029c8:	f000 f92f 	bl	8002c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029cc:	4a06      	ldr	r2, [pc, #24]	@ (80029e8 <HAL_InitTick+0x5c>)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
 80029d4:	e000      	b.n	80029d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	2000001c 	.word	0x2000001c
 80029e4:	20000024 	.word	0x20000024
 80029e8:	20000020 	.word	0x20000020

080029ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029f0:	4b06      	ldr	r3, [pc, #24]	@ (8002a0c <HAL_IncTick+0x20>)
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	461a      	mov	r2, r3
 80029f6:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <HAL_IncTick+0x24>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4413      	add	r3, r2
 80029fc:	4a04      	ldr	r2, [pc, #16]	@ (8002a10 <HAL_IncTick+0x24>)
 80029fe:	6013      	str	r3, [r2, #0]
}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	20000024 	.word	0x20000024
 8002a10:	200003b0 	.word	0x200003b0

08002a14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  return uwTick;
 8002a18:	4b03      	ldr	r3, [pc, #12]	@ (8002a28 <HAL_GetTick+0x14>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	200003b0 	.word	0x200003b0

08002a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a34:	f7ff ffee 	bl	8002a14 <HAL_GetTick>
 8002a38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a44:	d005      	beq.n	8002a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a46:	4b0a      	ldr	r3, [pc, #40]	@ (8002a70 <HAL_Delay+0x44>)
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4413      	add	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a52:	bf00      	nop
 8002a54:	f7ff ffde 	bl	8002a14 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d8f7      	bhi.n	8002a54 <HAL_Delay+0x28>
  {
  }
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	20000024 	.word	0x20000024

08002a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a84:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a90:	4013      	ands	r3, r2
 8002a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aa6:	4a04      	ldr	r2, [pc, #16]	@ (8002ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	60d3      	str	r3, [r2, #12]
}
 8002aac:	bf00      	nop
 8002aae:	3714      	adds	r7, #20
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr
 8002ab8:	e000ed00 	.word	0xe000ed00

08002abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ac0:	4b04      	ldr	r3, [pc, #16]	@ (8002ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	0a1b      	lsrs	r3, r3, #8
 8002ac6:	f003 0307 	and.w	r3, r3, #7
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	e000ed00 	.word	0xe000ed00

08002ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	db0b      	blt.n	8002b02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	f003 021f 	and.w	r2, r3, #31
 8002af0:	4907      	ldr	r1, [pc, #28]	@ (8002b10 <__NVIC_EnableIRQ+0x38>)
 8002af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af6:	095b      	lsrs	r3, r3, #5
 8002af8:	2001      	movs	r0, #1
 8002afa:	fa00 f202 	lsl.w	r2, r0, r2
 8002afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	e000e100 	.word	0xe000e100

08002b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	6039      	str	r1, [r7, #0]
 8002b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	db0a      	blt.n	8002b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	490c      	ldr	r1, [pc, #48]	@ (8002b60 <__NVIC_SetPriority+0x4c>)
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	0112      	lsls	r2, r2, #4
 8002b34:	b2d2      	uxtb	r2, r2
 8002b36:	440b      	add	r3, r1
 8002b38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b3c:	e00a      	b.n	8002b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	b2da      	uxtb	r2, r3
 8002b42:	4908      	ldr	r1, [pc, #32]	@ (8002b64 <__NVIC_SetPriority+0x50>)
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	3b04      	subs	r3, #4
 8002b4c:	0112      	lsls	r2, r2, #4
 8002b4e:	b2d2      	uxtb	r2, r2
 8002b50:	440b      	add	r3, r1
 8002b52:	761a      	strb	r2, [r3, #24]
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000e100 	.word	0xe000e100
 8002b64:	e000ed00 	.word	0xe000ed00

08002b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b089      	sub	sp, #36	@ 0x24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f1c3 0307 	rsb	r3, r3, #7
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	bf28      	it	cs
 8002b86:	2304      	movcs	r3, #4
 8002b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	2b06      	cmp	r3, #6
 8002b90:	d902      	bls.n	8002b98 <NVIC_EncodePriority+0x30>
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3b03      	subs	r3, #3
 8002b96:	e000      	b.n	8002b9a <NVIC_EncodePriority+0x32>
 8002b98:	2300      	movs	r3, #0
 8002b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43da      	mvns	r2, r3
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	401a      	ands	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bba:	43d9      	mvns	r1, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc0:	4313      	orrs	r3, r2
         );
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3724      	adds	r7, #36	@ 0x24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
	...

08002bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002be0:	d301      	bcc.n	8002be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002be2:	2301      	movs	r3, #1
 8002be4:	e00f      	b.n	8002c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002be6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c10 <SysTick_Config+0x40>)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bee:	210f      	movs	r1, #15
 8002bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf4:	f7ff ff8e 	bl	8002b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bf8:	4b05      	ldr	r3, [pc, #20]	@ (8002c10 <SysTick_Config+0x40>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bfe:	4b04      	ldr	r3, [pc, #16]	@ (8002c10 <SysTick_Config+0x40>)
 8002c00:	2207      	movs	r2, #7
 8002c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	e000e010 	.word	0xe000e010

08002c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff ff29 	bl	8002a74 <__NVIC_SetPriorityGrouping>
}
 8002c22:	bf00      	nop
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b086      	sub	sp, #24
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	4603      	mov	r3, r0
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
 8002c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c3c:	f7ff ff3e 	bl	8002abc <__NVIC_GetPriorityGrouping>
 8002c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	6978      	ldr	r0, [r7, #20]
 8002c48:	f7ff ff8e 	bl	8002b68 <NVIC_EncodePriority>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c52:	4611      	mov	r1, r2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff ff5d 	bl	8002b14 <__NVIC_SetPriority>
}
 8002c5a:	bf00      	nop
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b082      	sub	sp, #8
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	4603      	mov	r3, r0
 8002c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff31 	bl	8002ad8 <__NVIC_EnableIRQ>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b082      	sub	sp, #8
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7ff ffa2 	bl	8002bd0 <SysTick_Config>
 8002c8c:	4603      	mov	r3, r0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b084      	sub	sp, #16
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ca4:	f7ff feb6 	bl	8002a14 <HAL_GetTick>
 8002ca8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d008      	beq.n	8002cc8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2280      	movs	r2, #128	@ 0x80
 8002cba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e052      	b.n	8002d6e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0216 	bic.w	r2, r2, #22
 8002cd6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	695a      	ldr	r2, [r3, #20]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ce6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d103      	bne.n	8002cf8 <HAL_DMA_Abort+0x62>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d007      	beq.n	8002d08 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0208 	bic.w	r2, r2, #8
 8002d06:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f022 0201 	bic.w	r2, r2, #1
 8002d16:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d18:	e013      	b.n	8002d42 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d1a:	f7ff fe7b 	bl	8002a14 <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	2b05      	cmp	r3, #5
 8002d26:	d90c      	bls.n	8002d42 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2203      	movs	r2, #3
 8002d32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e015      	b.n	8002d6e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1e4      	bne.n	8002d1a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d54:	223f      	movs	r2, #63	@ 0x3f
 8002d56:	409a      	lsls	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d004      	beq.n	8002d94 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2280      	movs	r2, #128	@ 0x80
 8002d8e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e00c      	b.n	8002dae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2205      	movs	r2, #5
 8002d98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f022 0201 	bic.w	r2, r2, #1
 8002daa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
	...

08002dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b089      	sub	sp, #36	@ 0x24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]
 8002dd6:	e159      	b.n	800308c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dd8:	2201      	movs	r2, #1
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8002de0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	4013      	ands	r3, r2
 8002dea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	f040 8148 	bne.w	8003086 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d005      	beq.n	8002e0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d130      	bne.n	8002e70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	2203      	movs	r2, #3
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	43db      	mvns	r3, r3
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	4013      	ands	r3, r2
 8002e24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	68da      	ldr	r2, [r3, #12]
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e44:	2201      	movs	r2, #1
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4013      	ands	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	f003 0201 	and.w	r2, r3, #1
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f003 0303 	and.w	r3, r3, #3
 8002e78:	2b03      	cmp	r3, #3
 8002e7a:	d017      	beq.n	8002eac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	2203      	movs	r2, #3
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43db      	mvns	r3, r3
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4013      	ands	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69ba      	ldr	r2, [r7, #24]
 8002eaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 0303 	and.w	r3, r3, #3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d123      	bne.n	8002f00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	08da      	lsrs	r2, r3, #3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3208      	adds	r2, #8
 8002ec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	220f      	movs	r2, #15
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	691a      	ldr	r2, [r3, #16]
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	08da      	lsrs	r2, r3, #3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	3208      	adds	r2, #8
 8002efa:	69b9      	ldr	r1, [r7, #24]
 8002efc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	2203      	movs	r2, #3
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	43db      	mvns	r3, r3
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4013      	ands	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0203 	and.w	r2, r3, #3
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f000 80a2 	beq.w	8003086 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	60fb      	str	r3, [r7, #12]
 8002f46:	4b57      	ldr	r3, [pc, #348]	@ (80030a4 <HAL_GPIO_Init+0x2e8>)
 8002f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4a:	4a56      	ldr	r2, [pc, #344]	@ (80030a4 <HAL_GPIO_Init+0x2e8>)
 8002f4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f52:	4b54      	ldr	r3, [pc, #336]	@ (80030a4 <HAL_GPIO_Init+0x2e8>)
 8002f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f5e:	4a52      	ldr	r2, [pc, #328]	@ (80030a8 <HAL_GPIO_Init+0x2ec>)
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	089b      	lsrs	r3, r3, #2
 8002f64:	3302      	adds	r3, #2
 8002f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	220f      	movs	r2, #15
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a49      	ldr	r2, [pc, #292]	@ (80030ac <HAL_GPIO_Init+0x2f0>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d019      	beq.n	8002fbe <HAL_GPIO_Init+0x202>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a48      	ldr	r2, [pc, #288]	@ (80030b0 <HAL_GPIO_Init+0x2f4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d013      	beq.n	8002fba <HAL_GPIO_Init+0x1fe>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a47      	ldr	r2, [pc, #284]	@ (80030b4 <HAL_GPIO_Init+0x2f8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d00d      	beq.n	8002fb6 <HAL_GPIO_Init+0x1fa>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a46      	ldr	r2, [pc, #280]	@ (80030b8 <HAL_GPIO_Init+0x2fc>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d007      	beq.n	8002fb2 <HAL_GPIO_Init+0x1f6>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a45      	ldr	r2, [pc, #276]	@ (80030bc <HAL_GPIO_Init+0x300>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d101      	bne.n	8002fae <HAL_GPIO_Init+0x1f2>
 8002faa:	2304      	movs	r3, #4
 8002fac:	e008      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fae:	2307      	movs	r3, #7
 8002fb0:	e006      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e004      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e002      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <HAL_GPIO_Init+0x204>
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	69fa      	ldr	r2, [r7, #28]
 8002fc2:	f002 0203 	and.w	r2, r2, #3
 8002fc6:	0092      	lsls	r2, r2, #2
 8002fc8:	4093      	lsls	r3, r2
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fd0:	4935      	ldr	r1, [pc, #212]	@ (80030a8 <HAL_GPIO_Init+0x2ec>)
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	089b      	lsrs	r3, r3, #2
 8002fd6:	3302      	adds	r3, #2
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fde:	4b38      	ldr	r3, [pc, #224]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4013      	ands	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d003      	beq.n	8003002 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003002:	4a2f      	ldr	r2, [pc, #188]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003008:	4b2d      	ldr	r3, [pc, #180]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	43db      	mvns	r3, r3
 8003012:	69ba      	ldr	r2, [r7, #24]
 8003014:	4013      	ands	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d003      	beq.n	800302c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	4313      	orrs	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800302c:	4a24      	ldr	r2, [pc, #144]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003032:	4b23      	ldr	r3, [pc, #140]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	43db      	mvns	r3, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4013      	ands	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003056:	4a1a      	ldr	r2, [pc, #104]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800305c:	4b18      	ldr	r3, [pc, #96]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	43db      	mvns	r3, r3
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	4013      	ands	r3, r2
 800306a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d003      	beq.n	8003080 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	4313      	orrs	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003080:	4a0f      	ldr	r2, [pc, #60]	@ (80030c0 <HAL_GPIO_Init+0x304>)
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	3301      	adds	r3, #1
 800308a:	61fb      	str	r3, [r7, #28]
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	2b0f      	cmp	r3, #15
 8003090:	f67f aea2 	bls.w	8002dd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003094:	bf00      	nop
 8003096:	bf00      	nop
 8003098:	3724      	adds	r7, #36	@ 0x24
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40013800 	.word	0x40013800
 80030ac:	40020000 	.word	0x40020000
 80030b0:	40020400 	.word	0x40020400
 80030b4:	40020800 	.word	0x40020800
 80030b8:	40020c00 	.word	0x40020c00
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40013c00 	.word	0x40013c00

080030c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	460b      	mov	r3, r1
 80030ce:	807b      	strh	r3, [r7, #2]
 80030d0:	4613      	mov	r3, r2
 80030d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030d4:	787b      	ldrb	r3, [r7, #1]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030da:	887a      	ldrh	r2, [r7, #2]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030e0:	e003      	b.n	80030ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030e2:	887b      	ldrh	r3, [r7, #2]
 80030e4:	041a      	lsls	r2, r3, #16
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	619a      	str	r2, [r3, #24]
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b085      	sub	sp, #20
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	460b      	mov	r3, r1
 8003100:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003108:	887a      	ldrh	r2, [r7, #2]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	4013      	ands	r3, r2
 800310e:	041a      	lsls	r2, r3, #16
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	43d9      	mvns	r1, r3
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	400b      	ands	r3, r1
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	619a      	str	r2, [r3, #24]
}
 800311e:	bf00      	nop
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e12b      	b.n	8003396 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d106      	bne.n	8003158 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f7ff fa0c 	bl	8002570 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2224      	movs	r2, #36	@ 0x24
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800317e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800318e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003190:	f001 fc20 	bl	80049d4 <HAL_RCC_GetPCLK1Freq>
 8003194:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	4a81      	ldr	r2, [pc, #516]	@ (80033a0 <HAL_I2C_Init+0x274>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d807      	bhi.n	80031b0 <HAL_I2C_Init+0x84>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4a80      	ldr	r2, [pc, #512]	@ (80033a4 <HAL_I2C_Init+0x278>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	bf94      	ite	ls
 80031a8:	2301      	movls	r3, #1
 80031aa:	2300      	movhi	r3, #0
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	e006      	b.n	80031be <HAL_I2C_Init+0x92>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4a7d      	ldr	r2, [pc, #500]	@ (80033a8 <HAL_I2C_Init+0x27c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	bf94      	ite	ls
 80031b8:	2301      	movls	r3, #1
 80031ba:	2300      	movhi	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e0e7      	b.n	8003396 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4a78      	ldr	r2, [pc, #480]	@ (80033ac <HAL_I2C_Init+0x280>)
 80031ca:	fba2 2303 	umull	r2, r3, r2, r3
 80031ce:	0c9b      	lsrs	r3, r3, #18
 80031d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	4a6a      	ldr	r2, [pc, #424]	@ (80033a0 <HAL_I2C_Init+0x274>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d802      	bhi.n	8003200 <HAL_I2C_Init+0xd4>
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	3301      	adds	r3, #1
 80031fe:	e009      	b.n	8003214 <HAL_I2C_Init+0xe8>
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003206:	fb02 f303 	mul.w	r3, r2, r3
 800320a:	4a69      	ldr	r2, [pc, #420]	@ (80033b0 <HAL_I2C_Init+0x284>)
 800320c:	fba2 2303 	umull	r2, r3, r2, r3
 8003210:	099b      	lsrs	r3, r3, #6
 8003212:	3301      	adds	r3, #1
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	430b      	orrs	r3, r1
 800321a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003226:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	495c      	ldr	r1, [pc, #368]	@ (80033a0 <HAL_I2C_Init+0x274>)
 8003230:	428b      	cmp	r3, r1
 8003232:	d819      	bhi.n	8003268 <HAL_I2C_Init+0x13c>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	1e59      	subs	r1, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003242:	1c59      	adds	r1, r3, #1
 8003244:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003248:	400b      	ands	r3, r1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00a      	beq.n	8003264 <HAL_I2C_Init+0x138>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	1e59      	subs	r1, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	fbb1 f3f3 	udiv	r3, r1, r3
 800325c:	3301      	adds	r3, #1
 800325e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003262:	e051      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 8003264:	2304      	movs	r3, #4
 8003266:	e04f      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d111      	bne.n	8003294 <HAL_I2C_Init+0x168>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	1e58      	subs	r0, r3, #1
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6859      	ldr	r1, [r3, #4]
 8003278:	460b      	mov	r3, r1
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	440b      	add	r3, r1
 800327e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003282:	3301      	adds	r3, #1
 8003284:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003288:	2b00      	cmp	r3, #0
 800328a:	bf0c      	ite	eq
 800328c:	2301      	moveq	r3, #1
 800328e:	2300      	movne	r3, #0
 8003290:	b2db      	uxtb	r3, r3
 8003292:	e012      	b.n	80032ba <HAL_I2C_Init+0x18e>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	1e58      	subs	r0, r3, #1
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6859      	ldr	r1, [r3, #4]
 800329c:	460b      	mov	r3, r1
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	440b      	add	r3, r1
 80032a2:	0099      	lsls	r1, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80032aa:	3301      	adds	r3, #1
 80032ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	bf0c      	ite	eq
 80032b4:	2301      	moveq	r3, #1
 80032b6:	2300      	movne	r3, #0
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <HAL_I2C_Init+0x196>
 80032be:	2301      	movs	r3, #1
 80032c0:	e022      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10e      	bne.n	80032e8 <HAL_I2C_Init+0x1bc>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	1e58      	subs	r0, r3, #1
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6859      	ldr	r1, [r3, #4]
 80032d2:	460b      	mov	r3, r1
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	440b      	add	r3, r1
 80032d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80032dc:	3301      	adds	r3, #1
 80032de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032e6:	e00f      	b.n	8003308 <HAL_I2C_Init+0x1dc>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	1e58      	subs	r0, r3, #1
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6859      	ldr	r1, [r3, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	0099      	lsls	r1, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80032fe:	3301      	adds	r3, #1
 8003300:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003304:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	6809      	ldr	r1, [r1, #0]
 800330c:	4313      	orrs	r3, r2
 800330e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69da      	ldr	r2, [r3, #28]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003336:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6911      	ldr	r1, [r2, #16]
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	68d2      	ldr	r2, [r2, #12]
 8003342:	4311      	orrs	r1, r2
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	430b      	orrs	r3, r1
 800334a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695a      	ldr	r2, [r3, #20]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0201 	orr.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2220      	movs	r2, #32
 8003382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	000186a0 	.word	0x000186a0
 80033a4:	001e847f 	.word	0x001e847f
 80033a8:	003d08ff 	.word	0x003d08ff
 80033ac:	431bde83 	.word	0x431bde83
 80033b0:	10624dd3 	.word	0x10624dd3

080033b4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b088      	sub	sp, #32
 80033b8:	af02      	add	r7, sp, #8
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	4608      	mov	r0, r1
 80033be:	4611      	mov	r1, r2
 80033c0:	461a      	mov	r2, r3
 80033c2:	4603      	mov	r3, r0
 80033c4:	817b      	strh	r3, [r7, #10]
 80033c6:	460b      	mov	r3, r1
 80033c8:	813b      	strh	r3, [r7, #8]
 80033ca:	4613      	mov	r3, r2
 80033cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033ce:	f7ff fb21 	bl	8002a14 <HAL_GetTick>
 80033d2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2b20      	cmp	r3, #32
 80033de:	f040 80d9 	bne.w	8003594 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	2319      	movs	r3, #25
 80033e8:	2201      	movs	r2, #1
 80033ea:	496d      	ldr	r1, [pc, #436]	@ (80035a0 <HAL_I2C_Mem_Write+0x1ec>)
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f000 fc8b 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80033f8:	2302      	movs	r3, #2
 80033fa:	e0cc      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003402:	2b01      	cmp	r3, #1
 8003404:	d101      	bne.n	800340a <HAL_I2C_Mem_Write+0x56>
 8003406:	2302      	movs	r3, #2
 8003408:	e0c5      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b01      	cmp	r3, #1
 800341e:	d007      	beq.n	8003430 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f042 0201 	orr.w	r2, r2, #1
 800342e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800343e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2221      	movs	r2, #33	@ 0x21
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2240      	movs	r2, #64	@ 0x40
 800344c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6a3a      	ldr	r2, [r7, #32]
 800345a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003460:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003466:	b29a      	uxth	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	4a4d      	ldr	r2, [pc, #308]	@ (80035a4 <HAL_I2C_Mem_Write+0x1f0>)
 8003470:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003472:	88f8      	ldrh	r0, [r7, #6]
 8003474:	893a      	ldrh	r2, [r7, #8]
 8003476:	8979      	ldrh	r1, [r7, #10]
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	9301      	str	r3, [sp, #4]
 800347c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	4603      	mov	r3, r0
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 fac2 	bl	8003a0c <I2C_RequestMemoryWrite>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d052      	beq.n	8003534 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e081      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 fd50 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00d      	beq.n	80034be <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d107      	bne.n	80034ba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e06b      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c2:	781a      	ldrb	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ce:	1c5a      	adds	r2, r3, #1
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d8:	3b01      	subs	r3, #1
 80034da:	b29a      	uxth	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	3b01      	subs	r3, #1
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	d11b      	bne.n	8003534 <HAL_I2C_Mem_Write+0x180>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003500:	2b00      	cmp	r3, #0
 8003502:	d017      	beq.n	8003534 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003508:	781a      	ldrb	r2, [r3, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003514:	1c5a      	adds	r2, r3, #1
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351e:	3b01      	subs	r3, #1
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800352a:	b29b      	uxth	r3, r3
 800352c:	3b01      	subs	r3, #1
 800352e:	b29a      	uxth	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1aa      	bne.n	8003492 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 fd43 	bl	8003fcc <I2C_WaitOnBTFFlagUntilTimeout>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00d      	beq.n	8003568 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003550:	2b04      	cmp	r3, #4
 8003552:	d107      	bne.n	8003564 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003562:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e016      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003576:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2220      	movs	r2, #32
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	e000      	b.n	8003596 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003594:	2302      	movs	r3, #2
  }
}
 8003596:	4618      	mov	r0, r3
 8003598:	3718      	adds	r7, #24
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	00100002 	.word	0x00100002
 80035a4:	ffff0000 	.word	0xffff0000

080035a8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b08c      	sub	sp, #48	@ 0x30
 80035ac:	af02      	add	r7, sp, #8
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	4608      	mov	r0, r1
 80035b2:	4611      	mov	r1, r2
 80035b4:	461a      	mov	r2, r3
 80035b6:	4603      	mov	r3, r0
 80035b8:	817b      	strh	r3, [r7, #10]
 80035ba:	460b      	mov	r3, r1
 80035bc:	813b      	strh	r3, [r7, #8]
 80035be:	4613      	mov	r3, r2
 80035c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035c2:	f7ff fa27 	bl	8002a14 <HAL_GetTick>
 80035c6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	f040 8214 	bne.w	80039fe <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	2319      	movs	r3, #25
 80035dc:	2201      	movs	r2, #1
 80035de:	497b      	ldr	r1, [pc, #492]	@ (80037cc <HAL_I2C_Mem_Read+0x224>)
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 fb91 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80035ec:	2302      	movs	r3, #2
 80035ee:	e207      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d101      	bne.n	80035fe <HAL_I2C_Mem_Read+0x56>
 80035fa:	2302      	movs	r3, #2
 80035fc:	e200      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b01      	cmp	r3, #1
 8003612:	d007      	beq.n	8003624 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f042 0201 	orr.w	r2, r2, #1
 8003622:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003632:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2222      	movs	r2, #34	@ 0x22
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2240      	movs	r2, #64	@ 0x40
 8003640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800364e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003654:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	4a5b      	ldr	r2, [pc, #364]	@ (80037d0 <HAL_I2C_Mem_Read+0x228>)
 8003664:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003666:	88f8      	ldrh	r0, [r7, #6]
 8003668:	893a      	ldrh	r2, [r7, #8]
 800366a:	8979      	ldrh	r1, [r7, #10]
 800366c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366e:	9301      	str	r3, [sp, #4]
 8003670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	4603      	mov	r3, r0
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f000 fa5e 	bl	8003b38 <I2C_RequestMemoryRead>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e1bc      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800368a:	2b00      	cmp	r3, #0
 800368c:	d113      	bne.n	80036b6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800368e:	2300      	movs	r3, #0
 8003690:	623b      	str	r3, [r7, #32]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	623b      	str	r3, [r7, #32]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	623b      	str	r3, [r7, #32]
 80036a2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	e190      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d11b      	bne.n	80036f6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ce:	2300      	movs	r3, #0
 80036d0:	61fb      	str	r3, [r7, #28]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	61fb      	str	r3, [r7, #28]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	e170      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d11b      	bne.n	8003736 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800370c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800371c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800371e:	2300      	movs	r3, #0
 8003720:	61bb      	str	r3, [r7, #24]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	61bb      	str	r3, [r7, #24]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	699b      	ldr	r3, [r3, #24]
 8003730:	61bb      	str	r3, [r7, #24]
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	e150      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003736:	2300      	movs	r3, #0
 8003738:	617b      	str	r3, [r7, #20]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	617b      	str	r3, [r7, #20]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800374c:	e144      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003752:	2b03      	cmp	r3, #3
 8003754:	f200 80f1 	bhi.w	800393a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375c:	2b01      	cmp	r3, #1
 800375e:	d123      	bne.n	80037a8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003762:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003764:	68f8      	ldr	r0, [r7, #12]
 8003766:	f000 fc79 	bl	800405c <I2C_WaitOnRXNEFlagUntilTimeout>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e145      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	691a      	ldr	r2, [r3, #16]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003786:	1c5a      	adds	r2, r3, #1
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800379c:	b29b      	uxth	r3, r3
 800379e:	3b01      	subs	r3, #1
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037a6:	e117      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d14e      	bne.n	800384e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b6:	2200      	movs	r2, #0
 80037b8:	4906      	ldr	r1, [pc, #24]	@ (80037d4 <HAL_I2C_Mem_Read+0x22c>)
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f000 faa4 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d008      	beq.n	80037d8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e11a      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
 80037ca:	bf00      	nop
 80037cc:	00100002 	.word	0x00100002
 80037d0:	ffff0000 	.word	0xffff0000
 80037d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	691a      	ldr	r2, [r3, #16]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fa:	1c5a      	adds	r2, r3, #1
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003804:	3b01      	subs	r3, #1
 8003806:	b29a      	uxth	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003810:	b29b      	uxth	r3, r3
 8003812:	3b01      	subs	r3, #1
 8003814:	b29a      	uxth	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	691a      	ldr	r2, [r3, #16]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003824:	b2d2      	uxtb	r2, r2
 8003826:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003836:	3b01      	subs	r3, #1
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003842:	b29b      	uxth	r3, r3
 8003844:	3b01      	subs	r3, #1
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800384c:	e0c4      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800384e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003854:	2200      	movs	r2, #0
 8003856:	496c      	ldr	r1, [pc, #432]	@ (8003a08 <HAL_I2C_Mem_Read+0x460>)
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f000 fa55 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e0cb      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003876:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	691a      	ldr	r2, [r3, #16]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388a:	1c5a      	adds	r2, r3, #1
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b0:	2200      	movs	r2, #0
 80038b2:	4955      	ldr	r1, [pc, #340]	@ (8003a08 <HAL_I2C_Mem_Read+0x460>)
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	f000 fa27 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d001      	beq.n	80038c4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e09d      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	691a      	ldr	r2, [r3, #16]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e6:	1c5a      	adds	r2, r3, #1
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	3b01      	subs	r3, #1
 8003900:	b29a      	uxth	r2, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	691a      	ldr	r2, [r3, #16]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	b2d2      	uxtb	r2, r2
 8003912:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003918:	1c5a      	adds	r2, r3, #1
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003922:	3b01      	subs	r3, #1
 8003924:	b29a      	uxth	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392e:	b29b      	uxth	r3, r3
 8003930:	3b01      	subs	r3, #1
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003938:	e04e      	b.n	80039d8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800393a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800393c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 fb8c 	bl	800405c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e058      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	691a      	ldr	r2, [r3, #16]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003958:	b2d2      	uxtb	r2, r2
 800395a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800396a:	3b01      	subs	r3, #1
 800396c:	b29a      	uxth	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003976:	b29b      	uxth	r3, r3
 8003978:	3b01      	subs	r3, #1
 800397a:	b29a      	uxth	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	f003 0304 	and.w	r3, r3, #4
 800398a:	2b04      	cmp	r3, #4
 800398c:	d124      	bne.n	80039d8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003992:	2b03      	cmp	r3, #3
 8003994:	d107      	bne.n	80039a6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039a4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	691a      	ldr	r2, [r3, #16]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b0:	b2d2      	uxtb	r2, r2
 80039b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b8:	1c5a      	adds	r2, r3, #1
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c2:	3b01      	subs	r3, #1
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	3b01      	subs	r3, #1
 80039d2:	b29a      	uxth	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f47f aeb6 	bne.w	800374e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039fa:	2300      	movs	r3, #0
 80039fc:	e000      	b.n	8003a00 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
  }
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3728      	adds	r7, #40	@ 0x28
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	00010004 	.word	0x00010004

08003a0c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b088      	sub	sp, #32
 8003a10:	af02      	add	r7, sp, #8
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	4608      	mov	r0, r1
 8003a16:	4611      	mov	r1, r2
 8003a18:	461a      	mov	r2, r3
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	817b      	strh	r3, [r7, #10]
 8003a1e:	460b      	mov	r3, r1
 8003a20:	813b      	strh	r3, [r7, #8]
 8003a22:	4613      	mov	r3, r2
 8003a24:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	6a3b      	ldr	r3, [r7, #32]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f000 f960 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00d      	beq.n	8003a6a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a5c:	d103      	bne.n	8003a66 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a64:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e05f      	b.n	8003b2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a6a:	897b      	ldrh	r3, [r7, #10]
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	461a      	mov	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7c:	6a3a      	ldr	r2, [r7, #32]
 8003a7e:	492d      	ldr	r1, [pc, #180]	@ (8003b34 <I2C_RequestMemoryWrite+0x128>)
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f000 f9bb 	bl	8003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e04c      	b.n	8003b2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa8:	6a39      	ldr	r1, [r7, #32]
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 fa46 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00d      	beq.n	8003ad2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aba:	2b04      	cmp	r3, #4
 8003abc:	d107      	bne.n	8003ace <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003acc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e02b      	b.n	8003b2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ad2:	88fb      	ldrh	r3, [r7, #6]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d105      	bne.n	8003ae4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ad8:	893b      	ldrh	r3, [r7, #8]
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	611a      	str	r2, [r3, #16]
 8003ae2:	e021      	b.n	8003b28 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ae4:	893b      	ldrh	r3, [r7, #8]
 8003ae6:	0a1b      	lsrs	r3, r3, #8
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003af4:	6a39      	ldr	r1, [r7, #32]
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 fa20 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00d      	beq.n	8003b1e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d107      	bne.n	8003b1a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e005      	b.n	8003b2a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b1e:	893b      	ldrh	r3, [r7, #8]
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	00010002 	.word	0x00010002

08003b38 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af02      	add	r7, sp, #8
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	4608      	mov	r0, r1
 8003b42:	4611      	mov	r1, r2
 8003b44:	461a      	mov	r2, r3
 8003b46:	4603      	mov	r3, r0
 8003b48:	817b      	strh	r3, [r7, #10]
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	813b      	strh	r3, [r7, #8]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b60:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	6a3b      	ldr	r3, [r7, #32]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b7e:	68f8      	ldr	r0, [r7, #12]
 8003b80:	f000 f8c2 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00d      	beq.n	8003ba6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b98:	d103      	bne.n	8003ba2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ba0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e0aa      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ba6:	897b      	ldrh	r3, [r7, #10]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	461a      	mov	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003bb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb8:	6a3a      	ldr	r2, [r7, #32]
 8003bba:	4952      	ldr	r1, [pc, #328]	@ (8003d04 <I2C_RequestMemoryRead+0x1cc>)
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 f91d 	bl	8003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e097      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bcc:	2300      	movs	r3, #0
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	617b      	str	r3, [r7, #20]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003be4:	6a39      	ldr	r1, [r7, #32]
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f000 f9a8 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00d      	beq.n	8003c0e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d107      	bne.n	8003c0a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e076      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c0e:	88fb      	ldrh	r3, [r7, #6]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d105      	bne.n	8003c20 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c14:	893b      	ldrh	r3, [r7, #8]
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	611a      	str	r2, [r3, #16]
 8003c1e:	e021      	b.n	8003c64 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c20:	893b      	ldrh	r3, [r7, #8]
 8003c22:	0a1b      	lsrs	r3, r3, #8
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	b2da      	uxtb	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c30:	6a39      	ldr	r1, [r7, #32]
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f982 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00d      	beq.n	8003c5a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c42:	2b04      	cmp	r3, #4
 8003c44:	d107      	bne.n	8003c56 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e050      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c5a:	893b      	ldrh	r3, [r7, #8]
 8003c5c:	b2da      	uxtb	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c66:	6a39      	ldr	r1, [r7, #32]
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f000 f967 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00d      	beq.n	8003c90 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d107      	bne.n	8003c8c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c8a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e035      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c9e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	9300      	str	r3, [sp, #0]
 8003ca4:	6a3b      	ldr	r3, [r7, #32]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	f000 f82b 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00d      	beq.n	8003cd4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cc6:	d103      	bne.n	8003cd0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e013      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003cd4:	897b      	ldrh	r3, [r7, #10]
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	f043 0301 	orr.w	r3, r3, #1
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce6:	6a3a      	ldr	r2, [r7, #32]
 8003ce8:	4906      	ldr	r1, [pc, #24]	@ (8003d04 <I2C_RequestMemoryRead+0x1cc>)
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 f886 	bl	8003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e000      	b.n	8003cfc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3718      	adds	r7, #24
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	00010002 	.word	0x00010002

08003d08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	603b      	str	r3, [r7, #0]
 8003d14:	4613      	mov	r3, r2
 8003d16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d18:	e048      	b.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d20:	d044      	beq.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d22:	f7fe fe77 	bl	8002a14 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d302      	bcc.n	8003d38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d139      	bne.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	0c1b      	lsrs	r3, r3, #16
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d10d      	bne.n	8003d5e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	43da      	mvns	r2, r3
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	bf0c      	ite	eq
 8003d54:	2301      	moveq	r3, #1
 8003d56:	2300      	movne	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	e00c      	b.n	8003d78 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	43da      	mvns	r2, r3
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	bf0c      	ite	eq
 8003d70:	2301      	moveq	r3, #1
 8003d72:	2300      	movne	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	461a      	mov	r2, r3
 8003d78:	79fb      	ldrb	r3, [r7, #7]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d116      	bne.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2220      	movs	r2, #32
 8003d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	f043 0220 	orr.w	r2, r3, #32
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e023      	b.n	8003df4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	0c1b      	lsrs	r3, r3, #16
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d10d      	bne.n	8003dd2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	43da      	mvns	r2, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2301      	moveq	r3, #1
 8003dca:	2300      	movne	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	461a      	mov	r2, r3
 8003dd0:	e00c      	b.n	8003dec <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	43da      	mvns	r2, r3
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	bf0c      	ite	eq
 8003de4:	2301      	moveq	r3, #1
 8003de6:	2300      	movne	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	461a      	mov	r2, r3
 8003dec:	79fb      	ldrb	r3, [r7, #7]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d093      	beq.n	8003d1a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003df2:	2300      	movs	r3, #0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
 8003e08:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e0a:	e071      	b.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e1a:	d123      	bne.n	8003e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e2a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e34:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e50:	f043 0204 	orr.w	r2, r3, #4
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e067      	b.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6a:	d041      	beq.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e6c:	f7fe fdd2 	bl	8002a14 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d302      	bcc.n	8003e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d136      	bne.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	0c1b      	lsrs	r3, r3, #16
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d10c      	bne.n	8003ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	43da      	mvns	r2, r3
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	4013      	ands	r3, r2
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	bf14      	ite	ne
 8003e9e:	2301      	movne	r3, #1
 8003ea0:	2300      	moveq	r3, #0
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	e00b      	b.n	8003ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	43da      	mvns	r2, r3
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	bf14      	ite	ne
 8003eb8:	2301      	movne	r3, #1
 8003eba:	2300      	moveq	r3, #0
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d016      	beq.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003edc:	f043 0220 	orr.w	r2, r3, #32
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e021      	b.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	0c1b      	lsrs	r3, r3, #16
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d10c      	bne.n	8003f14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	43da      	mvns	r2, r3
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	4013      	ands	r3, r2
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bf14      	ite	ne
 8003f0c:	2301      	movne	r3, #1
 8003f0e:	2300      	moveq	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	e00b      	b.n	8003f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	43da      	mvns	r2, r3
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	bf14      	ite	ne
 8003f26:	2301      	movne	r3, #1
 8003f28:	2300      	moveq	r3, #0
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f47f af6d 	bne.w	8003e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f48:	e034      	b.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 f8e3 	bl	8004116 <I2C_IsAcknowledgeFailed>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e034      	b.n	8003fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f60:	d028      	beq.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f62:	f7fe fd57 	bl	8002a14 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d302      	bcc.n	8003f78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d11d      	bne.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f82:	2b80      	cmp	r3, #128	@ 0x80
 8003f84:	d016      	beq.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	f043 0220 	orr.w	r2, r3, #32
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e007      	b.n	8003fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fbe:	2b80      	cmp	r3, #128	@ 0x80
 8003fc0:	d1c3      	bne.n	8003f4a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fd8:	e034      	b.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f89b 	bl	8004116 <I2C_IsAcknowledgeFailed>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e034      	b.n	8004054 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff0:	d028      	beq.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ff2:	f7fe fd0f 	bl	8002a14 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	68ba      	ldr	r2, [r7, #8]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d302      	bcc.n	8004008 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d11d      	bne.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	f003 0304 	and.w	r3, r3, #4
 8004012:	2b04      	cmp	r3, #4
 8004014:	d016      	beq.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	f043 0220 	orr.w	r2, r3, #32
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e007      	b.n	8004054 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b04      	cmp	r3, #4
 8004050:	d1c3      	bne.n	8003fda <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004068:	e049      	b.n	80040fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	f003 0310 	and.w	r3, r3, #16
 8004074:	2b10      	cmp	r3, #16
 8004076:	d119      	bne.n	80040ac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f06f 0210 	mvn.w	r2, #16
 8004080:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e030      	b.n	800410e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ac:	f7fe fcb2 	bl	8002a14 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d302      	bcc.n	80040c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d11d      	bne.n	80040fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040cc:	2b40      	cmp	r3, #64	@ 0x40
 80040ce:	d016      	beq.n	80040fe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2220      	movs	r2, #32
 80040da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ea:	f043 0220 	orr.w	r2, r3, #32
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e007      	b.n	800410e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	695b      	ldr	r3, [r3, #20]
 8004104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004108:	2b40      	cmp	r3, #64	@ 0x40
 800410a:	d1ae      	bne.n	800406a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004116:	b480      	push	{r7}
 8004118:	b083      	sub	sp, #12
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004128:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800412c:	d11b      	bne.n	8004166 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004136:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2220      	movs	r2, #32
 8004142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004152:	f043 0204 	orr.w	r2, r3, #4
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e267      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d075      	beq.n	800427e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004192:	4b88      	ldr	r3, [pc, #544]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f003 030c 	and.w	r3, r3, #12
 800419a:	2b04      	cmp	r3, #4
 800419c:	d00c      	beq.n	80041b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800419e:	4b85      	ldr	r3, [pc, #532]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041a6:	2b08      	cmp	r3, #8
 80041a8:	d112      	bne.n	80041d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041aa:	4b82      	ldr	r3, [pc, #520]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041b6:	d10b      	bne.n	80041d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041b8:	4b7e      	ldr	r3, [pc, #504]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d05b      	beq.n	800427c <HAL_RCC_OscConfig+0x108>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d157      	bne.n	800427c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e242      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041d8:	d106      	bne.n	80041e8 <HAL_RCC_OscConfig+0x74>
 80041da:	4b76      	ldr	r3, [pc, #472]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a75      	ldr	r2, [pc, #468]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041e4:	6013      	str	r3, [r2, #0]
 80041e6:	e01d      	b.n	8004224 <HAL_RCC_OscConfig+0xb0>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041f0:	d10c      	bne.n	800420c <HAL_RCC_OscConfig+0x98>
 80041f2:	4b70      	ldr	r3, [pc, #448]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a6f      	ldr	r2, [pc, #444]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80041f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041fc:	6013      	str	r3, [r2, #0]
 80041fe:	4b6d      	ldr	r3, [pc, #436]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a6c      	ldr	r2, [pc, #432]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004204:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004208:	6013      	str	r3, [r2, #0]
 800420a:	e00b      	b.n	8004224 <HAL_RCC_OscConfig+0xb0>
 800420c:	4b69      	ldr	r3, [pc, #420]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a68      	ldr	r2, [pc, #416]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004212:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004216:	6013      	str	r3, [r2, #0]
 8004218:	4b66      	ldr	r3, [pc, #408]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a65      	ldr	r2, [pc, #404]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 800421e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004222:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d013      	beq.n	8004254 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800422c:	f7fe fbf2 	bl	8002a14 <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004234:	f7fe fbee 	bl	8002a14 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b64      	cmp	r3, #100	@ 0x64
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e207      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004246:	4b5b      	ldr	r3, [pc, #364]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0f0      	beq.n	8004234 <HAL_RCC_OscConfig+0xc0>
 8004252:	e014      	b.n	800427e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004254:	f7fe fbde 	bl	8002a14 <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800425c:	f7fe fbda 	bl	8002a14 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b64      	cmp	r3, #100	@ 0x64
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e1f3      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800426e:	4b51      	ldr	r3, [pc, #324]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1f0      	bne.n	800425c <HAL_RCC_OscConfig+0xe8>
 800427a:	e000      	b.n	800427e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800427c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d063      	beq.n	8004352 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800428a:	4b4a      	ldr	r3, [pc, #296]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 030c 	and.w	r3, r3, #12
 8004292:	2b00      	cmp	r3, #0
 8004294:	d00b      	beq.n	80042ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004296:	4b47      	ldr	r3, [pc, #284]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800429e:	2b08      	cmp	r3, #8
 80042a0:	d11c      	bne.n	80042dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042a2:	4b44      	ldr	r3, [pc, #272]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d116      	bne.n	80042dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ae:	4b41      	ldr	r3, [pc, #260]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d005      	beq.n	80042c6 <HAL_RCC_OscConfig+0x152>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d001      	beq.n	80042c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e1c7      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042c6:	4b3b      	ldr	r3, [pc, #236]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4937      	ldr	r1, [pc, #220]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042da:	e03a      	b.n	8004352 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d020      	beq.n	8004326 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042e4:	4b34      	ldr	r3, [pc, #208]	@ (80043b8 <HAL_RCC_OscConfig+0x244>)
 80042e6:	2201      	movs	r2, #1
 80042e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ea:	f7fe fb93 	bl	8002a14 <HAL_GetTick>
 80042ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f0:	e008      	b.n	8004304 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042f2:	f7fe fb8f 	bl	8002a14 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d901      	bls.n	8004304 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e1a8      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004304:	4b2b      	ldr	r3, [pc, #172]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d0f0      	beq.n	80042f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004310:	4b28      	ldr	r3, [pc, #160]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	4925      	ldr	r1, [pc, #148]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004320:	4313      	orrs	r3, r2
 8004322:	600b      	str	r3, [r1, #0]
 8004324:	e015      	b.n	8004352 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004326:	4b24      	ldr	r3, [pc, #144]	@ (80043b8 <HAL_RCC_OscConfig+0x244>)
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432c:	f7fe fb72 	bl	8002a14 <HAL_GetTick>
 8004330:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004332:	e008      	b.n	8004346 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004334:	f7fe fb6e 	bl	8002a14 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b02      	cmp	r3, #2
 8004340:	d901      	bls.n	8004346 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e187      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004346:	4b1b      	ldr	r3, [pc, #108]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1f0      	bne.n	8004334 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0308 	and.w	r3, r3, #8
 800435a:	2b00      	cmp	r3, #0
 800435c:	d036      	beq.n	80043cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d016      	beq.n	8004394 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004366:	4b15      	ldr	r3, [pc, #84]	@ (80043bc <HAL_RCC_OscConfig+0x248>)
 8004368:	2201      	movs	r2, #1
 800436a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800436c:	f7fe fb52 	bl	8002a14 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004374:	f7fe fb4e 	bl	8002a14 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b02      	cmp	r3, #2
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e167      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004386:	4b0b      	ldr	r3, [pc, #44]	@ (80043b4 <HAL_RCC_OscConfig+0x240>)
 8004388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0f0      	beq.n	8004374 <HAL_RCC_OscConfig+0x200>
 8004392:	e01b      	b.n	80043cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004394:	4b09      	ldr	r3, [pc, #36]	@ (80043bc <HAL_RCC_OscConfig+0x248>)
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439a:	f7fe fb3b 	bl	8002a14 <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043a0:	e00e      	b.n	80043c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043a2:	f7fe fb37 	bl	8002a14 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d907      	bls.n	80043c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e150      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
 80043b4:	40023800 	.word	0x40023800
 80043b8:	42470000 	.word	0x42470000
 80043bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043c0:	4b88      	ldr	r3, [pc, #544]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1ea      	bne.n	80043a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f000 8097 	beq.w	8004508 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043da:	2300      	movs	r3, #0
 80043dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043de:	4b81      	ldr	r3, [pc, #516]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10f      	bne.n	800440a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043ea:	2300      	movs	r3, #0
 80043ec:	60bb      	str	r3, [r7, #8]
 80043ee:	4b7d      	ldr	r3, [pc, #500]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	4a7c      	ldr	r2, [pc, #496]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80043fa:	4b7a      	ldr	r3, [pc, #488]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80043fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004402:	60bb      	str	r3, [r7, #8]
 8004404:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004406:	2301      	movs	r3, #1
 8004408:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800440a:	4b77      	ldr	r3, [pc, #476]	@ (80045e8 <HAL_RCC_OscConfig+0x474>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004412:	2b00      	cmp	r3, #0
 8004414:	d118      	bne.n	8004448 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004416:	4b74      	ldr	r3, [pc, #464]	@ (80045e8 <HAL_RCC_OscConfig+0x474>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a73      	ldr	r2, [pc, #460]	@ (80045e8 <HAL_RCC_OscConfig+0x474>)
 800441c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004420:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004422:	f7fe faf7 	bl	8002a14 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004428:	e008      	b.n	800443c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442a:	f7fe faf3 	bl	8002a14 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e10c      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800443c:	4b6a      	ldr	r3, [pc, #424]	@ (80045e8 <HAL_RCC_OscConfig+0x474>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004444:	2b00      	cmp	r3, #0
 8004446:	d0f0      	beq.n	800442a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d106      	bne.n	800445e <HAL_RCC_OscConfig+0x2ea>
 8004450:	4b64      	ldr	r3, [pc, #400]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004452:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004454:	4a63      	ldr	r2, [pc, #396]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004456:	f043 0301 	orr.w	r3, r3, #1
 800445a:	6713      	str	r3, [r2, #112]	@ 0x70
 800445c:	e01c      	b.n	8004498 <HAL_RCC_OscConfig+0x324>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	2b05      	cmp	r3, #5
 8004464:	d10c      	bne.n	8004480 <HAL_RCC_OscConfig+0x30c>
 8004466:	4b5f      	ldr	r3, [pc, #380]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446a:	4a5e      	ldr	r2, [pc, #376]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 800446c:	f043 0304 	orr.w	r3, r3, #4
 8004470:	6713      	str	r3, [r2, #112]	@ 0x70
 8004472:	4b5c      	ldr	r3, [pc, #368]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004476:	4a5b      	ldr	r2, [pc, #364]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004478:	f043 0301 	orr.w	r3, r3, #1
 800447c:	6713      	str	r3, [r2, #112]	@ 0x70
 800447e:	e00b      	b.n	8004498 <HAL_RCC_OscConfig+0x324>
 8004480:	4b58      	ldr	r3, [pc, #352]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004484:	4a57      	ldr	r2, [pc, #348]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004486:	f023 0301 	bic.w	r3, r3, #1
 800448a:	6713      	str	r3, [r2, #112]	@ 0x70
 800448c:	4b55      	ldr	r3, [pc, #340]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 800448e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004490:	4a54      	ldr	r2, [pc, #336]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004492:	f023 0304 	bic.w	r3, r3, #4
 8004496:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d015      	beq.n	80044cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a0:	f7fe fab8 	bl	8002a14 <HAL_GetTick>
 80044a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a6:	e00a      	b.n	80044be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a8:	f7fe fab4 	bl	8002a14 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e0cb      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044be:	4b49      	ldr	r3, [pc, #292]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80044c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d0ee      	beq.n	80044a8 <HAL_RCC_OscConfig+0x334>
 80044ca:	e014      	b.n	80044f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044cc:	f7fe faa2 	bl	8002a14 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044d2:	e00a      	b.n	80044ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d4:	f7fe fa9e 	bl	8002a14 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e0b5      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ea:	4b3e      	ldr	r3, [pc, #248]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80044ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1ee      	bne.n	80044d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044f6:	7dfb      	ldrb	r3, [r7, #23]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d105      	bne.n	8004508 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044fc:	4b39      	ldr	r3, [pc, #228]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	4a38      	ldr	r2, [pc, #224]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004502:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004506:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 80a1 	beq.w	8004654 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004512:	4b34      	ldr	r3, [pc, #208]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 030c 	and.w	r3, r3, #12
 800451a:	2b08      	cmp	r3, #8
 800451c:	d05c      	beq.n	80045d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	2b02      	cmp	r3, #2
 8004524:	d141      	bne.n	80045aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004526:	4b31      	ldr	r3, [pc, #196]	@ (80045ec <HAL_RCC_OscConfig+0x478>)
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800452c:	f7fe fa72 	bl	8002a14 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004534:	f7fe fa6e 	bl	8002a14 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e087      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004546:	4b27      	ldr	r3, [pc, #156]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	69da      	ldr	r2, [r3, #28]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a1b      	ldr	r3, [r3, #32]
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004560:	019b      	lsls	r3, r3, #6
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004568:	085b      	lsrs	r3, r3, #1
 800456a:	3b01      	subs	r3, #1
 800456c:	041b      	lsls	r3, r3, #16
 800456e:	431a      	orrs	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004574:	061b      	lsls	r3, r3, #24
 8004576:	491b      	ldr	r1, [pc, #108]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 8004578:	4313      	orrs	r3, r2
 800457a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800457c:	4b1b      	ldr	r3, [pc, #108]	@ (80045ec <HAL_RCC_OscConfig+0x478>)
 800457e:	2201      	movs	r2, #1
 8004580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004582:	f7fe fa47 	bl	8002a14 <HAL_GetTick>
 8004586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004588:	e008      	b.n	800459c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800458a:	f7fe fa43 	bl	8002a14 <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b02      	cmp	r3, #2
 8004596:	d901      	bls.n	800459c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e05c      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800459c:	4b11      	ldr	r3, [pc, #68]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d0f0      	beq.n	800458a <HAL_RCC_OscConfig+0x416>
 80045a8:	e054      	b.n	8004654 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045aa:	4b10      	ldr	r3, [pc, #64]	@ (80045ec <HAL_RCC_OscConfig+0x478>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b0:	f7fe fa30 	bl	8002a14 <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045b8:	f7fe fa2c 	bl	8002a14 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e045      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ca:	4b06      	ldr	r3, [pc, #24]	@ (80045e4 <HAL_RCC_OscConfig+0x470>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1f0      	bne.n	80045b8 <HAL_RCC_OscConfig+0x444>
 80045d6:	e03d      	b.n	8004654 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d107      	bne.n	80045f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e038      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
 80045e4:	40023800 	.word	0x40023800
 80045e8:	40007000 	.word	0x40007000
 80045ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004660 <HAL_RCC_OscConfig+0x4ec>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d028      	beq.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004608:	429a      	cmp	r2, r3
 800460a:	d121      	bne.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004616:	429a      	cmp	r2, r3
 8004618:	d11a      	bne.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004620:	4013      	ands	r3, r2
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004626:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004628:	4293      	cmp	r3, r2
 800462a:	d111      	bne.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004636:	085b      	lsrs	r3, r3, #1
 8004638:	3b01      	subs	r3, #1
 800463a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800463c:	429a      	cmp	r2, r3
 800463e:	d107      	bne.n	8004650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800464c:	429a      	cmp	r2, r3
 800464e:	d001      	beq.n	8004654 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3718      	adds	r7, #24
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40023800 	.word	0x40023800

08004664 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d101      	bne.n	8004678 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e0cc      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004678:	4b68      	ldr	r3, [pc, #416]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0307 	and.w	r3, r3, #7
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	429a      	cmp	r2, r3
 8004684:	d90c      	bls.n	80046a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004686:	4b65      	ldr	r3, [pc, #404]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	b2d2      	uxtb	r2, r2
 800468c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800468e:	4b63      	ldr	r3, [pc, #396]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0307 	and.w	r3, r3, #7
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	429a      	cmp	r2, r3
 800469a:	d001      	beq.n	80046a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e0b8      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d020      	beq.n	80046ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0304 	and.w	r3, r3, #4
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d005      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046b8:	4b59      	ldr	r3, [pc, #356]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	4a58      	ldr	r2, [pc, #352]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0308 	and.w	r3, r3, #8
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d005      	beq.n	80046dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046d0:	4b53      	ldr	r3, [pc, #332]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	4a52      	ldr	r2, [pc, #328]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046dc:	4b50      	ldr	r3, [pc, #320]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	494d      	ldr	r1, [pc, #308]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d044      	beq.n	8004784 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d107      	bne.n	8004712 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004702:	4b47      	ldr	r3, [pc, #284]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d119      	bne.n	8004742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e07f      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2b02      	cmp	r3, #2
 8004718:	d003      	beq.n	8004722 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800471e:	2b03      	cmp	r3, #3
 8004720:	d107      	bne.n	8004732 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004722:	4b3f      	ldr	r3, [pc, #252]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d109      	bne.n	8004742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e06f      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004732:	4b3b      	ldr	r3, [pc, #236]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d101      	bne.n	8004742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e067      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004742:	4b37      	ldr	r3, [pc, #220]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f023 0203 	bic.w	r2, r3, #3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	4934      	ldr	r1, [pc, #208]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004750:	4313      	orrs	r3, r2
 8004752:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004754:	f7fe f95e 	bl	8002a14 <HAL_GetTick>
 8004758:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800475a:	e00a      	b.n	8004772 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800475c:	f7fe f95a 	bl	8002a14 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	f241 3288 	movw	r2, #5000	@ 0x1388
 800476a:	4293      	cmp	r3, r2
 800476c:	d901      	bls.n	8004772 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e04f      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004772:	4b2b      	ldr	r3, [pc, #172]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f003 020c 	and.w	r2, r3, #12
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	429a      	cmp	r2, r3
 8004782:	d1eb      	bne.n	800475c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004784:	4b25      	ldr	r3, [pc, #148]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	429a      	cmp	r2, r3
 8004790:	d20c      	bcs.n	80047ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004792:	4b22      	ldr	r3, [pc, #136]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800479a:	4b20      	ldr	r3, [pc, #128]	@ (800481c <HAL_RCC_ClockConfig+0x1b8>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0307 	and.w	r3, r3, #7
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d001      	beq.n	80047ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e032      	b.n	8004812 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d008      	beq.n	80047ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047b8:	4b19      	ldr	r3, [pc, #100]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	4916      	ldr	r1, [pc, #88]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0308 	and.w	r3, r3, #8
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d009      	beq.n	80047ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047d6:	4b12      	ldr	r3, [pc, #72]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	00db      	lsls	r3, r3, #3
 80047e4:	490e      	ldr	r1, [pc, #56]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047ea:	f000 f821 	bl	8004830 <HAL_RCC_GetSysClockFreq>
 80047ee:	4602      	mov	r2, r0
 80047f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004820 <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	091b      	lsrs	r3, r3, #4
 80047f6:	f003 030f 	and.w	r3, r3, #15
 80047fa:	490a      	ldr	r1, [pc, #40]	@ (8004824 <HAL_RCC_ClockConfig+0x1c0>)
 80047fc:	5ccb      	ldrb	r3, [r1, r3]
 80047fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004802:	4a09      	ldr	r2, [pc, #36]	@ (8004828 <HAL_RCC_ClockConfig+0x1c4>)
 8004804:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004806:	4b09      	ldr	r3, [pc, #36]	@ (800482c <HAL_RCC_ClockConfig+0x1c8>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f7fe f8be 	bl	800298c <HAL_InitTick>

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	40023c00 	.word	0x40023c00
 8004820:	40023800 	.word	0x40023800
 8004824:	08009b4c 	.word	0x08009b4c
 8004828:	2000001c 	.word	0x2000001c
 800482c:	20000020 	.word	0x20000020

08004830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004834:	b090      	sub	sp, #64	@ 0x40
 8004836:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800483c:	2300      	movs	r3, #0
 800483e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004848:	4b59      	ldr	r3, [pc, #356]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f003 030c 	and.w	r3, r3, #12
 8004850:	2b08      	cmp	r3, #8
 8004852:	d00d      	beq.n	8004870 <HAL_RCC_GetSysClockFreq+0x40>
 8004854:	2b08      	cmp	r3, #8
 8004856:	f200 80a1 	bhi.w	800499c <HAL_RCC_GetSysClockFreq+0x16c>
 800485a:	2b00      	cmp	r3, #0
 800485c:	d002      	beq.n	8004864 <HAL_RCC_GetSysClockFreq+0x34>
 800485e:	2b04      	cmp	r3, #4
 8004860:	d003      	beq.n	800486a <HAL_RCC_GetSysClockFreq+0x3a>
 8004862:	e09b      	b.n	800499c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004864:	4b53      	ldr	r3, [pc, #332]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004866:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004868:	e09b      	b.n	80049a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800486a:	4b53      	ldr	r3, [pc, #332]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800486c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800486e:	e098      	b.n	80049a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004870:	4b4f      	ldr	r3, [pc, #316]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004878:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800487a:	4b4d      	ldr	r3, [pc, #308]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d028      	beq.n	80048d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004886:	4b4a      	ldr	r3, [pc, #296]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	099b      	lsrs	r3, r3, #6
 800488c:	2200      	movs	r2, #0
 800488e:	623b      	str	r3, [r7, #32]
 8004890:	627a      	str	r2, [r7, #36]	@ 0x24
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004898:	2100      	movs	r1, #0
 800489a:	4b47      	ldr	r3, [pc, #284]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800489c:	fb03 f201 	mul.w	r2, r3, r1
 80048a0:	2300      	movs	r3, #0
 80048a2:	fb00 f303 	mul.w	r3, r0, r3
 80048a6:	4413      	add	r3, r2
 80048a8:	4a43      	ldr	r2, [pc, #268]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80048aa:	fba0 1202 	umull	r1, r2, r0, r2
 80048ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048b0:	460a      	mov	r2, r1
 80048b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80048b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048b6:	4413      	add	r3, r2
 80048b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048bc:	2200      	movs	r2, #0
 80048be:	61bb      	str	r3, [r7, #24]
 80048c0:	61fa      	str	r2, [r7, #28]
 80048c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80048ca:	f7fc f9e5 	bl	8000c98 <__aeabi_uldivmod>
 80048ce:	4602      	mov	r2, r0
 80048d0:	460b      	mov	r3, r1
 80048d2:	4613      	mov	r3, r2
 80048d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048d6:	e053      	b.n	8004980 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048d8:	4b35      	ldr	r3, [pc, #212]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	099b      	lsrs	r3, r3, #6
 80048de:	2200      	movs	r2, #0
 80048e0:	613b      	str	r3, [r7, #16]
 80048e2:	617a      	str	r2, [r7, #20]
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80048ea:	f04f 0b00 	mov.w	fp, #0
 80048ee:	4652      	mov	r2, sl
 80048f0:	465b      	mov	r3, fp
 80048f2:	f04f 0000 	mov.w	r0, #0
 80048f6:	f04f 0100 	mov.w	r1, #0
 80048fa:	0159      	lsls	r1, r3, #5
 80048fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004900:	0150      	lsls	r0, r2, #5
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	ebb2 080a 	subs.w	r8, r2, sl
 800490a:	eb63 090b 	sbc.w	r9, r3, fp
 800490e:	f04f 0200 	mov.w	r2, #0
 8004912:	f04f 0300 	mov.w	r3, #0
 8004916:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800491a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800491e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004922:	ebb2 0408 	subs.w	r4, r2, r8
 8004926:	eb63 0509 	sbc.w	r5, r3, r9
 800492a:	f04f 0200 	mov.w	r2, #0
 800492e:	f04f 0300 	mov.w	r3, #0
 8004932:	00eb      	lsls	r3, r5, #3
 8004934:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004938:	00e2      	lsls	r2, r4, #3
 800493a:	4614      	mov	r4, r2
 800493c:	461d      	mov	r5, r3
 800493e:	eb14 030a 	adds.w	r3, r4, sl
 8004942:	603b      	str	r3, [r7, #0]
 8004944:	eb45 030b 	adc.w	r3, r5, fp
 8004948:	607b      	str	r3, [r7, #4]
 800494a:	f04f 0200 	mov.w	r2, #0
 800494e:	f04f 0300 	mov.w	r3, #0
 8004952:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004956:	4629      	mov	r1, r5
 8004958:	028b      	lsls	r3, r1, #10
 800495a:	4621      	mov	r1, r4
 800495c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004960:	4621      	mov	r1, r4
 8004962:	028a      	lsls	r2, r1, #10
 8004964:	4610      	mov	r0, r2
 8004966:	4619      	mov	r1, r3
 8004968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800496a:	2200      	movs	r2, #0
 800496c:	60bb      	str	r3, [r7, #8]
 800496e:	60fa      	str	r2, [r7, #12]
 8004970:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004974:	f7fc f990 	bl	8000c98 <__aeabi_uldivmod>
 8004978:	4602      	mov	r2, r0
 800497a:	460b      	mov	r3, r1
 800497c:	4613      	mov	r3, r2
 800497e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004980:	4b0b      	ldr	r3, [pc, #44]	@ (80049b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	0c1b      	lsrs	r3, r3, #16
 8004986:	f003 0303 	and.w	r3, r3, #3
 800498a:	3301      	adds	r3, #1
 800498c:	005b      	lsls	r3, r3, #1
 800498e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004990:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004994:	fbb2 f3f3 	udiv	r3, r2, r3
 8004998:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800499a:	e002      	b.n	80049a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800499c:	4b05      	ldr	r3, [pc, #20]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800499e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3740      	adds	r7, #64	@ 0x40
 80049a8:	46bd      	mov	sp, r7
 80049aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049ae:	bf00      	nop
 80049b0:	40023800 	.word	0x40023800
 80049b4:	00f42400 	.word	0x00f42400
 80049b8:	017d7840 	.word	0x017d7840

080049bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049bc:	b480      	push	{r7}
 80049be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049c0:	4b03      	ldr	r3, [pc, #12]	@ (80049d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80049c2:	681b      	ldr	r3, [r3, #0]
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	2000001c 	.word	0x2000001c

080049d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049d8:	f7ff fff0 	bl	80049bc <HAL_RCC_GetHCLKFreq>
 80049dc:	4602      	mov	r2, r0
 80049de:	4b05      	ldr	r3, [pc, #20]	@ (80049f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	0a9b      	lsrs	r3, r3, #10
 80049e4:	f003 0307 	and.w	r3, r3, #7
 80049e8:	4903      	ldr	r1, [pc, #12]	@ (80049f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049ea:	5ccb      	ldrb	r3, [r1, r3]
 80049ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40023800 	.word	0x40023800
 80049f8:	08009b5c 	.word	0x08009b5c

080049fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a00:	f7ff ffdc 	bl	80049bc <HAL_RCC_GetHCLKFreq>
 8004a04:	4602      	mov	r2, r0
 8004a06:	4b05      	ldr	r3, [pc, #20]	@ (8004a1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	0b5b      	lsrs	r3, r3, #13
 8004a0c:	f003 0307 	and.w	r3, r3, #7
 8004a10:	4903      	ldr	r1, [pc, #12]	@ (8004a20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a12:	5ccb      	ldrb	r3, [r1, r3]
 8004a14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	40023800 	.word	0x40023800
 8004a20:	08009b5c 	.word	0x08009b5c

08004a24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e042      	b.n	8004abc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d106      	bne.n	8004a50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7fd fdd8 	bl	8002600 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2224      	movs	r2, #36	@ 0x24
 8004a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68da      	ldr	r2, [r3, #12]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f000 fdd5 	bl	8005618 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	691a      	ldr	r2, [r3, #16]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	695a      	ldr	r2, [r3, #20]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	68da      	ldr	r2, [r3, #12]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b08a      	sub	sp, #40	@ 0x28
 8004ac8:	af02      	add	r7, sp, #8
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b20      	cmp	r3, #32
 8004ae2:	d175      	bne.n	8004bd0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d002      	beq.n	8004af0 <HAL_UART_Transmit+0x2c>
 8004aea:	88fb      	ldrh	r3, [r7, #6]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e06e      	b.n	8004bd2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2221      	movs	r2, #33	@ 0x21
 8004afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b02:	f7fd ff87 	bl	8002a14 <HAL_GetTick>
 8004b06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	88fa      	ldrh	r2, [r7, #6]
 8004b0c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	88fa      	ldrh	r2, [r7, #6]
 8004b12:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b1c:	d108      	bne.n	8004b30 <HAL_UART_Transmit+0x6c>
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d104      	bne.n	8004b30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b26:	2300      	movs	r3, #0
 8004b28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	61bb      	str	r3, [r7, #24]
 8004b2e:	e003      	b.n	8004b38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b34:	2300      	movs	r3, #0
 8004b36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b38:	e02e      	b.n	8004b98 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	9300      	str	r3, [sp, #0]
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	2200      	movs	r2, #0
 8004b42:	2180      	movs	r1, #128	@ 0x80
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f000 fb39 	bl	80051bc <UART_WaitOnFlagUntilTimeout>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d005      	beq.n	8004b5c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2220      	movs	r2, #32
 8004b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e03a      	b.n	8004bd2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10b      	bne.n	8004b7a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	881b      	ldrh	r3, [r3, #0]
 8004b66:	461a      	mov	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	3302      	adds	r3, #2
 8004b76:	61bb      	str	r3, [r7, #24]
 8004b78:	e007      	b.n	8004b8a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	781a      	ldrb	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	3301      	adds	r3, #1
 8004b88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1cb      	bne.n	8004b3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	2140      	movs	r1, #64	@ 0x40
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 fb05 	bl	80051bc <UART_WaitOnFlagUntilTimeout>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d005      	beq.n	8004bc4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2220      	movs	r2, #32
 8004bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e006      	b.n	8004bd2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	e000      	b.n	8004bd2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004bd0:	2302      	movs	r3, #2
  }
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3720      	adds	r7, #32
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bda:	b580      	push	{r7, lr}
 8004bdc:	b084      	sub	sp, #16
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	60f8      	str	r0, [r7, #12]
 8004be2:	60b9      	str	r1, [r7, #8]
 8004be4:	4613      	mov	r3, r2
 8004be6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b20      	cmp	r3, #32
 8004bf2:	d112      	bne.n	8004c1a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d002      	beq.n	8004c00 <HAL_UART_Receive_IT+0x26>
 8004bfa:	88fb      	ldrh	r3, [r7, #6]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e00b      	b.n	8004c1c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c0a:	88fb      	ldrh	r3, [r7, #6]
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	68b9      	ldr	r1, [r7, #8]
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f000 fb2c 	bl	800526e <UART_Start_Receive_IT>
 8004c16:	4603      	mov	r3, r0
 8004c18:	e000      	b.n	8004c1c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004c1a:	2302      	movs	r3, #2
  }
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b0ba      	sub	sp, #232	@ 0xe8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	695b      	ldr	r3, [r3, #20]
 8004c46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004c50:	2300      	movs	r3, #0
 8004c52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c5a:	f003 030f 	and.w	r3, r3, #15
 8004c5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004c62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10f      	bne.n	8004c8a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c6e:	f003 0320 	and.w	r3, r3, #32
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d009      	beq.n	8004c8a <HAL_UART_IRQHandler+0x66>
 8004c76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c7a:	f003 0320 	and.w	r3, r3, #32
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d003      	beq.n	8004c8a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 fc09 	bl	800549a <UART_Receive_IT>
      return;
 8004c88:	e273      	b.n	8005172 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004c8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	f000 80de 	beq.w	8004e50 <HAL_UART_IRQHandler+0x22c>
 8004c94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d106      	bne.n	8004cae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ca4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 80d1 	beq.w	8004e50 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00b      	beq.n	8004cd2 <HAL_UART_IRQHandler+0xae>
 8004cba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d005      	beq.n	8004cd2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cca:	f043 0201 	orr.w	r2, r3, #1
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cd6:	f003 0304 	and.w	r3, r3, #4
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00b      	beq.n	8004cf6 <HAL_UART_IRQHandler+0xd2>
 8004cde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ce2:	f003 0301 	and.w	r3, r3, #1
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d005      	beq.n	8004cf6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cee:	f043 0202 	orr.w	r2, r3, #2
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00b      	beq.n	8004d1a <HAL_UART_IRQHandler+0xf6>
 8004d02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d06:	f003 0301 	and.w	r3, r3, #1
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d005      	beq.n	8004d1a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d12:	f043 0204 	orr.w	r2, r3, #4
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d1e:	f003 0308 	and.w	r3, r3, #8
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d011      	beq.n	8004d4a <HAL_UART_IRQHandler+0x126>
 8004d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d2a:	f003 0320 	and.w	r3, r3, #32
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d105      	bne.n	8004d3e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004d32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d005      	beq.n	8004d4a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d42:	f043 0208 	orr.w	r2, r3, #8
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f000 820a 	beq.w	8005168 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d58:	f003 0320 	and.w	r3, r3, #32
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d008      	beq.n	8004d72 <HAL_UART_IRQHandler+0x14e>
 8004d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d64:	f003 0320 	and.w	r3, r3, #32
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d002      	beq.n	8004d72 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 fb94 	bl	800549a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	695b      	ldr	r3, [r3, #20]
 8004d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d7c:	2b40      	cmp	r3, #64	@ 0x40
 8004d7e:	bf0c      	ite	eq
 8004d80:	2301      	moveq	r3, #1
 8004d82:	2300      	movne	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d8e:	f003 0308 	and.w	r3, r3, #8
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d103      	bne.n	8004d9e <HAL_UART_IRQHandler+0x17a>
 8004d96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d04f      	beq.n	8004e3e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 fa9f 	bl	80052e2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dae:	2b40      	cmp	r3, #64	@ 0x40
 8004db0:	d141      	bne.n	8004e36 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	3314      	adds	r3, #20
 8004db8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004dc0:	e853 3f00 	ldrex	r3, [r3]
 8004dc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004dc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004dcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	3314      	adds	r3, #20
 8004dda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004dde:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004de2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004dea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004dee:	e841 2300 	strex	r3, r2, [r1]
 8004df2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004df6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d1d9      	bne.n	8004db2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d013      	beq.n	8004e2e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e0a:	4a8a      	ldr	r2, [pc, #552]	@ (8005034 <HAL_UART_IRQHandler+0x410>)
 8004e0c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7fd ffaf 	bl	8002d76 <HAL_DMA_Abort_IT>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d016      	beq.n	8004e4c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004e28:	4610      	mov	r0, r2
 8004e2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e2c:	e00e      	b.n	8004e4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7fc fef8 	bl	8001c24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e34:	e00a      	b.n	8004e4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f7fc fef4 	bl	8001c24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e3c:	e006      	b.n	8004e4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7fc fef0 	bl	8001c24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004e4a:	e18d      	b.n	8005168 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e4c:	bf00      	nop
    return;
 8004e4e:	e18b      	b.n	8005168 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	f040 8167 	bne.w	8005128 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e5e:	f003 0310 	and.w	r3, r3, #16
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	f000 8160 	beq.w	8005128 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004e68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e6c:	f003 0310 	and.w	r3, r3, #16
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f000 8159 	beq.w	8005128 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e76:	2300      	movs	r3, #0
 8004e78:	60bb      	str	r3, [r7, #8]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	60bb      	str	r3, [r7, #8]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	60bb      	str	r3, [r7, #8]
 8004e8a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e96:	2b40      	cmp	r3, #64	@ 0x40
 8004e98:	f040 80ce 	bne.w	8005038 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ea8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f000 80a9 	beq.w	8005004 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004eb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	f080 80a2 	bcs.w	8005004 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ec6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ed2:	f000 8088 	beq.w	8004fe6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	330c      	adds	r3, #12
 8004edc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ee4:	e853 3f00 	ldrex	r3, [r3]
 8004ee8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004eec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ef4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	330c      	adds	r3, #12
 8004efe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004f02:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004f0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004f12:	e841 2300 	strex	r3, r2, [r1]
 8004f16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004f1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1d9      	bne.n	8004ed6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	3314      	adds	r3, #20
 8004f28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f2c:	e853 3f00 	ldrex	r3, [r3]
 8004f30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004f32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f34:	f023 0301 	bic.w	r3, r3, #1
 8004f38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	3314      	adds	r3, #20
 8004f42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004f46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004f4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004f4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004f52:	e841 2300 	strex	r3, r2, [r1]
 8004f56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004f58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1e1      	bne.n	8004f22 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	3314      	adds	r3, #20
 8004f64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f68:	e853 3f00 	ldrex	r3, [r3]
 8004f6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004f6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	3314      	adds	r3, #20
 8004f7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004f82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004f84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004f88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004f8a:	e841 2300 	strex	r3, r2, [r1]
 8004f8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004f90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1e3      	bne.n	8004f5e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2220      	movs	r2, #32
 8004f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	330c      	adds	r3, #12
 8004faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fae:	e853 3f00 	ldrex	r3, [r3]
 8004fb2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004fb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fb6:	f023 0310 	bic.w	r3, r3, #16
 8004fba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004fc8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004fca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fcc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004fce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004fd0:	e841 2300 	strex	r3, r2, [r1]
 8004fd4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004fd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d1e3      	bne.n	8004fa4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7fd fe58 	bl	8002c96 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2202      	movs	r2, #2
 8004fea:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 f8c5 	bl	800518c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005002:	e0b3      	b.n	800516c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005008:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800500c:	429a      	cmp	r2, r3
 800500e:	f040 80ad 	bne.w	800516c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005016:	69db      	ldr	r3, [r3, #28]
 8005018:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800501c:	f040 80a6 	bne.w	800516c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800502a:	4619      	mov	r1, r3
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 f8ad 	bl	800518c <HAL_UARTEx_RxEventCallback>
      return;
 8005032:	e09b      	b.n	800516c <HAL_UART_IRQHandler+0x548>
 8005034:	080053a9 	.word	0x080053a9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005040:	b29b      	uxth	r3, r3
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800504c:	b29b      	uxth	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 808e 	beq.w	8005170 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005054:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 8089 	beq.w	8005170 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	330c      	adds	r3, #12
 8005064:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005068:	e853 3f00 	ldrex	r3, [r3]
 800506c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800506e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005070:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005074:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	330c      	adds	r3, #12
 800507e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005082:	647a      	str	r2, [r7, #68]	@ 0x44
 8005084:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005086:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005088:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800508a:	e841 2300 	strex	r3, r2, [r1]
 800508e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005090:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1e3      	bne.n	800505e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	3314      	adds	r3, #20
 800509c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a0:	e853 3f00 	ldrex	r3, [r3]
 80050a4:	623b      	str	r3, [r7, #32]
   return(result);
 80050a6:	6a3b      	ldr	r3, [r7, #32]
 80050a8:	f023 0301 	bic.w	r3, r3, #1
 80050ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3314      	adds	r3, #20
 80050b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80050ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80050bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050c2:	e841 2300 	strex	r3, r2, [r1]
 80050c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1e3      	bne.n	8005096 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2220      	movs	r2, #32
 80050d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	330c      	adds	r3, #12
 80050e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	e853 3f00 	ldrex	r3, [r3]
 80050ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f023 0310 	bic.w	r3, r3, #16
 80050f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	330c      	adds	r3, #12
 80050fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005100:	61fa      	str	r2, [r7, #28]
 8005102:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005104:	69b9      	ldr	r1, [r7, #24]
 8005106:	69fa      	ldr	r2, [r7, #28]
 8005108:	e841 2300 	strex	r3, r2, [r1]
 800510c:	617b      	str	r3, [r7, #20]
   return(result);
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d1e3      	bne.n	80050dc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2202      	movs	r2, #2
 8005118:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800511a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800511e:	4619      	mov	r1, r3
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 f833 	bl	800518c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005126:	e023      	b.n	8005170 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800512c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005130:	2b00      	cmp	r3, #0
 8005132:	d009      	beq.n	8005148 <HAL_UART_IRQHandler+0x524>
 8005134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005138:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800513c:	2b00      	cmp	r3, #0
 800513e:	d003      	beq.n	8005148 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f000 f942 	bl	80053ca <UART_Transmit_IT>
    return;
 8005146:	e014      	b.n	8005172 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800514c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00e      	beq.n	8005172 <HAL_UART_IRQHandler+0x54e>
 8005154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800515c:	2b00      	cmp	r3, #0
 800515e:	d008      	beq.n	8005172 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 f982 	bl	800546a <UART_EndTransmit_IT>
    return;
 8005166:	e004      	b.n	8005172 <HAL_UART_IRQHandler+0x54e>
    return;
 8005168:	bf00      	nop
 800516a:	e002      	b.n	8005172 <HAL_UART_IRQHandler+0x54e>
      return;
 800516c:	bf00      	nop
 800516e:	e000      	b.n	8005172 <HAL_UART_IRQHandler+0x54e>
      return;
 8005170:	bf00      	nop
  }
}
 8005172:	37e8      	adds	r7, #232	@ 0xe8
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	460b      	mov	r3, r1
 8005196:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005198:	bf00      	nop
 800519a:	370c      	adds	r7, #12
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	603b      	str	r3, [r7, #0]
 80051c8:	4613      	mov	r3, r2
 80051ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051cc:	e03b      	b.n	8005246 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051ce:	6a3b      	ldr	r3, [r7, #32]
 80051d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051d4:	d037      	beq.n	8005246 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051d6:	f7fd fc1d 	bl	8002a14 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	6a3a      	ldr	r2, [r7, #32]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d302      	bcc.n	80051ec <UART_WaitOnFlagUntilTimeout+0x30>
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d101      	bne.n	80051f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e03a      	b.n	8005266 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	f003 0304 	and.w	r3, r3, #4
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d023      	beq.n	8005246 <UART_WaitOnFlagUntilTimeout+0x8a>
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	2b80      	cmp	r3, #128	@ 0x80
 8005202:	d020      	beq.n	8005246 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	2b40      	cmp	r3, #64	@ 0x40
 8005208:	d01d      	beq.n	8005246 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0308 	and.w	r3, r3, #8
 8005214:	2b08      	cmp	r3, #8
 8005216:	d116      	bne.n	8005246 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	617b      	str	r3, [r7, #20]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	617b      	str	r3, [r7, #20]
 800522c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800522e:	68f8      	ldr	r0, [r7, #12]
 8005230:	f000 f857 	bl	80052e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2208      	movs	r2, #8
 8005238:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e00f      	b.n	8005266 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	4013      	ands	r3, r2
 8005250:	68ba      	ldr	r2, [r7, #8]
 8005252:	429a      	cmp	r2, r3
 8005254:	bf0c      	ite	eq
 8005256:	2301      	moveq	r3, #1
 8005258:	2300      	movne	r3, #0
 800525a:	b2db      	uxtb	r3, r3
 800525c:	461a      	mov	r2, r3
 800525e:	79fb      	ldrb	r3, [r7, #7]
 8005260:	429a      	cmp	r2, r3
 8005262:	d0b4      	beq.n	80051ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3718      	adds	r7, #24
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800526e:	b480      	push	{r7}
 8005270:	b085      	sub	sp, #20
 8005272:	af00      	add	r7, sp, #0
 8005274:	60f8      	str	r0, [r7, #12]
 8005276:	60b9      	str	r1, [r7, #8]
 8005278:	4613      	mov	r3, r2
 800527a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	88fa      	ldrh	r2, [r7, #6]
 8005286:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	88fa      	ldrh	r2, [r7, #6]
 800528c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2200      	movs	r2, #0
 8005292:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2222      	movs	r2, #34	@ 0x22
 8005298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d007      	beq.n	80052b4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68da      	ldr	r2, [r3, #12]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052b2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695a      	ldr	r2, [r3, #20]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f042 0201 	orr.w	r2, r2, #1
 80052c2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68da      	ldr	r2, [r3, #12]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f042 0220 	orr.w	r2, r2, #32
 80052d2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3714      	adds	r7, #20
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr

080052e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052e2:	b480      	push	{r7}
 80052e4:	b095      	sub	sp, #84	@ 0x54
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	330c      	adds	r3, #12
 80052f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052f4:	e853 3f00 	ldrex	r3, [r3]
 80052f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005300:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	330c      	adds	r3, #12
 8005308:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800530a:	643a      	str	r2, [r7, #64]	@ 0x40
 800530c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005310:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005312:	e841 2300 	strex	r3, r2, [r1]
 8005316:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1e5      	bne.n	80052ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	3314      	adds	r3, #20
 8005324:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005326:	6a3b      	ldr	r3, [r7, #32]
 8005328:	e853 3f00 	ldrex	r3, [r3]
 800532c:	61fb      	str	r3, [r7, #28]
   return(result);
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	f023 0301 	bic.w	r3, r3, #1
 8005334:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	3314      	adds	r3, #20
 800533c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800533e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005340:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005342:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005344:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005346:	e841 2300 	strex	r3, r2, [r1]
 800534a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800534c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1e5      	bne.n	800531e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005356:	2b01      	cmp	r3, #1
 8005358:	d119      	bne.n	800538e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	330c      	adds	r3, #12
 8005360:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	e853 3f00 	ldrex	r3, [r3]
 8005368:	60bb      	str	r3, [r7, #8]
   return(result);
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	f023 0310 	bic.w	r3, r3, #16
 8005370:	647b      	str	r3, [r7, #68]	@ 0x44
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	330c      	adds	r3, #12
 8005378:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800537a:	61ba      	str	r2, [r7, #24]
 800537c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	6979      	ldr	r1, [r7, #20]
 8005380:	69ba      	ldr	r2, [r7, #24]
 8005382:	e841 2300 	strex	r3, r2, [r1]
 8005386:	613b      	str	r3, [r7, #16]
   return(result);
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1e5      	bne.n	800535a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800539c:	bf00      	nop
 800539e:	3754      	adds	r7, #84	@ 0x54
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	f7fc fc31 	bl	8001c24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053c2:	bf00      	nop
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b085      	sub	sp, #20
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b21      	cmp	r3, #33	@ 0x21
 80053dc:	d13e      	bne.n	800545c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053e6:	d114      	bne.n	8005412 <UART_Transmit_IT+0x48>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d110      	bne.n	8005412 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a1b      	ldr	r3, [r3, #32]
 80053f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	881b      	ldrh	r3, [r3, #0]
 80053fa:	461a      	mov	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005404:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	1c9a      	adds	r2, r3, #2
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	621a      	str	r2, [r3, #32]
 8005410:	e008      	b.n	8005424 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	1c59      	adds	r1, r3, #1
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6211      	str	r1, [r2, #32]
 800541c:	781a      	ldrb	r2, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005428:	b29b      	uxth	r3, r3
 800542a:	3b01      	subs	r3, #1
 800542c:	b29b      	uxth	r3, r3
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	4619      	mov	r1, r3
 8005432:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005434:	2b00      	cmp	r3, #0
 8005436:	d10f      	bne.n	8005458 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005446:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68da      	ldr	r2, [r3, #12]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005456:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005458:	2300      	movs	r3, #0
 800545a:	e000      	b.n	800545e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800545c:	2302      	movs	r3, #2
  }
}
 800545e:	4618      	mov	r0, r3
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr

0800546a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b082      	sub	sp, #8
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68da      	ldr	r2, [r3, #12]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005480:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2220      	movs	r2, #32
 8005486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7ff fe74 	bl	8005178 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3708      	adds	r7, #8
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b08c      	sub	sp, #48	@ 0x30
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80054a2:	2300      	movs	r3, #0
 80054a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80054a6:	2300      	movs	r3, #0
 80054a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b22      	cmp	r3, #34	@ 0x22
 80054b4:	f040 80aa 	bne.w	800560c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054c0:	d115      	bne.n	80054ee <UART_Receive_IT+0x54>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d111      	bne.n	80054ee <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054dc:	b29a      	uxth	r2, r3
 80054de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e6:	1c9a      	adds	r2, r3, #2
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80054ec:	e024      	b.n	8005538 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054fc:	d007      	beq.n	800550e <UART_Receive_IT+0x74>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d10a      	bne.n	800551c <UART_Receive_IT+0x82>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d106      	bne.n	800551c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	b2da      	uxtb	r2, r3
 8005516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005518:	701a      	strb	r2, [r3, #0]
 800551a:	e008      	b.n	800552e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	b2db      	uxtb	r3, r3
 8005524:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005528:	b2da      	uxtb	r2, r3
 800552a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800552c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005532:	1c5a      	adds	r2, r3, #1
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800553c:	b29b      	uxth	r3, r3
 800553e:	3b01      	subs	r3, #1
 8005540:	b29b      	uxth	r3, r3
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	4619      	mov	r1, r3
 8005546:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005548:	2b00      	cmp	r3, #0
 800554a:	d15d      	bne.n	8005608 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f022 0220 	bic.w	r2, r2, #32
 800555a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68da      	ldr	r2, [r3, #12]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800556a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	695a      	ldr	r2, [r3, #20]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 0201 	bic.w	r2, r2, #1
 800557a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2220      	movs	r2, #32
 8005580:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800558e:	2b01      	cmp	r3, #1
 8005590:	d135      	bne.n	80055fe <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	330c      	adds	r3, #12
 800559e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	e853 3f00 	ldrex	r3, [r3]
 80055a6:	613b      	str	r3, [r7, #16]
   return(result);
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	f023 0310 	bic.w	r3, r3, #16
 80055ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	330c      	adds	r3, #12
 80055b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055b8:	623a      	str	r2, [r7, #32]
 80055ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055bc:	69f9      	ldr	r1, [r7, #28]
 80055be:	6a3a      	ldr	r2, [r7, #32]
 80055c0:	e841 2300 	strex	r3, r2, [r1]
 80055c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1e5      	bne.n	8005598 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0310 	and.w	r3, r3, #16
 80055d6:	2b10      	cmp	r3, #16
 80055d8:	d10a      	bne.n	80055f0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055da:	2300      	movs	r3, #0
 80055dc:	60fb      	str	r3, [r7, #12]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	60fb      	str	r3, [r7, #12]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	60fb      	str	r3, [r7, #12]
 80055ee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055f4:	4619      	mov	r1, r3
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f7ff fdc8 	bl	800518c <HAL_UARTEx_RxEventCallback>
 80055fc:	e002      	b.n	8005604 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7fc fa7c 	bl	8001afc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005604:	2300      	movs	r3, #0
 8005606:	e002      	b.n	800560e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005608:	2300      	movs	r3, #0
 800560a:	e000      	b.n	800560e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800560c:	2302      	movs	r3, #2
  }
}
 800560e:	4618      	mov	r0, r3
 8005610:	3730      	adds	r7, #48	@ 0x30
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
	...

08005618 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005618:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800561c:	b0c0      	sub	sp, #256	@ 0x100
 800561e:	af00      	add	r7, sp, #0
 8005620:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005634:	68d9      	ldr	r1, [r3, #12]
 8005636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	ea40 0301 	orr.w	r3, r0, r1
 8005640:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	431a      	orrs	r2, r3
 8005650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	431a      	orrs	r2, r3
 8005658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800565c:	69db      	ldr	r3, [r3, #28]
 800565e:	4313      	orrs	r3, r2
 8005660:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005670:	f021 010c 	bic.w	r1, r1, #12
 8005674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800567e:	430b      	orrs	r3, r1
 8005680:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	695b      	ldr	r3, [r3, #20]
 800568a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800568e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005692:	6999      	ldr	r1, [r3, #24]
 8005694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	ea40 0301 	orr.w	r3, r0, r1
 800569e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	4b8f      	ldr	r3, [pc, #572]	@ (80058e4 <UART_SetConfig+0x2cc>)
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d005      	beq.n	80056b8 <UART_SetConfig+0xa0>
 80056ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	4b8d      	ldr	r3, [pc, #564]	@ (80058e8 <UART_SetConfig+0x2d0>)
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d104      	bne.n	80056c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056b8:	f7ff f9a0 	bl	80049fc <HAL_RCC_GetPCLK2Freq>
 80056bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80056c0:	e003      	b.n	80056ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80056c2:	f7ff f987 	bl	80049d4 <HAL_RCC_GetPCLK1Freq>
 80056c6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ce:	69db      	ldr	r3, [r3, #28]
 80056d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056d4:	f040 810c 	bne.w	80058f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80056d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056dc:	2200      	movs	r2, #0
 80056de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80056e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80056e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80056ea:	4622      	mov	r2, r4
 80056ec:	462b      	mov	r3, r5
 80056ee:	1891      	adds	r1, r2, r2
 80056f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80056f2:	415b      	adcs	r3, r3
 80056f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80056fa:	4621      	mov	r1, r4
 80056fc:	eb12 0801 	adds.w	r8, r2, r1
 8005700:	4629      	mov	r1, r5
 8005702:	eb43 0901 	adc.w	r9, r3, r1
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	f04f 0300 	mov.w	r3, #0
 800570e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005712:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005716:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800571a:	4690      	mov	r8, r2
 800571c:	4699      	mov	r9, r3
 800571e:	4623      	mov	r3, r4
 8005720:	eb18 0303 	adds.w	r3, r8, r3
 8005724:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005728:	462b      	mov	r3, r5
 800572a:	eb49 0303 	adc.w	r3, r9, r3
 800572e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800573e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005742:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005746:	460b      	mov	r3, r1
 8005748:	18db      	adds	r3, r3, r3
 800574a:	653b      	str	r3, [r7, #80]	@ 0x50
 800574c:	4613      	mov	r3, r2
 800574e:	eb42 0303 	adc.w	r3, r2, r3
 8005752:	657b      	str	r3, [r7, #84]	@ 0x54
 8005754:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005758:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800575c:	f7fb fa9c 	bl	8000c98 <__aeabi_uldivmod>
 8005760:	4602      	mov	r2, r0
 8005762:	460b      	mov	r3, r1
 8005764:	4b61      	ldr	r3, [pc, #388]	@ (80058ec <UART_SetConfig+0x2d4>)
 8005766:	fba3 2302 	umull	r2, r3, r3, r2
 800576a:	095b      	lsrs	r3, r3, #5
 800576c:	011c      	lsls	r4, r3, #4
 800576e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005772:	2200      	movs	r2, #0
 8005774:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005778:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800577c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005780:	4642      	mov	r2, r8
 8005782:	464b      	mov	r3, r9
 8005784:	1891      	adds	r1, r2, r2
 8005786:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005788:	415b      	adcs	r3, r3
 800578a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800578c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005790:	4641      	mov	r1, r8
 8005792:	eb12 0a01 	adds.w	sl, r2, r1
 8005796:	4649      	mov	r1, r9
 8005798:	eb43 0b01 	adc.w	fp, r3, r1
 800579c:	f04f 0200 	mov.w	r2, #0
 80057a0:	f04f 0300 	mov.w	r3, #0
 80057a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80057a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80057ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057b0:	4692      	mov	sl, r2
 80057b2:	469b      	mov	fp, r3
 80057b4:	4643      	mov	r3, r8
 80057b6:	eb1a 0303 	adds.w	r3, sl, r3
 80057ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057be:	464b      	mov	r3, r9
 80057c0:	eb4b 0303 	adc.w	r3, fp, r3
 80057c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80057c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80057d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80057dc:	460b      	mov	r3, r1
 80057de:	18db      	adds	r3, r3, r3
 80057e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80057e2:	4613      	mov	r3, r2
 80057e4:	eb42 0303 	adc.w	r3, r2, r3
 80057e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80057ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80057ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80057f2:	f7fb fa51 	bl	8000c98 <__aeabi_uldivmod>
 80057f6:	4602      	mov	r2, r0
 80057f8:	460b      	mov	r3, r1
 80057fa:	4611      	mov	r1, r2
 80057fc:	4b3b      	ldr	r3, [pc, #236]	@ (80058ec <UART_SetConfig+0x2d4>)
 80057fe:	fba3 2301 	umull	r2, r3, r3, r1
 8005802:	095b      	lsrs	r3, r3, #5
 8005804:	2264      	movs	r2, #100	@ 0x64
 8005806:	fb02 f303 	mul.w	r3, r2, r3
 800580a:	1acb      	subs	r3, r1, r3
 800580c:	00db      	lsls	r3, r3, #3
 800580e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005812:	4b36      	ldr	r3, [pc, #216]	@ (80058ec <UART_SetConfig+0x2d4>)
 8005814:	fba3 2302 	umull	r2, r3, r3, r2
 8005818:	095b      	lsrs	r3, r3, #5
 800581a:	005b      	lsls	r3, r3, #1
 800581c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005820:	441c      	add	r4, r3
 8005822:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005826:	2200      	movs	r2, #0
 8005828:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800582c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005830:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005834:	4642      	mov	r2, r8
 8005836:	464b      	mov	r3, r9
 8005838:	1891      	adds	r1, r2, r2
 800583a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800583c:	415b      	adcs	r3, r3
 800583e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005840:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005844:	4641      	mov	r1, r8
 8005846:	1851      	adds	r1, r2, r1
 8005848:	6339      	str	r1, [r7, #48]	@ 0x30
 800584a:	4649      	mov	r1, r9
 800584c:	414b      	adcs	r3, r1
 800584e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	f04f 0300 	mov.w	r3, #0
 8005858:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800585c:	4659      	mov	r1, fp
 800585e:	00cb      	lsls	r3, r1, #3
 8005860:	4651      	mov	r1, sl
 8005862:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005866:	4651      	mov	r1, sl
 8005868:	00ca      	lsls	r2, r1, #3
 800586a:	4610      	mov	r0, r2
 800586c:	4619      	mov	r1, r3
 800586e:	4603      	mov	r3, r0
 8005870:	4642      	mov	r2, r8
 8005872:	189b      	adds	r3, r3, r2
 8005874:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005878:	464b      	mov	r3, r9
 800587a:	460a      	mov	r2, r1
 800587c:	eb42 0303 	adc.w	r3, r2, r3
 8005880:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005890:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005894:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005898:	460b      	mov	r3, r1
 800589a:	18db      	adds	r3, r3, r3
 800589c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800589e:	4613      	mov	r3, r2
 80058a0:	eb42 0303 	adc.w	r3, r2, r3
 80058a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80058ae:	f7fb f9f3 	bl	8000c98 <__aeabi_uldivmod>
 80058b2:	4602      	mov	r2, r0
 80058b4:	460b      	mov	r3, r1
 80058b6:	4b0d      	ldr	r3, [pc, #52]	@ (80058ec <UART_SetConfig+0x2d4>)
 80058b8:	fba3 1302 	umull	r1, r3, r3, r2
 80058bc:	095b      	lsrs	r3, r3, #5
 80058be:	2164      	movs	r1, #100	@ 0x64
 80058c0:	fb01 f303 	mul.w	r3, r1, r3
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	00db      	lsls	r3, r3, #3
 80058c8:	3332      	adds	r3, #50	@ 0x32
 80058ca:	4a08      	ldr	r2, [pc, #32]	@ (80058ec <UART_SetConfig+0x2d4>)
 80058cc:	fba2 2303 	umull	r2, r3, r2, r3
 80058d0:	095b      	lsrs	r3, r3, #5
 80058d2:	f003 0207 	and.w	r2, r3, #7
 80058d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4422      	add	r2, r4
 80058de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80058e0:	e106      	b.n	8005af0 <UART_SetConfig+0x4d8>
 80058e2:	bf00      	nop
 80058e4:	40011000 	.word	0x40011000
 80058e8:	40011400 	.word	0x40011400
 80058ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058f4:	2200      	movs	r2, #0
 80058f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80058fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80058fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005902:	4642      	mov	r2, r8
 8005904:	464b      	mov	r3, r9
 8005906:	1891      	adds	r1, r2, r2
 8005908:	6239      	str	r1, [r7, #32]
 800590a:	415b      	adcs	r3, r3
 800590c:	627b      	str	r3, [r7, #36]	@ 0x24
 800590e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005912:	4641      	mov	r1, r8
 8005914:	1854      	adds	r4, r2, r1
 8005916:	4649      	mov	r1, r9
 8005918:	eb43 0501 	adc.w	r5, r3, r1
 800591c:	f04f 0200 	mov.w	r2, #0
 8005920:	f04f 0300 	mov.w	r3, #0
 8005924:	00eb      	lsls	r3, r5, #3
 8005926:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800592a:	00e2      	lsls	r2, r4, #3
 800592c:	4614      	mov	r4, r2
 800592e:	461d      	mov	r5, r3
 8005930:	4643      	mov	r3, r8
 8005932:	18e3      	adds	r3, r4, r3
 8005934:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005938:	464b      	mov	r3, r9
 800593a:	eb45 0303 	adc.w	r3, r5, r3
 800593e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800594e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005952:	f04f 0200 	mov.w	r2, #0
 8005956:	f04f 0300 	mov.w	r3, #0
 800595a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800595e:	4629      	mov	r1, r5
 8005960:	008b      	lsls	r3, r1, #2
 8005962:	4621      	mov	r1, r4
 8005964:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005968:	4621      	mov	r1, r4
 800596a:	008a      	lsls	r2, r1, #2
 800596c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005970:	f7fb f992 	bl	8000c98 <__aeabi_uldivmod>
 8005974:	4602      	mov	r2, r0
 8005976:	460b      	mov	r3, r1
 8005978:	4b60      	ldr	r3, [pc, #384]	@ (8005afc <UART_SetConfig+0x4e4>)
 800597a:	fba3 2302 	umull	r2, r3, r3, r2
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	011c      	lsls	r4, r3, #4
 8005982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005986:	2200      	movs	r2, #0
 8005988:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800598c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005990:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005994:	4642      	mov	r2, r8
 8005996:	464b      	mov	r3, r9
 8005998:	1891      	adds	r1, r2, r2
 800599a:	61b9      	str	r1, [r7, #24]
 800599c:	415b      	adcs	r3, r3
 800599e:	61fb      	str	r3, [r7, #28]
 80059a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059a4:	4641      	mov	r1, r8
 80059a6:	1851      	adds	r1, r2, r1
 80059a8:	6139      	str	r1, [r7, #16]
 80059aa:	4649      	mov	r1, r9
 80059ac:	414b      	adcs	r3, r1
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	f04f 0200 	mov.w	r2, #0
 80059b4:	f04f 0300 	mov.w	r3, #0
 80059b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059bc:	4659      	mov	r1, fp
 80059be:	00cb      	lsls	r3, r1, #3
 80059c0:	4651      	mov	r1, sl
 80059c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059c6:	4651      	mov	r1, sl
 80059c8:	00ca      	lsls	r2, r1, #3
 80059ca:	4610      	mov	r0, r2
 80059cc:	4619      	mov	r1, r3
 80059ce:	4603      	mov	r3, r0
 80059d0:	4642      	mov	r2, r8
 80059d2:	189b      	adds	r3, r3, r2
 80059d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059d8:	464b      	mov	r3, r9
 80059da:	460a      	mov	r2, r1
 80059dc:	eb42 0303 	adc.w	r3, r2, r3
 80059e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80059ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80059f0:	f04f 0200 	mov.w	r2, #0
 80059f4:	f04f 0300 	mov.w	r3, #0
 80059f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80059fc:	4649      	mov	r1, r9
 80059fe:	008b      	lsls	r3, r1, #2
 8005a00:	4641      	mov	r1, r8
 8005a02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a06:	4641      	mov	r1, r8
 8005a08:	008a      	lsls	r2, r1, #2
 8005a0a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005a0e:	f7fb f943 	bl	8000c98 <__aeabi_uldivmod>
 8005a12:	4602      	mov	r2, r0
 8005a14:	460b      	mov	r3, r1
 8005a16:	4611      	mov	r1, r2
 8005a18:	4b38      	ldr	r3, [pc, #224]	@ (8005afc <UART_SetConfig+0x4e4>)
 8005a1a:	fba3 2301 	umull	r2, r3, r3, r1
 8005a1e:	095b      	lsrs	r3, r3, #5
 8005a20:	2264      	movs	r2, #100	@ 0x64
 8005a22:	fb02 f303 	mul.w	r3, r2, r3
 8005a26:	1acb      	subs	r3, r1, r3
 8005a28:	011b      	lsls	r3, r3, #4
 8005a2a:	3332      	adds	r3, #50	@ 0x32
 8005a2c:	4a33      	ldr	r2, [pc, #204]	@ (8005afc <UART_SetConfig+0x4e4>)
 8005a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a32:	095b      	lsrs	r3, r3, #5
 8005a34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a38:	441c      	add	r4, r3
 8005a3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a3e:	2200      	movs	r2, #0
 8005a40:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a42:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a44:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a48:	4642      	mov	r2, r8
 8005a4a:	464b      	mov	r3, r9
 8005a4c:	1891      	adds	r1, r2, r2
 8005a4e:	60b9      	str	r1, [r7, #8]
 8005a50:	415b      	adcs	r3, r3
 8005a52:	60fb      	str	r3, [r7, #12]
 8005a54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a58:	4641      	mov	r1, r8
 8005a5a:	1851      	adds	r1, r2, r1
 8005a5c:	6039      	str	r1, [r7, #0]
 8005a5e:	4649      	mov	r1, r9
 8005a60:	414b      	adcs	r3, r1
 8005a62:	607b      	str	r3, [r7, #4]
 8005a64:	f04f 0200 	mov.w	r2, #0
 8005a68:	f04f 0300 	mov.w	r3, #0
 8005a6c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a70:	4659      	mov	r1, fp
 8005a72:	00cb      	lsls	r3, r1, #3
 8005a74:	4651      	mov	r1, sl
 8005a76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a7a:	4651      	mov	r1, sl
 8005a7c:	00ca      	lsls	r2, r1, #3
 8005a7e:	4610      	mov	r0, r2
 8005a80:	4619      	mov	r1, r3
 8005a82:	4603      	mov	r3, r0
 8005a84:	4642      	mov	r2, r8
 8005a86:	189b      	adds	r3, r3, r2
 8005a88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a8a:	464b      	mov	r3, r9
 8005a8c:	460a      	mov	r2, r1
 8005a8e:	eb42 0303 	adc.w	r3, r2, r3
 8005a92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a9e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005aa0:	f04f 0200 	mov.w	r2, #0
 8005aa4:	f04f 0300 	mov.w	r3, #0
 8005aa8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005aac:	4649      	mov	r1, r9
 8005aae:	008b      	lsls	r3, r1, #2
 8005ab0:	4641      	mov	r1, r8
 8005ab2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ab6:	4641      	mov	r1, r8
 8005ab8:	008a      	lsls	r2, r1, #2
 8005aba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005abe:	f7fb f8eb 	bl	8000c98 <__aeabi_uldivmod>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8005afc <UART_SetConfig+0x4e4>)
 8005ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8005acc:	095b      	lsrs	r3, r3, #5
 8005ace:	2164      	movs	r1, #100	@ 0x64
 8005ad0:	fb01 f303 	mul.w	r3, r1, r3
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	011b      	lsls	r3, r3, #4
 8005ad8:	3332      	adds	r3, #50	@ 0x32
 8005ada:	4a08      	ldr	r2, [pc, #32]	@ (8005afc <UART_SetConfig+0x4e4>)
 8005adc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae0:	095b      	lsrs	r3, r3, #5
 8005ae2:	f003 020f 	and.w	r2, r3, #15
 8005ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4422      	add	r2, r4
 8005aee:	609a      	str	r2, [r3, #8]
}
 8005af0:	bf00      	nop
 8005af2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005af6:	46bd      	mov	sp, r7
 8005af8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005afc:	51eb851f 	.word	0x51eb851f

08005b00 <sqrtf>:
 8005b00:	b508      	push	{r3, lr}
 8005b02:	ed2d 8b02 	vpush	{d8}
 8005b06:	eeb0 8a40 	vmov.f32	s16, s0
 8005b0a:	f000 f817 	bl	8005b3c <__ieee754_sqrtf>
 8005b0e:	eeb4 8a48 	vcmp.f32	s16, s16
 8005b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b16:	d60c      	bvs.n	8005b32 <sqrtf+0x32>
 8005b18:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8005b38 <sqrtf+0x38>
 8005b1c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8005b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b24:	d505      	bpl.n	8005b32 <sqrtf+0x32>
 8005b26:	f001 fc9b 	bl	8007460 <__errno>
 8005b2a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8005b2e:	2321      	movs	r3, #33	@ 0x21
 8005b30:	6003      	str	r3, [r0, #0]
 8005b32:	ecbd 8b02 	vpop	{d8}
 8005b36:	bd08      	pop	{r3, pc}
 8005b38:	00000000 	.word	0x00000000

08005b3c <__ieee754_sqrtf>:
 8005b3c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005b40:	4770      	bx	lr

08005b42 <atof>:
 8005b42:	2100      	movs	r1, #0
 8005b44:	f000 be08 	b.w	8006758 <strtod>

08005b48 <atoi>:
 8005b48:	220a      	movs	r2, #10
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	f000 be8a 	b.w	8006864 <strtol>

08005b50 <sulp>:
 8005b50:	b570      	push	{r4, r5, r6, lr}
 8005b52:	4604      	mov	r4, r0
 8005b54:	460d      	mov	r5, r1
 8005b56:	ec45 4b10 	vmov	d0, r4, r5
 8005b5a:	4616      	mov	r6, r2
 8005b5c:	f003 fad4 	bl	8009108 <__ulp>
 8005b60:	ec51 0b10 	vmov	r0, r1, d0
 8005b64:	b17e      	cbz	r6, 8005b86 <sulp+0x36>
 8005b66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005b6a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	dd09      	ble.n	8005b86 <sulp+0x36>
 8005b72:	051b      	lsls	r3, r3, #20
 8005b74:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005b78:	2400      	movs	r4, #0
 8005b7a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005b7e:	4622      	mov	r2, r4
 8005b80:	462b      	mov	r3, r5
 8005b82:	f7fa fd41 	bl	8000608 <__aeabi_dmul>
 8005b86:	ec41 0b10 	vmov	d0, r0, r1
 8005b8a:	bd70      	pop	{r4, r5, r6, pc}
 8005b8c:	0000      	movs	r0, r0
	...

08005b90 <_strtod_l>:
 8005b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b94:	b09f      	sub	sp, #124	@ 0x7c
 8005b96:	460c      	mov	r4, r1
 8005b98:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	921a      	str	r2, [sp, #104]	@ 0x68
 8005b9e:	9005      	str	r0, [sp, #20]
 8005ba0:	f04f 0a00 	mov.w	sl, #0
 8005ba4:	f04f 0b00 	mov.w	fp, #0
 8005ba8:	460a      	mov	r2, r1
 8005baa:	9219      	str	r2, [sp, #100]	@ 0x64
 8005bac:	7811      	ldrb	r1, [r2, #0]
 8005bae:	292b      	cmp	r1, #43	@ 0x2b
 8005bb0:	d04a      	beq.n	8005c48 <_strtod_l+0xb8>
 8005bb2:	d838      	bhi.n	8005c26 <_strtod_l+0x96>
 8005bb4:	290d      	cmp	r1, #13
 8005bb6:	d832      	bhi.n	8005c1e <_strtod_l+0x8e>
 8005bb8:	2908      	cmp	r1, #8
 8005bba:	d832      	bhi.n	8005c22 <_strtod_l+0x92>
 8005bbc:	2900      	cmp	r1, #0
 8005bbe:	d03b      	beq.n	8005c38 <_strtod_l+0xa8>
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	920e      	str	r2, [sp, #56]	@ 0x38
 8005bc4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005bc6:	782a      	ldrb	r2, [r5, #0]
 8005bc8:	2a30      	cmp	r2, #48	@ 0x30
 8005bca:	f040 80b2 	bne.w	8005d32 <_strtod_l+0x1a2>
 8005bce:	786a      	ldrb	r2, [r5, #1]
 8005bd0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005bd4:	2a58      	cmp	r2, #88	@ 0x58
 8005bd6:	d16e      	bne.n	8005cb6 <_strtod_l+0x126>
 8005bd8:	9302      	str	r3, [sp, #8]
 8005bda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005bdc:	9301      	str	r3, [sp, #4]
 8005bde:	ab1a      	add	r3, sp, #104	@ 0x68
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	4a8f      	ldr	r2, [pc, #572]	@ (8005e20 <_strtod_l+0x290>)
 8005be4:	9805      	ldr	r0, [sp, #20]
 8005be6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005be8:	a919      	add	r1, sp, #100	@ 0x64
 8005bea:	f002 fb87 	bl	80082fc <__gethex>
 8005bee:	f010 060f 	ands.w	r6, r0, #15
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	d005      	beq.n	8005c02 <_strtod_l+0x72>
 8005bf6:	2e06      	cmp	r6, #6
 8005bf8:	d128      	bne.n	8005c4c <_strtod_l+0xbc>
 8005bfa:	3501      	adds	r5, #1
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	9519      	str	r5, [sp, #100]	@ 0x64
 8005c00:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f040 858e 	bne.w	8006726 <_strtod_l+0xb96>
 8005c0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c0c:	b1cb      	cbz	r3, 8005c42 <_strtod_l+0xb2>
 8005c0e:	4652      	mov	r2, sl
 8005c10:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005c14:	ec43 2b10 	vmov	d0, r2, r3
 8005c18:	b01f      	add	sp, #124	@ 0x7c
 8005c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c1e:	2920      	cmp	r1, #32
 8005c20:	d1ce      	bne.n	8005bc0 <_strtod_l+0x30>
 8005c22:	3201      	adds	r2, #1
 8005c24:	e7c1      	b.n	8005baa <_strtod_l+0x1a>
 8005c26:	292d      	cmp	r1, #45	@ 0x2d
 8005c28:	d1ca      	bne.n	8005bc0 <_strtod_l+0x30>
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	910e      	str	r1, [sp, #56]	@ 0x38
 8005c2e:	1c51      	adds	r1, r2, #1
 8005c30:	9119      	str	r1, [sp, #100]	@ 0x64
 8005c32:	7852      	ldrb	r2, [r2, #1]
 8005c34:	2a00      	cmp	r2, #0
 8005c36:	d1c5      	bne.n	8005bc4 <_strtod_l+0x34>
 8005c38:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005c3a:	9419      	str	r4, [sp, #100]	@ 0x64
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f040 8570 	bne.w	8006722 <_strtod_l+0xb92>
 8005c42:	4652      	mov	r2, sl
 8005c44:	465b      	mov	r3, fp
 8005c46:	e7e5      	b.n	8005c14 <_strtod_l+0x84>
 8005c48:	2100      	movs	r1, #0
 8005c4a:	e7ef      	b.n	8005c2c <_strtod_l+0x9c>
 8005c4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005c4e:	b13a      	cbz	r2, 8005c60 <_strtod_l+0xd0>
 8005c50:	2135      	movs	r1, #53	@ 0x35
 8005c52:	a81c      	add	r0, sp, #112	@ 0x70
 8005c54:	f003 fb52 	bl	80092fc <__copybits>
 8005c58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005c5a:	9805      	ldr	r0, [sp, #20]
 8005c5c:	f002 ff28 	bl	8008ab0 <_Bfree>
 8005c60:	3e01      	subs	r6, #1
 8005c62:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005c64:	2e04      	cmp	r6, #4
 8005c66:	d806      	bhi.n	8005c76 <_strtod_l+0xe6>
 8005c68:	e8df f006 	tbb	[pc, r6]
 8005c6c:	201d0314 	.word	0x201d0314
 8005c70:	14          	.byte	0x14
 8005c71:	00          	.byte	0x00
 8005c72:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005c76:	05e1      	lsls	r1, r4, #23
 8005c78:	bf48      	it	mi
 8005c7a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005c7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005c82:	0d1b      	lsrs	r3, r3, #20
 8005c84:	051b      	lsls	r3, r3, #20
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1bb      	bne.n	8005c02 <_strtod_l+0x72>
 8005c8a:	f001 fbe9 	bl	8007460 <__errno>
 8005c8e:	2322      	movs	r3, #34	@ 0x22
 8005c90:	6003      	str	r3, [r0, #0]
 8005c92:	e7b6      	b.n	8005c02 <_strtod_l+0x72>
 8005c94:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005c98:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005c9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005ca0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005ca4:	e7e7      	b.n	8005c76 <_strtod_l+0xe6>
 8005ca6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8005e28 <_strtod_l+0x298>
 8005caa:	e7e4      	b.n	8005c76 <_strtod_l+0xe6>
 8005cac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005cb0:	f04f 3aff 	mov.w	sl, #4294967295
 8005cb4:	e7df      	b.n	8005c76 <_strtod_l+0xe6>
 8005cb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005cb8:	1c5a      	adds	r2, r3, #1
 8005cba:	9219      	str	r2, [sp, #100]	@ 0x64
 8005cbc:	785b      	ldrb	r3, [r3, #1]
 8005cbe:	2b30      	cmp	r3, #48	@ 0x30
 8005cc0:	d0f9      	beq.n	8005cb6 <_strtod_l+0x126>
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d09d      	beq.n	8005c02 <_strtod_l+0x72>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	2700      	movs	r7, #0
 8005cca:	9308      	str	r3, [sp, #32]
 8005ccc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005cce:	930c      	str	r3, [sp, #48]	@ 0x30
 8005cd0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005cd2:	46b9      	mov	r9, r7
 8005cd4:	220a      	movs	r2, #10
 8005cd6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005cd8:	7805      	ldrb	r5, [r0, #0]
 8005cda:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005cde:	b2d9      	uxtb	r1, r3
 8005ce0:	2909      	cmp	r1, #9
 8005ce2:	d928      	bls.n	8005d36 <_strtod_l+0x1a6>
 8005ce4:	494f      	ldr	r1, [pc, #316]	@ (8005e24 <_strtod_l+0x294>)
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f001 fb48 	bl	800737c <strncmp>
 8005cec:	2800      	cmp	r0, #0
 8005cee:	d032      	beq.n	8005d56 <_strtod_l+0x1c6>
 8005cf0:	2000      	movs	r0, #0
 8005cf2:	462a      	mov	r2, r5
 8005cf4:	900a      	str	r0, [sp, #40]	@ 0x28
 8005cf6:	464d      	mov	r5, r9
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2a65      	cmp	r2, #101	@ 0x65
 8005cfc:	d001      	beq.n	8005d02 <_strtod_l+0x172>
 8005cfe:	2a45      	cmp	r2, #69	@ 0x45
 8005d00:	d114      	bne.n	8005d2c <_strtod_l+0x19c>
 8005d02:	b91d      	cbnz	r5, 8005d0c <_strtod_l+0x17c>
 8005d04:	9a08      	ldr	r2, [sp, #32]
 8005d06:	4302      	orrs	r2, r0
 8005d08:	d096      	beq.n	8005c38 <_strtod_l+0xa8>
 8005d0a:	2500      	movs	r5, #0
 8005d0c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005d0e:	1c62      	adds	r2, r4, #1
 8005d10:	9219      	str	r2, [sp, #100]	@ 0x64
 8005d12:	7862      	ldrb	r2, [r4, #1]
 8005d14:	2a2b      	cmp	r2, #43	@ 0x2b
 8005d16:	d07a      	beq.n	8005e0e <_strtod_l+0x27e>
 8005d18:	2a2d      	cmp	r2, #45	@ 0x2d
 8005d1a:	d07e      	beq.n	8005e1a <_strtod_l+0x28a>
 8005d1c:	f04f 0c00 	mov.w	ip, #0
 8005d20:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005d24:	2909      	cmp	r1, #9
 8005d26:	f240 8085 	bls.w	8005e34 <_strtod_l+0x2a4>
 8005d2a:	9419      	str	r4, [sp, #100]	@ 0x64
 8005d2c:	f04f 0800 	mov.w	r8, #0
 8005d30:	e0a5      	b.n	8005e7e <_strtod_l+0x2ee>
 8005d32:	2300      	movs	r3, #0
 8005d34:	e7c8      	b.n	8005cc8 <_strtod_l+0x138>
 8005d36:	f1b9 0f08 	cmp.w	r9, #8
 8005d3a:	bfd8      	it	le
 8005d3c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8005d3e:	f100 0001 	add.w	r0, r0, #1
 8005d42:	bfda      	itte	le
 8005d44:	fb02 3301 	mlale	r3, r2, r1, r3
 8005d48:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8005d4a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8005d4e:	f109 0901 	add.w	r9, r9, #1
 8005d52:	9019      	str	r0, [sp, #100]	@ 0x64
 8005d54:	e7bf      	b.n	8005cd6 <_strtod_l+0x146>
 8005d56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d58:	1c5a      	adds	r2, r3, #1
 8005d5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8005d5c:	785a      	ldrb	r2, [r3, #1]
 8005d5e:	f1b9 0f00 	cmp.w	r9, #0
 8005d62:	d03b      	beq.n	8005ddc <_strtod_l+0x24c>
 8005d64:	900a      	str	r0, [sp, #40]	@ 0x28
 8005d66:	464d      	mov	r5, r9
 8005d68:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005d6c:	2b09      	cmp	r3, #9
 8005d6e:	d912      	bls.n	8005d96 <_strtod_l+0x206>
 8005d70:	2301      	movs	r3, #1
 8005d72:	e7c2      	b.n	8005cfa <_strtod_l+0x16a>
 8005d74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d76:	1c5a      	adds	r2, r3, #1
 8005d78:	9219      	str	r2, [sp, #100]	@ 0x64
 8005d7a:	785a      	ldrb	r2, [r3, #1]
 8005d7c:	3001      	adds	r0, #1
 8005d7e:	2a30      	cmp	r2, #48	@ 0x30
 8005d80:	d0f8      	beq.n	8005d74 <_strtod_l+0x1e4>
 8005d82:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005d86:	2b08      	cmp	r3, #8
 8005d88:	f200 84d2 	bhi.w	8006730 <_strtod_l+0xba0>
 8005d8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d8e:	900a      	str	r0, [sp, #40]	@ 0x28
 8005d90:	2000      	movs	r0, #0
 8005d92:	930c      	str	r3, [sp, #48]	@ 0x30
 8005d94:	4605      	mov	r5, r0
 8005d96:	3a30      	subs	r2, #48	@ 0x30
 8005d98:	f100 0301 	add.w	r3, r0, #1
 8005d9c:	d018      	beq.n	8005dd0 <_strtod_l+0x240>
 8005d9e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005da0:	4419      	add	r1, r3
 8005da2:	910a      	str	r1, [sp, #40]	@ 0x28
 8005da4:	462e      	mov	r6, r5
 8005da6:	f04f 0e0a 	mov.w	lr, #10
 8005daa:	1c71      	adds	r1, r6, #1
 8005dac:	eba1 0c05 	sub.w	ip, r1, r5
 8005db0:	4563      	cmp	r3, ip
 8005db2:	dc15      	bgt.n	8005de0 <_strtod_l+0x250>
 8005db4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8005db8:	182b      	adds	r3, r5, r0
 8005dba:	2b08      	cmp	r3, #8
 8005dbc:	f105 0501 	add.w	r5, r5, #1
 8005dc0:	4405      	add	r5, r0
 8005dc2:	dc1a      	bgt.n	8005dfa <_strtod_l+0x26a>
 8005dc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005dc6:	230a      	movs	r3, #10
 8005dc8:	fb03 2301 	mla	r3, r3, r1, r2
 8005dcc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005dce:	2300      	movs	r3, #0
 8005dd0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005dd2:	1c51      	adds	r1, r2, #1
 8005dd4:	9119      	str	r1, [sp, #100]	@ 0x64
 8005dd6:	7852      	ldrb	r2, [r2, #1]
 8005dd8:	4618      	mov	r0, r3
 8005dda:	e7c5      	b.n	8005d68 <_strtod_l+0x1d8>
 8005ddc:	4648      	mov	r0, r9
 8005dde:	e7ce      	b.n	8005d7e <_strtod_l+0x1ee>
 8005de0:	2e08      	cmp	r6, #8
 8005de2:	dc05      	bgt.n	8005df0 <_strtod_l+0x260>
 8005de4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005de6:	fb0e f606 	mul.w	r6, lr, r6
 8005dea:	960b      	str	r6, [sp, #44]	@ 0x2c
 8005dec:	460e      	mov	r6, r1
 8005dee:	e7dc      	b.n	8005daa <_strtod_l+0x21a>
 8005df0:	2910      	cmp	r1, #16
 8005df2:	bfd8      	it	le
 8005df4:	fb0e f707 	mulle.w	r7, lr, r7
 8005df8:	e7f8      	b.n	8005dec <_strtod_l+0x25c>
 8005dfa:	2b0f      	cmp	r3, #15
 8005dfc:	bfdc      	itt	le
 8005dfe:	230a      	movle	r3, #10
 8005e00:	fb03 2707 	mlale	r7, r3, r7, r2
 8005e04:	e7e3      	b.n	8005dce <_strtod_l+0x23e>
 8005e06:	2300      	movs	r3, #0
 8005e08:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e77a      	b.n	8005d04 <_strtod_l+0x174>
 8005e0e:	f04f 0c00 	mov.w	ip, #0
 8005e12:	1ca2      	adds	r2, r4, #2
 8005e14:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e16:	78a2      	ldrb	r2, [r4, #2]
 8005e18:	e782      	b.n	8005d20 <_strtod_l+0x190>
 8005e1a:	f04f 0c01 	mov.w	ip, #1
 8005e1e:	e7f8      	b.n	8005e12 <_strtod_l+0x282>
 8005e20:	08009d4c 	.word	0x08009d4c
 8005e24:	08009b64 	.word	0x08009b64
 8005e28:	7ff00000 	.word	0x7ff00000
 8005e2c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005e2e:	1c51      	adds	r1, r2, #1
 8005e30:	9119      	str	r1, [sp, #100]	@ 0x64
 8005e32:	7852      	ldrb	r2, [r2, #1]
 8005e34:	2a30      	cmp	r2, #48	@ 0x30
 8005e36:	d0f9      	beq.n	8005e2c <_strtod_l+0x29c>
 8005e38:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005e3c:	2908      	cmp	r1, #8
 8005e3e:	f63f af75 	bhi.w	8005d2c <_strtod_l+0x19c>
 8005e42:	3a30      	subs	r2, #48	@ 0x30
 8005e44:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005e48:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005e4a:	f04f 080a 	mov.w	r8, #10
 8005e4e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005e50:	1c56      	adds	r6, r2, #1
 8005e52:	9619      	str	r6, [sp, #100]	@ 0x64
 8005e54:	7852      	ldrb	r2, [r2, #1]
 8005e56:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005e5a:	f1be 0f09 	cmp.w	lr, #9
 8005e5e:	d939      	bls.n	8005ed4 <_strtod_l+0x344>
 8005e60:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005e62:	1a76      	subs	r6, r6, r1
 8005e64:	2e08      	cmp	r6, #8
 8005e66:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005e6a:	dc03      	bgt.n	8005e74 <_strtod_l+0x2e4>
 8005e6c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e6e:	4588      	cmp	r8, r1
 8005e70:	bfa8      	it	ge
 8005e72:	4688      	movge	r8, r1
 8005e74:	f1bc 0f00 	cmp.w	ip, #0
 8005e78:	d001      	beq.n	8005e7e <_strtod_l+0x2ee>
 8005e7a:	f1c8 0800 	rsb	r8, r8, #0
 8005e7e:	2d00      	cmp	r5, #0
 8005e80:	d14e      	bne.n	8005f20 <_strtod_l+0x390>
 8005e82:	9908      	ldr	r1, [sp, #32]
 8005e84:	4308      	orrs	r0, r1
 8005e86:	f47f aebc 	bne.w	8005c02 <_strtod_l+0x72>
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f47f aed4 	bne.w	8005c38 <_strtod_l+0xa8>
 8005e90:	2a69      	cmp	r2, #105	@ 0x69
 8005e92:	d028      	beq.n	8005ee6 <_strtod_l+0x356>
 8005e94:	dc25      	bgt.n	8005ee2 <_strtod_l+0x352>
 8005e96:	2a49      	cmp	r2, #73	@ 0x49
 8005e98:	d025      	beq.n	8005ee6 <_strtod_l+0x356>
 8005e9a:	2a4e      	cmp	r2, #78	@ 0x4e
 8005e9c:	f47f aecc 	bne.w	8005c38 <_strtod_l+0xa8>
 8005ea0:	499a      	ldr	r1, [pc, #616]	@ (800610c <_strtod_l+0x57c>)
 8005ea2:	a819      	add	r0, sp, #100	@ 0x64
 8005ea4:	f002 fc4c 	bl	8008740 <__match>
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	f43f aec5 	beq.w	8005c38 <_strtod_l+0xa8>
 8005eae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	2b28      	cmp	r3, #40	@ 0x28
 8005eb4:	d12e      	bne.n	8005f14 <_strtod_l+0x384>
 8005eb6:	4996      	ldr	r1, [pc, #600]	@ (8006110 <_strtod_l+0x580>)
 8005eb8:	aa1c      	add	r2, sp, #112	@ 0x70
 8005eba:	a819      	add	r0, sp, #100	@ 0x64
 8005ebc:	f002 fc54 	bl	8008768 <__hexnan>
 8005ec0:	2805      	cmp	r0, #5
 8005ec2:	d127      	bne.n	8005f14 <_strtod_l+0x384>
 8005ec4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005ec6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005eca:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005ece:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005ed2:	e696      	b.n	8005c02 <_strtod_l+0x72>
 8005ed4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ed6:	fb08 2101 	mla	r1, r8, r1, r2
 8005eda:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005ede:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ee0:	e7b5      	b.n	8005e4e <_strtod_l+0x2be>
 8005ee2:	2a6e      	cmp	r2, #110	@ 0x6e
 8005ee4:	e7da      	b.n	8005e9c <_strtod_l+0x30c>
 8005ee6:	498b      	ldr	r1, [pc, #556]	@ (8006114 <_strtod_l+0x584>)
 8005ee8:	a819      	add	r0, sp, #100	@ 0x64
 8005eea:	f002 fc29 	bl	8008740 <__match>
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	f43f aea2 	beq.w	8005c38 <_strtod_l+0xa8>
 8005ef4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005ef6:	4988      	ldr	r1, [pc, #544]	@ (8006118 <_strtod_l+0x588>)
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	a819      	add	r0, sp, #100	@ 0x64
 8005efc:	9319      	str	r3, [sp, #100]	@ 0x64
 8005efe:	f002 fc1f 	bl	8008740 <__match>
 8005f02:	b910      	cbnz	r0, 8005f0a <_strtod_l+0x37a>
 8005f04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f06:	3301      	adds	r3, #1
 8005f08:	9319      	str	r3, [sp, #100]	@ 0x64
 8005f0a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006128 <_strtod_l+0x598>
 8005f0e:	f04f 0a00 	mov.w	sl, #0
 8005f12:	e676      	b.n	8005c02 <_strtod_l+0x72>
 8005f14:	4881      	ldr	r0, [pc, #516]	@ (800611c <_strtod_l+0x58c>)
 8005f16:	f001 fadf 	bl	80074d8 <nan>
 8005f1a:	ec5b ab10 	vmov	sl, fp, d0
 8005f1e:	e670      	b.n	8005c02 <_strtod_l+0x72>
 8005f20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f22:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005f24:	eba8 0303 	sub.w	r3, r8, r3
 8005f28:	f1b9 0f00 	cmp.w	r9, #0
 8005f2c:	bf08      	it	eq
 8005f2e:	46a9      	moveq	r9, r5
 8005f30:	2d10      	cmp	r5, #16
 8005f32:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f34:	462c      	mov	r4, r5
 8005f36:	bfa8      	it	ge
 8005f38:	2410      	movge	r4, #16
 8005f3a:	f7fa faeb 	bl	8000514 <__aeabi_ui2d>
 8005f3e:	2d09      	cmp	r5, #9
 8005f40:	4682      	mov	sl, r0
 8005f42:	468b      	mov	fp, r1
 8005f44:	dc13      	bgt.n	8005f6e <_strtod_l+0x3de>
 8005f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f43f ae5a 	beq.w	8005c02 <_strtod_l+0x72>
 8005f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f50:	dd78      	ble.n	8006044 <_strtod_l+0x4b4>
 8005f52:	2b16      	cmp	r3, #22
 8005f54:	dc5f      	bgt.n	8006016 <_strtod_l+0x486>
 8005f56:	4972      	ldr	r1, [pc, #456]	@ (8006120 <_strtod_l+0x590>)
 8005f58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005f5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f60:	4652      	mov	r2, sl
 8005f62:	465b      	mov	r3, fp
 8005f64:	f7fa fb50 	bl	8000608 <__aeabi_dmul>
 8005f68:	4682      	mov	sl, r0
 8005f6a:	468b      	mov	fp, r1
 8005f6c:	e649      	b.n	8005c02 <_strtod_l+0x72>
 8005f6e:	4b6c      	ldr	r3, [pc, #432]	@ (8006120 <_strtod_l+0x590>)
 8005f70:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005f74:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005f78:	f7fa fb46 	bl	8000608 <__aeabi_dmul>
 8005f7c:	4682      	mov	sl, r0
 8005f7e:	4638      	mov	r0, r7
 8005f80:	468b      	mov	fp, r1
 8005f82:	f7fa fac7 	bl	8000514 <__aeabi_ui2d>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4650      	mov	r0, sl
 8005f8c:	4659      	mov	r1, fp
 8005f8e:	f7fa f985 	bl	800029c <__adddf3>
 8005f92:	2d0f      	cmp	r5, #15
 8005f94:	4682      	mov	sl, r0
 8005f96:	468b      	mov	fp, r1
 8005f98:	ddd5      	ble.n	8005f46 <_strtod_l+0x3b6>
 8005f9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f9c:	1b2c      	subs	r4, r5, r4
 8005f9e:	441c      	add	r4, r3
 8005fa0:	2c00      	cmp	r4, #0
 8005fa2:	f340 8093 	ble.w	80060cc <_strtod_l+0x53c>
 8005fa6:	f014 030f 	ands.w	r3, r4, #15
 8005faa:	d00a      	beq.n	8005fc2 <_strtod_l+0x432>
 8005fac:	495c      	ldr	r1, [pc, #368]	@ (8006120 <_strtod_l+0x590>)
 8005fae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005fb2:	4652      	mov	r2, sl
 8005fb4:	465b      	mov	r3, fp
 8005fb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005fba:	f7fa fb25 	bl	8000608 <__aeabi_dmul>
 8005fbe:	4682      	mov	sl, r0
 8005fc0:	468b      	mov	fp, r1
 8005fc2:	f034 040f 	bics.w	r4, r4, #15
 8005fc6:	d073      	beq.n	80060b0 <_strtod_l+0x520>
 8005fc8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005fcc:	dd49      	ble.n	8006062 <_strtod_l+0x4d2>
 8005fce:	2400      	movs	r4, #0
 8005fd0:	46a0      	mov	r8, r4
 8005fd2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005fd4:	46a1      	mov	r9, r4
 8005fd6:	9a05      	ldr	r2, [sp, #20]
 8005fd8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006128 <_strtod_l+0x598>
 8005fdc:	2322      	movs	r3, #34	@ 0x22
 8005fde:	6013      	str	r3, [r2, #0]
 8005fe0:	f04f 0a00 	mov.w	sl, #0
 8005fe4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f43f ae0b 	beq.w	8005c02 <_strtod_l+0x72>
 8005fec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005fee:	9805      	ldr	r0, [sp, #20]
 8005ff0:	f002 fd5e 	bl	8008ab0 <_Bfree>
 8005ff4:	9805      	ldr	r0, [sp, #20]
 8005ff6:	4649      	mov	r1, r9
 8005ff8:	f002 fd5a 	bl	8008ab0 <_Bfree>
 8005ffc:	9805      	ldr	r0, [sp, #20]
 8005ffe:	4641      	mov	r1, r8
 8006000:	f002 fd56 	bl	8008ab0 <_Bfree>
 8006004:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006006:	9805      	ldr	r0, [sp, #20]
 8006008:	f002 fd52 	bl	8008ab0 <_Bfree>
 800600c:	9805      	ldr	r0, [sp, #20]
 800600e:	4621      	mov	r1, r4
 8006010:	f002 fd4e 	bl	8008ab0 <_Bfree>
 8006014:	e5f5      	b.n	8005c02 <_strtod_l+0x72>
 8006016:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006018:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800601c:	4293      	cmp	r3, r2
 800601e:	dbbc      	blt.n	8005f9a <_strtod_l+0x40a>
 8006020:	4c3f      	ldr	r4, [pc, #252]	@ (8006120 <_strtod_l+0x590>)
 8006022:	f1c5 050f 	rsb	r5, r5, #15
 8006026:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800602a:	4652      	mov	r2, sl
 800602c:	465b      	mov	r3, fp
 800602e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006032:	f7fa fae9 	bl	8000608 <__aeabi_dmul>
 8006036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006038:	1b5d      	subs	r5, r3, r5
 800603a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800603e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006042:	e78f      	b.n	8005f64 <_strtod_l+0x3d4>
 8006044:	3316      	adds	r3, #22
 8006046:	dba8      	blt.n	8005f9a <_strtod_l+0x40a>
 8006048:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800604a:	eba3 0808 	sub.w	r8, r3, r8
 800604e:	4b34      	ldr	r3, [pc, #208]	@ (8006120 <_strtod_l+0x590>)
 8006050:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006054:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006058:	4650      	mov	r0, sl
 800605a:	4659      	mov	r1, fp
 800605c:	f7fa fbfe 	bl	800085c <__aeabi_ddiv>
 8006060:	e782      	b.n	8005f68 <_strtod_l+0x3d8>
 8006062:	2300      	movs	r3, #0
 8006064:	4f2f      	ldr	r7, [pc, #188]	@ (8006124 <_strtod_l+0x594>)
 8006066:	1124      	asrs	r4, r4, #4
 8006068:	4650      	mov	r0, sl
 800606a:	4659      	mov	r1, fp
 800606c:	461e      	mov	r6, r3
 800606e:	2c01      	cmp	r4, #1
 8006070:	dc21      	bgt.n	80060b6 <_strtod_l+0x526>
 8006072:	b10b      	cbz	r3, 8006078 <_strtod_l+0x4e8>
 8006074:	4682      	mov	sl, r0
 8006076:	468b      	mov	fp, r1
 8006078:	492a      	ldr	r1, [pc, #168]	@ (8006124 <_strtod_l+0x594>)
 800607a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800607e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006082:	4652      	mov	r2, sl
 8006084:	465b      	mov	r3, fp
 8006086:	e9d1 0100 	ldrd	r0, r1, [r1]
 800608a:	f7fa fabd 	bl	8000608 <__aeabi_dmul>
 800608e:	4b26      	ldr	r3, [pc, #152]	@ (8006128 <_strtod_l+0x598>)
 8006090:	460a      	mov	r2, r1
 8006092:	400b      	ands	r3, r1
 8006094:	4925      	ldr	r1, [pc, #148]	@ (800612c <_strtod_l+0x59c>)
 8006096:	428b      	cmp	r3, r1
 8006098:	4682      	mov	sl, r0
 800609a:	d898      	bhi.n	8005fce <_strtod_l+0x43e>
 800609c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80060a0:	428b      	cmp	r3, r1
 80060a2:	bf86      	itte	hi
 80060a4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006130 <_strtod_l+0x5a0>
 80060a8:	f04f 3aff 	movhi.w	sl, #4294967295
 80060ac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80060b0:	2300      	movs	r3, #0
 80060b2:	9308      	str	r3, [sp, #32]
 80060b4:	e076      	b.n	80061a4 <_strtod_l+0x614>
 80060b6:	07e2      	lsls	r2, r4, #31
 80060b8:	d504      	bpl.n	80060c4 <_strtod_l+0x534>
 80060ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060be:	f7fa faa3 	bl	8000608 <__aeabi_dmul>
 80060c2:	2301      	movs	r3, #1
 80060c4:	3601      	adds	r6, #1
 80060c6:	1064      	asrs	r4, r4, #1
 80060c8:	3708      	adds	r7, #8
 80060ca:	e7d0      	b.n	800606e <_strtod_l+0x4de>
 80060cc:	d0f0      	beq.n	80060b0 <_strtod_l+0x520>
 80060ce:	4264      	negs	r4, r4
 80060d0:	f014 020f 	ands.w	r2, r4, #15
 80060d4:	d00a      	beq.n	80060ec <_strtod_l+0x55c>
 80060d6:	4b12      	ldr	r3, [pc, #72]	@ (8006120 <_strtod_l+0x590>)
 80060d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060dc:	4650      	mov	r0, sl
 80060de:	4659      	mov	r1, fp
 80060e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e4:	f7fa fbba 	bl	800085c <__aeabi_ddiv>
 80060e8:	4682      	mov	sl, r0
 80060ea:	468b      	mov	fp, r1
 80060ec:	1124      	asrs	r4, r4, #4
 80060ee:	d0df      	beq.n	80060b0 <_strtod_l+0x520>
 80060f0:	2c1f      	cmp	r4, #31
 80060f2:	dd1f      	ble.n	8006134 <_strtod_l+0x5a4>
 80060f4:	2400      	movs	r4, #0
 80060f6:	46a0      	mov	r8, r4
 80060f8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80060fa:	46a1      	mov	r9, r4
 80060fc:	9a05      	ldr	r2, [sp, #20]
 80060fe:	2322      	movs	r3, #34	@ 0x22
 8006100:	f04f 0a00 	mov.w	sl, #0
 8006104:	f04f 0b00 	mov.w	fp, #0
 8006108:	6013      	str	r3, [r2, #0]
 800610a:	e76b      	b.n	8005fe4 <_strtod_l+0x454>
 800610c:	08009b73 	.word	0x08009b73
 8006110:	08009d38 	.word	0x08009d38
 8006114:	08009b6b 	.word	0x08009b6b
 8006118:	08009ba5 	.word	0x08009ba5
 800611c:	08009d34 	.word	0x08009d34
 8006120:	08009ec0 	.word	0x08009ec0
 8006124:	08009e98 	.word	0x08009e98
 8006128:	7ff00000 	.word	0x7ff00000
 800612c:	7ca00000 	.word	0x7ca00000
 8006130:	7fefffff 	.word	0x7fefffff
 8006134:	f014 0310 	ands.w	r3, r4, #16
 8006138:	bf18      	it	ne
 800613a:	236a      	movne	r3, #106	@ 0x6a
 800613c:	4ea9      	ldr	r6, [pc, #676]	@ (80063e4 <_strtod_l+0x854>)
 800613e:	9308      	str	r3, [sp, #32]
 8006140:	4650      	mov	r0, sl
 8006142:	4659      	mov	r1, fp
 8006144:	2300      	movs	r3, #0
 8006146:	07e7      	lsls	r7, r4, #31
 8006148:	d504      	bpl.n	8006154 <_strtod_l+0x5c4>
 800614a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800614e:	f7fa fa5b 	bl	8000608 <__aeabi_dmul>
 8006152:	2301      	movs	r3, #1
 8006154:	1064      	asrs	r4, r4, #1
 8006156:	f106 0608 	add.w	r6, r6, #8
 800615a:	d1f4      	bne.n	8006146 <_strtod_l+0x5b6>
 800615c:	b10b      	cbz	r3, 8006162 <_strtod_l+0x5d2>
 800615e:	4682      	mov	sl, r0
 8006160:	468b      	mov	fp, r1
 8006162:	9b08      	ldr	r3, [sp, #32]
 8006164:	b1b3      	cbz	r3, 8006194 <_strtod_l+0x604>
 8006166:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800616a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800616e:	2b00      	cmp	r3, #0
 8006170:	4659      	mov	r1, fp
 8006172:	dd0f      	ble.n	8006194 <_strtod_l+0x604>
 8006174:	2b1f      	cmp	r3, #31
 8006176:	dd56      	ble.n	8006226 <_strtod_l+0x696>
 8006178:	2b34      	cmp	r3, #52	@ 0x34
 800617a:	bfde      	ittt	le
 800617c:	f04f 33ff 	movle.w	r3, #4294967295
 8006180:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006184:	4093      	lslle	r3, r2
 8006186:	f04f 0a00 	mov.w	sl, #0
 800618a:	bfcc      	ite	gt
 800618c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006190:	ea03 0b01 	andle.w	fp, r3, r1
 8006194:	2200      	movs	r2, #0
 8006196:	2300      	movs	r3, #0
 8006198:	4650      	mov	r0, sl
 800619a:	4659      	mov	r1, fp
 800619c:	f7fa fc9c 	bl	8000ad8 <__aeabi_dcmpeq>
 80061a0:	2800      	cmp	r0, #0
 80061a2:	d1a7      	bne.n	80060f4 <_strtod_l+0x564>
 80061a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061a6:	9300      	str	r3, [sp, #0]
 80061a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80061aa:	9805      	ldr	r0, [sp, #20]
 80061ac:	462b      	mov	r3, r5
 80061ae:	464a      	mov	r2, r9
 80061b0:	f002 fce6 	bl	8008b80 <__s2b>
 80061b4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80061b6:	2800      	cmp	r0, #0
 80061b8:	f43f af09 	beq.w	8005fce <_strtod_l+0x43e>
 80061bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061c0:	2a00      	cmp	r2, #0
 80061c2:	eba3 0308 	sub.w	r3, r3, r8
 80061c6:	bfa8      	it	ge
 80061c8:	2300      	movge	r3, #0
 80061ca:	9312      	str	r3, [sp, #72]	@ 0x48
 80061cc:	2400      	movs	r4, #0
 80061ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80061d2:	9316      	str	r3, [sp, #88]	@ 0x58
 80061d4:	46a0      	mov	r8, r4
 80061d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061d8:	9805      	ldr	r0, [sp, #20]
 80061da:	6859      	ldr	r1, [r3, #4]
 80061dc:	f002 fc28 	bl	8008a30 <_Balloc>
 80061e0:	4681      	mov	r9, r0
 80061e2:	2800      	cmp	r0, #0
 80061e4:	f43f aef7 	beq.w	8005fd6 <_strtod_l+0x446>
 80061e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061ea:	691a      	ldr	r2, [r3, #16]
 80061ec:	3202      	adds	r2, #2
 80061ee:	f103 010c 	add.w	r1, r3, #12
 80061f2:	0092      	lsls	r2, r2, #2
 80061f4:	300c      	adds	r0, #12
 80061f6:	f001 f960 	bl	80074ba <memcpy>
 80061fa:	ec4b ab10 	vmov	d0, sl, fp
 80061fe:	9805      	ldr	r0, [sp, #20]
 8006200:	aa1c      	add	r2, sp, #112	@ 0x70
 8006202:	a91b      	add	r1, sp, #108	@ 0x6c
 8006204:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006208:	f002 ffee 	bl	80091e8 <__d2b>
 800620c:	901a      	str	r0, [sp, #104]	@ 0x68
 800620e:	2800      	cmp	r0, #0
 8006210:	f43f aee1 	beq.w	8005fd6 <_strtod_l+0x446>
 8006214:	9805      	ldr	r0, [sp, #20]
 8006216:	2101      	movs	r1, #1
 8006218:	f002 fd48 	bl	8008cac <__i2b>
 800621c:	4680      	mov	r8, r0
 800621e:	b948      	cbnz	r0, 8006234 <_strtod_l+0x6a4>
 8006220:	f04f 0800 	mov.w	r8, #0
 8006224:	e6d7      	b.n	8005fd6 <_strtod_l+0x446>
 8006226:	f04f 32ff 	mov.w	r2, #4294967295
 800622a:	fa02 f303 	lsl.w	r3, r2, r3
 800622e:	ea03 0a0a 	and.w	sl, r3, sl
 8006232:	e7af      	b.n	8006194 <_strtod_l+0x604>
 8006234:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006236:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006238:	2d00      	cmp	r5, #0
 800623a:	bfab      	itete	ge
 800623c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800623e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006240:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006242:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006244:	bfac      	ite	ge
 8006246:	18ef      	addge	r7, r5, r3
 8006248:	1b5e      	sublt	r6, r3, r5
 800624a:	9b08      	ldr	r3, [sp, #32]
 800624c:	1aed      	subs	r5, r5, r3
 800624e:	4415      	add	r5, r2
 8006250:	4b65      	ldr	r3, [pc, #404]	@ (80063e8 <_strtod_l+0x858>)
 8006252:	3d01      	subs	r5, #1
 8006254:	429d      	cmp	r5, r3
 8006256:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800625a:	da50      	bge.n	80062fe <_strtod_l+0x76e>
 800625c:	1b5b      	subs	r3, r3, r5
 800625e:	2b1f      	cmp	r3, #31
 8006260:	eba2 0203 	sub.w	r2, r2, r3
 8006264:	f04f 0101 	mov.w	r1, #1
 8006268:	dc3d      	bgt.n	80062e6 <_strtod_l+0x756>
 800626a:	fa01 f303 	lsl.w	r3, r1, r3
 800626e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006270:	2300      	movs	r3, #0
 8006272:	9310      	str	r3, [sp, #64]	@ 0x40
 8006274:	18bd      	adds	r5, r7, r2
 8006276:	9b08      	ldr	r3, [sp, #32]
 8006278:	42af      	cmp	r7, r5
 800627a:	4416      	add	r6, r2
 800627c:	441e      	add	r6, r3
 800627e:	463b      	mov	r3, r7
 8006280:	bfa8      	it	ge
 8006282:	462b      	movge	r3, r5
 8006284:	42b3      	cmp	r3, r6
 8006286:	bfa8      	it	ge
 8006288:	4633      	movge	r3, r6
 800628a:	2b00      	cmp	r3, #0
 800628c:	bfc2      	ittt	gt
 800628e:	1aed      	subgt	r5, r5, r3
 8006290:	1af6      	subgt	r6, r6, r3
 8006292:	1aff      	subgt	r7, r7, r3
 8006294:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006296:	2b00      	cmp	r3, #0
 8006298:	dd16      	ble.n	80062c8 <_strtod_l+0x738>
 800629a:	4641      	mov	r1, r8
 800629c:	9805      	ldr	r0, [sp, #20]
 800629e:	461a      	mov	r2, r3
 80062a0:	f002 fdbc 	bl	8008e1c <__pow5mult>
 80062a4:	4680      	mov	r8, r0
 80062a6:	2800      	cmp	r0, #0
 80062a8:	d0ba      	beq.n	8006220 <_strtod_l+0x690>
 80062aa:	4601      	mov	r1, r0
 80062ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80062ae:	9805      	ldr	r0, [sp, #20]
 80062b0:	f002 fd12 	bl	8008cd8 <__multiply>
 80062b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80062b6:	2800      	cmp	r0, #0
 80062b8:	f43f ae8d 	beq.w	8005fd6 <_strtod_l+0x446>
 80062bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80062be:	9805      	ldr	r0, [sp, #20]
 80062c0:	f002 fbf6 	bl	8008ab0 <_Bfree>
 80062c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80062c8:	2d00      	cmp	r5, #0
 80062ca:	dc1d      	bgt.n	8006308 <_strtod_l+0x778>
 80062cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	dd23      	ble.n	800631a <_strtod_l+0x78a>
 80062d2:	4649      	mov	r1, r9
 80062d4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80062d6:	9805      	ldr	r0, [sp, #20]
 80062d8:	f002 fda0 	bl	8008e1c <__pow5mult>
 80062dc:	4681      	mov	r9, r0
 80062de:	b9e0      	cbnz	r0, 800631a <_strtod_l+0x78a>
 80062e0:	f04f 0900 	mov.w	r9, #0
 80062e4:	e677      	b.n	8005fd6 <_strtod_l+0x446>
 80062e6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80062ea:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80062ee:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80062f2:	35e2      	adds	r5, #226	@ 0xe2
 80062f4:	fa01 f305 	lsl.w	r3, r1, r5
 80062f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80062fa:	9113      	str	r1, [sp, #76]	@ 0x4c
 80062fc:	e7ba      	b.n	8006274 <_strtod_l+0x6e4>
 80062fe:	2300      	movs	r3, #0
 8006300:	9310      	str	r3, [sp, #64]	@ 0x40
 8006302:	2301      	movs	r3, #1
 8006304:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006306:	e7b5      	b.n	8006274 <_strtod_l+0x6e4>
 8006308:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800630a:	9805      	ldr	r0, [sp, #20]
 800630c:	462a      	mov	r2, r5
 800630e:	f002 fddf 	bl	8008ed0 <__lshift>
 8006312:	901a      	str	r0, [sp, #104]	@ 0x68
 8006314:	2800      	cmp	r0, #0
 8006316:	d1d9      	bne.n	80062cc <_strtod_l+0x73c>
 8006318:	e65d      	b.n	8005fd6 <_strtod_l+0x446>
 800631a:	2e00      	cmp	r6, #0
 800631c:	dd07      	ble.n	800632e <_strtod_l+0x79e>
 800631e:	4649      	mov	r1, r9
 8006320:	9805      	ldr	r0, [sp, #20]
 8006322:	4632      	mov	r2, r6
 8006324:	f002 fdd4 	bl	8008ed0 <__lshift>
 8006328:	4681      	mov	r9, r0
 800632a:	2800      	cmp	r0, #0
 800632c:	d0d8      	beq.n	80062e0 <_strtod_l+0x750>
 800632e:	2f00      	cmp	r7, #0
 8006330:	dd08      	ble.n	8006344 <_strtod_l+0x7b4>
 8006332:	4641      	mov	r1, r8
 8006334:	9805      	ldr	r0, [sp, #20]
 8006336:	463a      	mov	r2, r7
 8006338:	f002 fdca 	bl	8008ed0 <__lshift>
 800633c:	4680      	mov	r8, r0
 800633e:	2800      	cmp	r0, #0
 8006340:	f43f ae49 	beq.w	8005fd6 <_strtod_l+0x446>
 8006344:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006346:	9805      	ldr	r0, [sp, #20]
 8006348:	464a      	mov	r2, r9
 800634a:	f002 fe49 	bl	8008fe0 <__mdiff>
 800634e:	4604      	mov	r4, r0
 8006350:	2800      	cmp	r0, #0
 8006352:	f43f ae40 	beq.w	8005fd6 <_strtod_l+0x446>
 8006356:	68c3      	ldr	r3, [r0, #12]
 8006358:	930f      	str	r3, [sp, #60]	@ 0x3c
 800635a:	2300      	movs	r3, #0
 800635c:	60c3      	str	r3, [r0, #12]
 800635e:	4641      	mov	r1, r8
 8006360:	f002 fe22 	bl	8008fa8 <__mcmp>
 8006364:	2800      	cmp	r0, #0
 8006366:	da45      	bge.n	80063f4 <_strtod_l+0x864>
 8006368:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800636a:	ea53 030a 	orrs.w	r3, r3, sl
 800636e:	d16b      	bne.n	8006448 <_strtod_l+0x8b8>
 8006370:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006374:	2b00      	cmp	r3, #0
 8006376:	d167      	bne.n	8006448 <_strtod_l+0x8b8>
 8006378:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800637c:	0d1b      	lsrs	r3, r3, #20
 800637e:	051b      	lsls	r3, r3, #20
 8006380:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006384:	d960      	bls.n	8006448 <_strtod_l+0x8b8>
 8006386:	6963      	ldr	r3, [r4, #20]
 8006388:	b913      	cbnz	r3, 8006390 <_strtod_l+0x800>
 800638a:	6923      	ldr	r3, [r4, #16]
 800638c:	2b01      	cmp	r3, #1
 800638e:	dd5b      	ble.n	8006448 <_strtod_l+0x8b8>
 8006390:	4621      	mov	r1, r4
 8006392:	2201      	movs	r2, #1
 8006394:	9805      	ldr	r0, [sp, #20]
 8006396:	f002 fd9b 	bl	8008ed0 <__lshift>
 800639a:	4641      	mov	r1, r8
 800639c:	4604      	mov	r4, r0
 800639e:	f002 fe03 	bl	8008fa8 <__mcmp>
 80063a2:	2800      	cmp	r0, #0
 80063a4:	dd50      	ble.n	8006448 <_strtod_l+0x8b8>
 80063a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80063aa:	9a08      	ldr	r2, [sp, #32]
 80063ac:	0d1b      	lsrs	r3, r3, #20
 80063ae:	051b      	lsls	r3, r3, #20
 80063b0:	2a00      	cmp	r2, #0
 80063b2:	d06a      	beq.n	800648a <_strtod_l+0x8fa>
 80063b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80063b8:	d867      	bhi.n	800648a <_strtod_l+0x8fa>
 80063ba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80063be:	f67f ae9d 	bls.w	80060fc <_strtod_l+0x56c>
 80063c2:	4b0a      	ldr	r3, [pc, #40]	@ (80063ec <_strtod_l+0x85c>)
 80063c4:	4650      	mov	r0, sl
 80063c6:	4659      	mov	r1, fp
 80063c8:	2200      	movs	r2, #0
 80063ca:	f7fa f91d 	bl	8000608 <__aeabi_dmul>
 80063ce:	4b08      	ldr	r3, [pc, #32]	@ (80063f0 <_strtod_l+0x860>)
 80063d0:	400b      	ands	r3, r1
 80063d2:	4682      	mov	sl, r0
 80063d4:	468b      	mov	fp, r1
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f47f ae08 	bne.w	8005fec <_strtod_l+0x45c>
 80063dc:	9a05      	ldr	r2, [sp, #20]
 80063de:	2322      	movs	r3, #34	@ 0x22
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	e603      	b.n	8005fec <_strtod_l+0x45c>
 80063e4:	08009d60 	.word	0x08009d60
 80063e8:	fffffc02 	.word	0xfffffc02
 80063ec:	39500000 	.word	0x39500000
 80063f0:	7ff00000 	.word	0x7ff00000
 80063f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80063f8:	d165      	bne.n	80064c6 <_strtod_l+0x936>
 80063fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80063fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006400:	b35a      	cbz	r2, 800645a <_strtod_l+0x8ca>
 8006402:	4a9f      	ldr	r2, [pc, #636]	@ (8006680 <_strtod_l+0xaf0>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d12b      	bne.n	8006460 <_strtod_l+0x8d0>
 8006408:	9b08      	ldr	r3, [sp, #32]
 800640a:	4651      	mov	r1, sl
 800640c:	b303      	cbz	r3, 8006450 <_strtod_l+0x8c0>
 800640e:	4b9d      	ldr	r3, [pc, #628]	@ (8006684 <_strtod_l+0xaf4>)
 8006410:	465a      	mov	r2, fp
 8006412:	4013      	ands	r3, r2
 8006414:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006418:	f04f 32ff 	mov.w	r2, #4294967295
 800641c:	d81b      	bhi.n	8006456 <_strtod_l+0x8c6>
 800641e:	0d1b      	lsrs	r3, r3, #20
 8006420:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006424:	fa02 f303 	lsl.w	r3, r2, r3
 8006428:	4299      	cmp	r1, r3
 800642a:	d119      	bne.n	8006460 <_strtod_l+0x8d0>
 800642c:	4b96      	ldr	r3, [pc, #600]	@ (8006688 <_strtod_l+0xaf8>)
 800642e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006430:	429a      	cmp	r2, r3
 8006432:	d102      	bne.n	800643a <_strtod_l+0x8aa>
 8006434:	3101      	adds	r1, #1
 8006436:	f43f adce 	beq.w	8005fd6 <_strtod_l+0x446>
 800643a:	4b92      	ldr	r3, [pc, #584]	@ (8006684 <_strtod_l+0xaf4>)
 800643c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800643e:	401a      	ands	r2, r3
 8006440:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006444:	f04f 0a00 	mov.w	sl, #0
 8006448:	9b08      	ldr	r3, [sp, #32]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1b9      	bne.n	80063c2 <_strtod_l+0x832>
 800644e:	e5cd      	b.n	8005fec <_strtod_l+0x45c>
 8006450:	f04f 33ff 	mov.w	r3, #4294967295
 8006454:	e7e8      	b.n	8006428 <_strtod_l+0x898>
 8006456:	4613      	mov	r3, r2
 8006458:	e7e6      	b.n	8006428 <_strtod_l+0x898>
 800645a:	ea53 030a 	orrs.w	r3, r3, sl
 800645e:	d0a2      	beq.n	80063a6 <_strtod_l+0x816>
 8006460:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006462:	b1db      	cbz	r3, 800649c <_strtod_l+0x90c>
 8006464:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006466:	4213      	tst	r3, r2
 8006468:	d0ee      	beq.n	8006448 <_strtod_l+0x8b8>
 800646a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800646c:	9a08      	ldr	r2, [sp, #32]
 800646e:	4650      	mov	r0, sl
 8006470:	4659      	mov	r1, fp
 8006472:	b1bb      	cbz	r3, 80064a4 <_strtod_l+0x914>
 8006474:	f7ff fb6c 	bl	8005b50 <sulp>
 8006478:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800647c:	ec53 2b10 	vmov	r2, r3, d0
 8006480:	f7f9 ff0c 	bl	800029c <__adddf3>
 8006484:	4682      	mov	sl, r0
 8006486:	468b      	mov	fp, r1
 8006488:	e7de      	b.n	8006448 <_strtod_l+0x8b8>
 800648a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800648e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006492:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006496:	f04f 3aff 	mov.w	sl, #4294967295
 800649a:	e7d5      	b.n	8006448 <_strtod_l+0x8b8>
 800649c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800649e:	ea13 0f0a 	tst.w	r3, sl
 80064a2:	e7e1      	b.n	8006468 <_strtod_l+0x8d8>
 80064a4:	f7ff fb54 	bl	8005b50 <sulp>
 80064a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064ac:	ec53 2b10 	vmov	r2, r3, d0
 80064b0:	f7f9 fef2 	bl	8000298 <__aeabi_dsub>
 80064b4:	2200      	movs	r2, #0
 80064b6:	2300      	movs	r3, #0
 80064b8:	4682      	mov	sl, r0
 80064ba:	468b      	mov	fp, r1
 80064bc:	f7fa fb0c 	bl	8000ad8 <__aeabi_dcmpeq>
 80064c0:	2800      	cmp	r0, #0
 80064c2:	d0c1      	beq.n	8006448 <_strtod_l+0x8b8>
 80064c4:	e61a      	b.n	80060fc <_strtod_l+0x56c>
 80064c6:	4641      	mov	r1, r8
 80064c8:	4620      	mov	r0, r4
 80064ca:	f002 fee5 	bl	8009298 <__ratio>
 80064ce:	ec57 6b10 	vmov	r6, r7, d0
 80064d2:	2200      	movs	r2, #0
 80064d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80064d8:	4630      	mov	r0, r6
 80064da:	4639      	mov	r1, r7
 80064dc:	f7fa fb10 	bl	8000b00 <__aeabi_dcmple>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d06f      	beq.n	80065c4 <_strtod_l+0xa34>
 80064e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d17a      	bne.n	80065e0 <_strtod_l+0xa50>
 80064ea:	f1ba 0f00 	cmp.w	sl, #0
 80064ee:	d158      	bne.n	80065a2 <_strtod_l+0xa12>
 80064f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d15a      	bne.n	80065b0 <_strtod_l+0xa20>
 80064fa:	4b64      	ldr	r3, [pc, #400]	@ (800668c <_strtod_l+0xafc>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	4630      	mov	r0, r6
 8006500:	4639      	mov	r1, r7
 8006502:	f7fa faf3 	bl	8000aec <__aeabi_dcmplt>
 8006506:	2800      	cmp	r0, #0
 8006508:	d159      	bne.n	80065be <_strtod_l+0xa2e>
 800650a:	4630      	mov	r0, r6
 800650c:	4639      	mov	r1, r7
 800650e:	4b60      	ldr	r3, [pc, #384]	@ (8006690 <_strtod_l+0xb00>)
 8006510:	2200      	movs	r2, #0
 8006512:	f7fa f879 	bl	8000608 <__aeabi_dmul>
 8006516:	4606      	mov	r6, r0
 8006518:	460f      	mov	r7, r1
 800651a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800651e:	9606      	str	r6, [sp, #24]
 8006520:	9307      	str	r3, [sp, #28]
 8006522:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006526:	4d57      	ldr	r5, [pc, #348]	@ (8006684 <_strtod_l+0xaf4>)
 8006528:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800652c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800652e:	401d      	ands	r5, r3
 8006530:	4b58      	ldr	r3, [pc, #352]	@ (8006694 <_strtod_l+0xb04>)
 8006532:	429d      	cmp	r5, r3
 8006534:	f040 80b2 	bne.w	800669c <_strtod_l+0xb0c>
 8006538:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800653a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800653e:	ec4b ab10 	vmov	d0, sl, fp
 8006542:	f002 fde1 	bl	8009108 <__ulp>
 8006546:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800654a:	ec51 0b10 	vmov	r0, r1, d0
 800654e:	f7fa f85b 	bl	8000608 <__aeabi_dmul>
 8006552:	4652      	mov	r2, sl
 8006554:	465b      	mov	r3, fp
 8006556:	f7f9 fea1 	bl	800029c <__adddf3>
 800655a:	460b      	mov	r3, r1
 800655c:	4949      	ldr	r1, [pc, #292]	@ (8006684 <_strtod_l+0xaf4>)
 800655e:	4a4e      	ldr	r2, [pc, #312]	@ (8006698 <_strtod_l+0xb08>)
 8006560:	4019      	ands	r1, r3
 8006562:	4291      	cmp	r1, r2
 8006564:	4682      	mov	sl, r0
 8006566:	d942      	bls.n	80065ee <_strtod_l+0xa5e>
 8006568:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800656a:	4b47      	ldr	r3, [pc, #284]	@ (8006688 <_strtod_l+0xaf8>)
 800656c:	429a      	cmp	r2, r3
 800656e:	d103      	bne.n	8006578 <_strtod_l+0x9e8>
 8006570:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006572:	3301      	adds	r3, #1
 8006574:	f43f ad2f 	beq.w	8005fd6 <_strtod_l+0x446>
 8006578:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006688 <_strtod_l+0xaf8>
 800657c:	f04f 3aff 	mov.w	sl, #4294967295
 8006580:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006582:	9805      	ldr	r0, [sp, #20]
 8006584:	f002 fa94 	bl	8008ab0 <_Bfree>
 8006588:	9805      	ldr	r0, [sp, #20]
 800658a:	4649      	mov	r1, r9
 800658c:	f002 fa90 	bl	8008ab0 <_Bfree>
 8006590:	9805      	ldr	r0, [sp, #20]
 8006592:	4641      	mov	r1, r8
 8006594:	f002 fa8c 	bl	8008ab0 <_Bfree>
 8006598:	9805      	ldr	r0, [sp, #20]
 800659a:	4621      	mov	r1, r4
 800659c:	f002 fa88 	bl	8008ab0 <_Bfree>
 80065a0:	e619      	b.n	80061d6 <_strtod_l+0x646>
 80065a2:	f1ba 0f01 	cmp.w	sl, #1
 80065a6:	d103      	bne.n	80065b0 <_strtod_l+0xa20>
 80065a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f43f ada6 	beq.w	80060fc <_strtod_l+0x56c>
 80065b0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006660 <_strtod_l+0xad0>
 80065b4:	4f35      	ldr	r7, [pc, #212]	@ (800668c <_strtod_l+0xafc>)
 80065b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80065ba:	2600      	movs	r6, #0
 80065bc:	e7b1      	b.n	8006522 <_strtod_l+0x992>
 80065be:	4f34      	ldr	r7, [pc, #208]	@ (8006690 <_strtod_l+0xb00>)
 80065c0:	2600      	movs	r6, #0
 80065c2:	e7aa      	b.n	800651a <_strtod_l+0x98a>
 80065c4:	4b32      	ldr	r3, [pc, #200]	@ (8006690 <_strtod_l+0xb00>)
 80065c6:	4630      	mov	r0, r6
 80065c8:	4639      	mov	r1, r7
 80065ca:	2200      	movs	r2, #0
 80065cc:	f7fa f81c 	bl	8000608 <__aeabi_dmul>
 80065d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065d2:	4606      	mov	r6, r0
 80065d4:	460f      	mov	r7, r1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d09f      	beq.n	800651a <_strtod_l+0x98a>
 80065da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80065de:	e7a0      	b.n	8006522 <_strtod_l+0x992>
 80065e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006668 <_strtod_l+0xad8>
 80065e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80065e8:	ec57 6b17 	vmov	r6, r7, d7
 80065ec:	e799      	b.n	8006522 <_strtod_l+0x992>
 80065ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80065f2:	9b08      	ldr	r3, [sp, #32]
 80065f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d1c1      	bne.n	8006580 <_strtod_l+0x9f0>
 80065fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006600:	0d1b      	lsrs	r3, r3, #20
 8006602:	051b      	lsls	r3, r3, #20
 8006604:	429d      	cmp	r5, r3
 8006606:	d1bb      	bne.n	8006580 <_strtod_l+0x9f0>
 8006608:	4630      	mov	r0, r6
 800660a:	4639      	mov	r1, r7
 800660c:	f7fa fb5c 	bl	8000cc8 <__aeabi_d2lz>
 8006610:	f7f9 ffcc 	bl	80005ac <__aeabi_l2d>
 8006614:	4602      	mov	r2, r0
 8006616:	460b      	mov	r3, r1
 8006618:	4630      	mov	r0, r6
 800661a:	4639      	mov	r1, r7
 800661c:	f7f9 fe3c 	bl	8000298 <__aeabi_dsub>
 8006620:	460b      	mov	r3, r1
 8006622:	4602      	mov	r2, r0
 8006624:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006628:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800662c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800662e:	ea46 060a 	orr.w	r6, r6, sl
 8006632:	431e      	orrs	r6, r3
 8006634:	d06f      	beq.n	8006716 <_strtod_l+0xb86>
 8006636:	a30e      	add	r3, pc, #56	@ (adr r3, 8006670 <_strtod_l+0xae0>)
 8006638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663c:	f7fa fa56 	bl	8000aec <__aeabi_dcmplt>
 8006640:	2800      	cmp	r0, #0
 8006642:	f47f acd3 	bne.w	8005fec <_strtod_l+0x45c>
 8006646:	a30c      	add	r3, pc, #48	@ (adr r3, 8006678 <_strtod_l+0xae8>)
 8006648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006650:	f7fa fa6a 	bl	8000b28 <__aeabi_dcmpgt>
 8006654:	2800      	cmp	r0, #0
 8006656:	d093      	beq.n	8006580 <_strtod_l+0x9f0>
 8006658:	e4c8      	b.n	8005fec <_strtod_l+0x45c>
 800665a:	bf00      	nop
 800665c:	f3af 8000 	nop.w
 8006660:	00000000 	.word	0x00000000
 8006664:	bff00000 	.word	0xbff00000
 8006668:	00000000 	.word	0x00000000
 800666c:	3ff00000 	.word	0x3ff00000
 8006670:	94a03595 	.word	0x94a03595
 8006674:	3fdfffff 	.word	0x3fdfffff
 8006678:	35afe535 	.word	0x35afe535
 800667c:	3fe00000 	.word	0x3fe00000
 8006680:	000fffff 	.word	0x000fffff
 8006684:	7ff00000 	.word	0x7ff00000
 8006688:	7fefffff 	.word	0x7fefffff
 800668c:	3ff00000 	.word	0x3ff00000
 8006690:	3fe00000 	.word	0x3fe00000
 8006694:	7fe00000 	.word	0x7fe00000
 8006698:	7c9fffff 	.word	0x7c9fffff
 800669c:	9b08      	ldr	r3, [sp, #32]
 800669e:	b323      	cbz	r3, 80066ea <_strtod_l+0xb5a>
 80066a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80066a4:	d821      	bhi.n	80066ea <_strtod_l+0xb5a>
 80066a6:	a328      	add	r3, pc, #160	@ (adr r3, 8006748 <_strtod_l+0xbb8>)
 80066a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ac:	4630      	mov	r0, r6
 80066ae:	4639      	mov	r1, r7
 80066b0:	f7fa fa26 	bl	8000b00 <__aeabi_dcmple>
 80066b4:	b1a0      	cbz	r0, 80066e0 <_strtod_l+0xb50>
 80066b6:	4639      	mov	r1, r7
 80066b8:	4630      	mov	r0, r6
 80066ba:	f7fa fa7d 	bl	8000bb8 <__aeabi_d2uiz>
 80066be:	2801      	cmp	r0, #1
 80066c0:	bf38      	it	cc
 80066c2:	2001      	movcc	r0, #1
 80066c4:	f7f9 ff26 	bl	8000514 <__aeabi_ui2d>
 80066c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066ca:	4606      	mov	r6, r0
 80066cc:	460f      	mov	r7, r1
 80066ce:	b9fb      	cbnz	r3, 8006710 <_strtod_l+0xb80>
 80066d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80066d4:	9014      	str	r0, [sp, #80]	@ 0x50
 80066d6:	9315      	str	r3, [sp, #84]	@ 0x54
 80066d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80066dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80066e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80066e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80066e6:	1b5b      	subs	r3, r3, r5
 80066e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80066ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80066ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80066f2:	f002 fd09 	bl	8009108 <__ulp>
 80066f6:	4650      	mov	r0, sl
 80066f8:	ec53 2b10 	vmov	r2, r3, d0
 80066fc:	4659      	mov	r1, fp
 80066fe:	f7f9 ff83 	bl	8000608 <__aeabi_dmul>
 8006702:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006706:	f7f9 fdc9 	bl	800029c <__adddf3>
 800670a:	4682      	mov	sl, r0
 800670c:	468b      	mov	fp, r1
 800670e:	e770      	b.n	80065f2 <_strtod_l+0xa62>
 8006710:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006714:	e7e0      	b.n	80066d8 <_strtod_l+0xb48>
 8006716:	a30e      	add	r3, pc, #56	@ (adr r3, 8006750 <_strtod_l+0xbc0>)
 8006718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671c:	f7fa f9e6 	bl	8000aec <__aeabi_dcmplt>
 8006720:	e798      	b.n	8006654 <_strtod_l+0xac4>
 8006722:	2300      	movs	r3, #0
 8006724:	930e      	str	r3, [sp, #56]	@ 0x38
 8006726:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006728:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800672a:	6013      	str	r3, [r2, #0]
 800672c:	f7ff ba6d 	b.w	8005c0a <_strtod_l+0x7a>
 8006730:	2a65      	cmp	r2, #101	@ 0x65
 8006732:	f43f ab68 	beq.w	8005e06 <_strtod_l+0x276>
 8006736:	2a45      	cmp	r2, #69	@ 0x45
 8006738:	f43f ab65 	beq.w	8005e06 <_strtod_l+0x276>
 800673c:	2301      	movs	r3, #1
 800673e:	f7ff bba0 	b.w	8005e82 <_strtod_l+0x2f2>
 8006742:	bf00      	nop
 8006744:	f3af 8000 	nop.w
 8006748:	ffc00000 	.word	0xffc00000
 800674c:	41dfffff 	.word	0x41dfffff
 8006750:	94a03595 	.word	0x94a03595
 8006754:	3fcfffff 	.word	0x3fcfffff

08006758 <strtod>:
 8006758:	460a      	mov	r2, r1
 800675a:	4601      	mov	r1, r0
 800675c:	4802      	ldr	r0, [pc, #8]	@ (8006768 <strtod+0x10>)
 800675e:	4b03      	ldr	r3, [pc, #12]	@ (800676c <strtod+0x14>)
 8006760:	6800      	ldr	r0, [r0, #0]
 8006762:	f7ff ba15 	b.w	8005b90 <_strtod_l>
 8006766:	bf00      	nop
 8006768:	200001a0 	.word	0x200001a0
 800676c:	20000034 	.word	0x20000034

08006770 <_strtol_l.isra.0>:
 8006770:	2b24      	cmp	r3, #36	@ 0x24
 8006772:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006776:	4686      	mov	lr, r0
 8006778:	4690      	mov	r8, r2
 800677a:	d801      	bhi.n	8006780 <_strtol_l.isra.0+0x10>
 800677c:	2b01      	cmp	r3, #1
 800677e:	d106      	bne.n	800678e <_strtol_l.isra.0+0x1e>
 8006780:	f000 fe6e 	bl	8007460 <__errno>
 8006784:	2316      	movs	r3, #22
 8006786:	6003      	str	r3, [r0, #0]
 8006788:	2000      	movs	r0, #0
 800678a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800678e:	4834      	ldr	r0, [pc, #208]	@ (8006860 <_strtol_l.isra.0+0xf0>)
 8006790:	460d      	mov	r5, r1
 8006792:	462a      	mov	r2, r5
 8006794:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006798:	5d06      	ldrb	r6, [r0, r4]
 800679a:	f016 0608 	ands.w	r6, r6, #8
 800679e:	d1f8      	bne.n	8006792 <_strtol_l.isra.0+0x22>
 80067a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80067a2:	d110      	bne.n	80067c6 <_strtol_l.isra.0+0x56>
 80067a4:	782c      	ldrb	r4, [r5, #0]
 80067a6:	2601      	movs	r6, #1
 80067a8:	1c95      	adds	r5, r2, #2
 80067aa:	f033 0210 	bics.w	r2, r3, #16
 80067ae:	d115      	bne.n	80067dc <_strtol_l.isra.0+0x6c>
 80067b0:	2c30      	cmp	r4, #48	@ 0x30
 80067b2:	d10d      	bne.n	80067d0 <_strtol_l.isra.0+0x60>
 80067b4:	782a      	ldrb	r2, [r5, #0]
 80067b6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80067ba:	2a58      	cmp	r2, #88	@ 0x58
 80067bc:	d108      	bne.n	80067d0 <_strtol_l.isra.0+0x60>
 80067be:	786c      	ldrb	r4, [r5, #1]
 80067c0:	3502      	adds	r5, #2
 80067c2:	2310      	movs	r3, #16
 80067c4:	e00a      	b.n	80067dc <_strtol_l.isra.0+0x6c>
 80067c6:	2c2b      	cmp	r4, #43	@ 0x2b
 80067c8:	bf04      	itt	eq
 80067ca:	782c      	ldrbeq	r4, [r5, #0]
 80067cc:	1c95      	addeq	r5, r2, #2
 80067ce:	e7ec      	b.n	80067aa <_strtol_l.isra.0+0x3a>
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1f6      	bne.n	80067c2 <_strtol_l.isra.0+0x52>
 80067d4:	2c30      	cmp	r4, #48	@ 0x30
 80067d6:	bf14      	ite	ne
 80067d8:	230a      	movne	r3, #10
 80067da:	2308      	moveq	r3, #8
 80067dc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80067e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80067e4:	2200      	movs	r2, #0
 80067e6:	fbbc f9f3 	udiv	r9, ip, r3
 80067ea:	4610      	mov	r0, r2
 80067ec:	fb03 ca19 	mls	sl, r3, r9, ip
 80067f0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80067f4:	2f09      	cmp	r7, #9
 80067f6:	d80f      	bhi.n	8006818 <_strtol_l.isra.0+0xa8>
 80067f8:	463c      	mov	r4, r7
 80067fa:	42a3      	cmp	r3, r4
 80067fc:	dd1b      	ble.n	8006836 <_strtol_l.isra.0+0xc6>
 80067fe:	1c57      	adds	r7, r2, #1
 8006800:	d007      	beq.n	8006812 <_strtol_l.isra.0+0xa2>
 8006802:	4581      	cmp	r9, r0
 8006804:	d314      	bcc.n	8006830 <_strtol_l.isra.0+0xc0>
 8006806:	d101      	bne.n	800680c <_strtol_l.isra.0+0x9c>
 8006808:	45a2      	cmp	sl, r4
 800680a:	db11      	blt.n	8006830 <_strtol_l.isra.0+0xc0>
 800680c:	fb00 4003 	mla	r0, r0, r3, r4
 8006810:	2201      	movs	r2, #1
 8006812:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006816:	e7eb      	b.n	80067f0 <_strtol_l.isra.0+0x80>
 8006818:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800681c:	2f19      	cmp	r7, #25
 800681e:	d801      	bhi.n	8006824 <_strtol_l.isra.0+0xb4>
 8006820:	3c37      	subs	r4, #55	@ 0x37
 8006822:	e7ea      	b.n	80067fa <_strtol_l.isra.0+0x8a>
 8006824:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006828:	2f19      	cmp	r7, #25
 800682a:	d804      	bhi.n	8006836 <_strtol_l.isra.0+0xc6>
 800682c:	3c57      	subs	r4, #87	@ 0x57
 800682e:	e7e4      	b.n	80067fa <_strtol_l.isra.0+0x8a>
 8006830:	f04f 32ff 	mov.w	r2, #4294967295
 8006834:	e7ed      	b.n	8006812 <_strtol_l.isra.0+0xa2>
 8006836:	1c53      	adds	r3, r2, #1
 8006838:	d108      	bne.n	800684c <_strtol_l.isra.0+0xdc>
 800683a:	2322      	movs	r3, #34	@ 0x22
 800683c:	f8ce 3000 	str.w	r3, [lr]
 8006840:	4660      	mov	r0, ip
 8006842:	f1b8 0f00 	cmp.w	r8, #0
 8006846:	d0a0      	beq.n	800678a <_strtol_l.isra.0+0x1a>
 8006848:	1e69      	subs	r1, r5, #1
 800684a:	e006      	b.n	800685a <_strtol_l.isra.0+0xea>
 800684c:	b106      	cbz	r6, 8006850 <_strtol_l.isra.0+0xe0>
 800684e:	4240      	negs	r0, r0
 8006850:	f1b8 0f00 	cmp.w	r8, #0
 8006854:	d099      	beq.n	800678a <_strtol_l.isra.0+0x1a>
 8006856:	2a00      	cmp	r2, #0
 8006858:	d1f6      	bne.n	8006848 <_strtol_l.isra.0+0xd8>
 800685a:	f8c8 1000 	str.w	r1, [r8]
 800685e:	e794      	b.n	800678a <_strtol_l.isra.0+0x1a>
 8006860:	08009d89 	.word	0x08009d89

08006864 <strtol>:
 8006864:	4613      	mov	r3, r2
 8006866:	460a      	mov	r2, r1
 8006868:	4601      	mov	r1, r0
 800686a:	4802      	ldr	r0, [pc, #8]	@ (8006874 <strtol+0x10>)
 800686c:	6800      	ldr	r0, [r0, #0]
 800686e:	f7ff bf7f 	b.w	8006770 <_strtol_l.isra.0>
 8006872:	bf00      	nop
 8006874:	200001a0 	.word	0x200001a0

08006878 <__cvt>:
 8006878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800687c:	ec57 6b10 	vmov	r6, r7, d0
 8006880:	2f00      	cmp	r7, #0
 8006882:	460c      	mov	r4, r1
 8006884:	4619      	mov	r1, r3
 8006886:	463b      	mov	r3, r7
 8006888:	bfbb      	ittet	lt
 800688a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800688e:	461f      	movlt	r7, r3
 8006890:	2300      	movge	r3, #0
 8006892:	232d      	movlt	r3, #45	@ 0x2d
 8006894:	700b      	strb	r3, [r1, #0]
 8006896:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006898:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800689c:	4691      	mov	r9, r2
 800689e:	f023 0820 	bic.w	r8, r3, #32
 80068a2:	bfbc      	itt	lt
 80068a4:	4632      	movlt	r2, r6
 80068a6:	4616      	movlt	r6, r2
 80068a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80068ac:	d005      	beq.n	80068ba <__cvt+0x42>
 80068ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80068b2:	d100      	bne.n	80068b6 <__cvt+0x3e>
 80068b4:	3401      	adds	r4, #1
 80068b6:	2102      	movs	r1, #2
 80068b8:	e000      	b.n	80068bc <__cvt+0x44>
 80068ba:	2103      	movs	r1, #3
 80068bc:	ab03      	add	r3, sp, #12
 80068be:	9301      	str	r3, [sp, #4]
 80068c0:	ab02      	add	r3, sp, #8
 80068c2:	9300      	str	r3, [sp, #0]
 80068c4:	ec47 6b10 	vmov	d0, r6, r7
 80068c8:	4653      	mov	r3, sl
 80068ca:	4622      	mov	r2, r4
 80068cc:	f000 fe94 	bl	80075f8 <_dtoa_r>
 80068d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80068d4:	4605      	mov	r5, r0
 80068d6:	d119      	bne.n	800690c <__cvt+0x94>
 80068d8:	f019 0f01 	tst.w	r9, #1
 80068dc:	d00e      	beq.n	80068fc <__cvt+0x84>
 80068de:	eb00 0904 	add.w	r9, r0, r4
 80068e2:	2200      	movs	r2, #0
 80068e4:	2300      	movs	r3, #0
 80068e6:	4630      	mov	r0, r6
 80068e8:	4639      	mov	r1, r7
 80068ea:	f7fa f8f5 	bl	8000ad8 <__aeabi_dcmpeq>
 80068ee:	b108      	cbz	r0, 80068f4 <__cvt+0x7c>
 80068f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80068f4:	2230      	movs	r2, #48	@ 0x30
 80068f6:	9b03      	ldr	r3, [sp, #12]
 80068f8:	454b      	cmp	r3, r9
 80068fa:	d31e      	bcc.n	800693a <__cvt+0xc2>
 80068fc:	9b03      	ldr	r3, [sp, #12]
 80068fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006900:	1b5b      	subs	r3, r3, r5
 8006902:	4628      	mov	r0, r5
 8006904:	6013      	str	r3, [r2, #0]
 8006906:	b004      	add	sp, #16
 8006908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800690c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006910:	eb00 0904 	add.w	r9, r0, r4
 8006914:	d1e5      	bne.n	80068e2 <__cvt+0x6a>
 8006916:	7803      	ldrb	r3, [r0, #0]
 8006918:	2b30      	cmp	r3, #48	@ 0x30
 800691a:	d10a      	bne.n	8006932 <__cvt+0xba>
 800691c:	2200      	movs	r2, #0
 800691e:	2300      	movs	r3, #0
 8006920:	4630      	mov	r0, r6
 8006922:	4639      	mov	r1, r7
 8006924:	f7fa f8d8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006928:	b918      	cbnz	r0, 8006932 <__cvt+0xba>
 800692a:	f1c4 0401 	rsb	r4, r4, #1
 800692e:	f8ca 4000 	str.w	r4, [sl]
 8006932:	f8da 3000 	ldr.w	r3, [sl]
 8006936:	4499      	add	r9, r3
 8006938:	e7d3      	b.n	80068e2 <__cvt+0x6a>
 800693a:	1c59      	adds	r1, r3, #1
 800693c:	9103      	str	r1, [sp, #12]
 800693e:	701a      	strb	r2, [r3, #0]
 8006940:	e7d9      	b.n	80068f6 <__cvt+0x7e>

08006942 <__exponent>:
 8006942:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006944:	2900      	cmp	r1, #0
 8006946:	bfba      	itte	lt
 8006948:	4249      	neglt	r1, r1
 800694a:	232d      	movlt	r3, #45	@ 0x2d
 800694c:	232b      	movge	r3, #43	@ 0x2b
 800694e:	2909      	cmp	r1, #9
 8006950:	7002      	strb	r2, [r0, #0]
 8006952:	7043      	strb	r3, [r0, #1]
 8006954:	dd29      	ble.n	80069aa <__exponent+0x68>
 8006956:	f10d 0307 	add.w	r3, sp, #7
 800695a:	461d      	mov	r5, r3
 800695c:	270a      	movs	r7, #10
 800695e:	461a      	mov	r2, r3
 8006960:	fbb1 f6f7 	udiv	r6, r1, r7
 8006964:	fb07 1416 	mls	r4, r7, r6, r1
 8006968:	3430      	adds	r4, #48	@ 0x30
 800696a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800696e:	460c      	mov	r4, r1
 8006970:	2c63      	cmp	r4, #99	@ 0x63
 8006972:	f103 33ff 	add.w	r3, r3, #4294967295
 8006976:	4631      	mov	r1, r6
 8006978:	dcf1      	bgt.n	800695e <__exponent+0x1c>
 800697a:	3130      	adds	r1, #48	@ 0x30
 800697c:	1e94      	subs	r4, r2, #2
 800697e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006982:	1c41      	adds	r1, r0, #1
 8006984:	4623      	mov	r3, r4
 8006986:	42ab      	cmp	r3, r5
 8006988:	d30a      	bcc.n	80069a0 <__exponent+0x5e>
 800698a:	f10d 0309 	add.w	r3, sp, #9
 800698e:	1a9b      	subs	r3, r3, r2
 8006990:	42ac      	cmp	r4, r5
 8006992:	bf88      	it	hi
 8006994:	2300      	movhi	r3, #0
 8006996:	3302      	adds	r3, #2
 8006998:	4403      	add	r3, r0
 800699a:	1a18      	subs	r0, r3, r0
 800699c:	b003      	add	sp, #12
 800699e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80069a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80069a8:	e7ed      	b.n	8006986 <__exponent+0x44>
 80069aa:	2330      	movs	r3, #48	@ 0x30
 80069ac:	3130      	adds	r1, #48	@ 0x30
 80069ae:	7083      	strb	r3, [r0, #2]
 80069b0:	70c1      	strb	r1, [r0, #3]
 80069b2:	1d03      	adds	r3, r0, #4
 80069b4:	e7f1      	b.n	800699a <__exponent+0x58>
	...

080069b8 <_printf_float>:
 80069b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069bc:	b08d      	sub	sp, #52	@ 0x34
 80069be:	460c      	mov	r4, r1
 80069c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80069c4:	4616      	mov	r6, r2
 80069c6:	461f      	mov	r7, r3
 80069c8:	4605      	mov	r5, r0
 80069ca:	f000 fcff 	bl	80073cc <_localeconv_r>
 80069ce:	6803      	ldr	r3, [r0, #0]
 80069d0:	9304      	str	r3, [sp, #16]
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7f9 fc54 	bl	8000280 <strlen>
 80069d8:	2300      	movs	r3, #0
 80069da:	930a      	str	r3, [sp, #40]	@ 0x28
 80069dc:	f8d8 3000 	ldr.w	r3, [r8]
 80069e0:	9005      	str	r0, [sp, #20]
 80069e2:	3307      	adds	r3, #7
 80069e4:	f023 0307 	bic.w	r3, r3, #7
 80069e8:	f103 0208 	add.w	r2, r3, #8
 80069ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80069f0:	f8d4 b000 	ldr.w	fp, [r4]
 80069f4:	f8c8 2000 	str.w	r2, [r8]
 80069f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80069fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006a00:	9307      	str	r3, [sp, #28]
 8006a02:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006a0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a0e:	4b9c      	ldr	r3, [pc, #624]	@ (8006c80 <_printf_float+0x2c8>)
 8006a10:	f04f 32ff 	mov.w	r2, #4294967295
 8006a14:	f7fa f892 	bl	8000b3c <__aeabi_dcmpun>
 8006a18:	bb70      	cbnz	r0, 8006a78 <_printf_float+0xc0>
 8006a1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a1e:	4b98      	ldr	r3, [pc, #608]	@ (8006c80 <_printf_float+0x2c8>)
 8006a20:	f04f 32ff 	mov.w	r2, #4294967295
 8006a24:	f7fa f86c 	bl	8000b00 <__aeabi_dcmple>
 8006a28:	bb30      	cbnz	r0, 8006a78 <_printf_float+0xc0>
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	4640      	mov	r0, r8
 8006a30:	4649      	mov	r1, r9
 8006a32:	f7fa f85b 	bl	8000aec <__aeabi_dcmplt>
 8006a36:	b110      	cbz	r0, 8006a3e <_printf_float+0x86>
 8006a38:	232d      	movs	r3, #45	@ 0x2d
 8006a3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a3e:	4a91      	ldr	r2, [pc, #580]	@ (8006c84 <_printf_float+0x2cc>)
 8006a40:	4b91      	ldr	r3, [pc, #580]	@ (8006c88 <_printf_float+0x2d0>)
 8006a42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006a46:	bf8c      	ite	hi
 8006a48:	4690      	movhi	r8, r2
 8006a4a:	4698      	movls	r8, r3
 8006a4c:	2303      	movs	r3, #3
 8006a4e:	6123      	str	r3, [r4, #16]
 8006a50:	f02b 0304 	bic.w	r3, fp, #4
 8006a54:	6023      	str	r3, [r4, #0]
 8006a56:	f04f 0900 	mov.w	r9, #0
 8006a5a:	9700      	str	r7, [sp, #0]
 8006a5c:	4633      	mov	r3, r6
 8006a5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006a60:	4621      	mov	r1, r4
 8006a62:	4628      	mov	r0, r5
 8006a64:	f000 f9d2 	bl	8006e0c <_printf_common>
 8006a68:	3001      	adds	r0, #1
 8006a6a:	f040 808d 	bne.w	8006b88 <_printf_float+0x1d0>
 8006a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a72:	b00d      	add	sp, #52	@ 0x34
 8006a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a78:	4642      	mov	r2, r8
 8006a7a:	464b      	mov	r3, r9
 8006a7c:	4640      	mov	r0, r8
 8006a7e:	4649      	mov	r1, r9
 8006a80:	f7fa f85c 	bl	8000b3c <__aeabi_dcmpun>
 8006a84:	b140      	cbz	r0, 8006a98 <_printf_float+0xe0>
 8006a86:	464b      	mov	r3, r9
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	bfbc      	itt	lt
 8006a8c:	232d      	movlt	r3, #45	@ 0x2d
 8006a8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006a92:	4a7e      	ldr	r2, [pc, #504]	@ (8006c8c <_printf_float+0x2d4>)
 8006a94:	4b7e      	ldr	r3, [pc, #504]	@ (8006c90 <_printf_float+0x2d8>)
 8006a96:	e7d4      	b.n	8006a42 <_printf_float+0x8a>
 8006a98:	6863      	ldr	r3, [r4, #4]
 8006a9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006a9e:	9206      	str	r2, [sp, #24]
 8006aa0:	1c5a      	adds	r2, r3, #1
 8006aa2:	d13b      	bne.n	8006b1c <_printf_float+0x164>
 8006aa4:	2306      	movs	r3, #6
 8006aa6:	6063      	str	r3, [r4, #4]
 8006aa8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006aac:	2300      	movs	r3, #0
 8006aae:	6022      	str	r2, [r4, #0]
 8006ab0:	9303      	str	r3, [sp, #12]
 8006ab2:	ab0a      	add	r3, sp, #40	@ 0x28
 8006ab4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006ab8:	ab09      	add	r3, sp, #36	@ 0x24
 8006aba:	9300      	str	r3, [sp, #0]
 8006abc:	6861      	ldr	r1, [r4, #4]
 8006abe:	ec49 8b10 	vmov	d0, r8, r9
 8006ac2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f7ff fed6 	bl	8006878 <__cvt>
 8006acc:	9b06      	ldr	r3, [sp, #24]
 8006ace:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ad0:	2b47      	cmp	r3, #71	@ 0x47
 8006ad2:	4680      	mov	r8, r0
 8006ad4:	d129      	bne.n	8006b2a <_printf_float+0x172>
 8006ad6:	1cc8      	adds	r0, r1, #3
 8006ad8:	db02      	blt.n	8006ae0 <_printf_float+0x128>
 8006ada:	6863      	ldr	r3, [r4, #4]
 8006adc:	4299      	cmp	r1, r3
 8006ade:	dd41      	ble.n	8006b64 <_printf_float+0x1ac>
 8006ae0:	f1aa 0a02 	sub.w	sl, sl, #2
 8006ae4:	fa5f fa8a 	uxtb.w	sl, sl
 8006ae8:	3901      	subs	r1, #1
 8006aea:	4652      	mov	r2, sl
 8006aec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006af0:	9109      	str	r1, [sp, #36]	@ 0x24
 8006af2:	f7ff ff26 	bl	8006942 <__exponent>
 8006af6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006af8:	1813      	adds	r3, r2, r0
 8006afa:	2a01      	cmp	r2, #1
 8006afc:	4681      	mov	r9, r0
 8006afe:	6123      	str	r3, [r4, #16]
 8006b00:	dc02      	bgt.n	8006b08 <_printf_float+0x150>
 8006b02:	6822      	ldr	r2, [r4, #0]
 8006b04:	07d2      	lsls	r2, r2, #31
 8006b06:	d501      	bpl.n	8006b0c <_printf_float+0x154>
 8006b08:	3301      	adds	r3, #1
 8006b0a:	6123      	str	r3, [r4, #16]
 8006b0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d0a2      	beq.n	8006a5a <_printf_float+0xa2>
 8006b14:	232d      	movs	r3, #45	@ 0x2d
 8006b16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b1a:	e79e      	b.n	8006a5a <_printf_float+0xa2>
 8006b1c:	9a06      	ldr	r2, [sp, #24]
 8006b1e:	2a47      	cmp	r2, #71	@ 0x47
 8006b20:	d1c2      	bne.n	8006aa8 <_printf_float+0xf0>
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1c0      	bne.n	8006aa8 <_printf_float+0xf0>
 8006b26:	2301      	movs	r3, #1
 8006b28:	e7bd      	b.n	8006aa6 <_printf_float+0xee>
 8006b2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b2e:	d9db      	bls.n	8006ae8 <_printf_float+0x130>
 8006b30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006b34:	d118      	bne.n	8006b68 <_printf_float+0x1b0>
 8006b36:	2900      	cmp	r1, #0
 8006b38:	6863      	ldr	r3, [r4, #4]
 8006b3a:	dd0b      	ble.n	8006b54 <_printf_float+0x19c>
 8006b3c:	6121      	str	r1, [r4, #16]
 8006b3e:	b913      	cbnz	r3, 8006b46 <_printf_float+0x18e>
 8006b40:	6822      	ldr	r2, [r4, #0]
 8006b42:	07d0      	lsls	r0, r2, #31
 8006b44:	d502      	bpl.n	8006b4c <_printf_float+0x194>
 8006b46:	3301      	adds	r3, #1
 8006b48:	440b      	add	r3, r1
 8006b4a:	6123      	str	r3, [r4, #16]
 8006b4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006b4e:	f04f 0900 	mov.w	r9, #0
 8006b52:	e7db      	b.n	8006b0c <_printf_float+0x154>
 8006b54:	b913      	cbnz	r3, 8006b5c <_printf_float+0x1a4>
 8006b56:	6822      	ldr	r2, [r4, #0]
 8006b58:	07d2      	lsls	r2, r2, #31
 8006b5a:	d501      	bpl.n	8006b60 <_printf_float+0x1a8>
 8006b5c:	3302      	adds	r3, #2
 8006b5e:	e7f4      	b.n	8006b4a <_printf_float+0x192>
 8006b60:	2301      	movs	r3, #1
 8006b62:	e7f2      	b.n	8006b4a <_printf_float+0x192>
 8006b64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006b68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b6a:	4299      	cmp	r1, r3
 8006b6c:	db05      	blt.n	8006b7a <_printf_float+0x1c2>
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	6121      	str	r1, [r4, #16]
 8006b72:	07d8      	lsls	r0, r3, #31
 8006b74:	d5ea      	bpl.n	8006b4c <_printf_float+0x194>
 8006b76:	1c4b      	adds	r3, r1, #1
 8006b78:	e7e7      	b.n	8006b4a <_printf_float+0x192>
 8006b7a:	2900      	cmp	r1, #0
 8006b7c:	bfd4      	ite	le
 8006b7e:	f1c1 0202 	rsble	r2, r1, #2
 8006b82:	2201      	movgt	r2, #1
 8006b84:	4413      	add	r3, r2
 8006b86:	e7e0      	b.n	8006b4a <_printf_float+0x192>
 8006b88:	6823      	ldr	r3, [r4, #0]
 8006b8a:	055a      	lsls	r2, r3, #21
 8006b8c:	d407      	bmi.n	8006b9e <_printf_float+0x1e6>
 8006b8e:	6923      	ldr	r3, [r4, #16]
 8006b90:	4642      	mov	r2, r8
 8006b92:	4631      	mov	r1, r6
 8006b94:	4628      	mov	r0, r5
 8006b96:	47b8      	blx	r7
 8006b98:	3001      	adds	r0, #1
 8006b9a:	d12b      	bne.n	8006bf4 <_printf_float+0x23c>
 8006b9c:	e767      	b.n	8006a6e <_printf_float+0xb6>
 8006b9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ba2:	f240 80dd 	bls.w	8006d60 <_printf_float+0x3a8>
 8006ba6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006baa:	2200      	movs	r2, #0
 8006bac:	2300      	movs	r3, #0
 8006bae:	f7f9 ff93 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	d033      	beq.n	8006c1e <_printf_float+0x266>
 8006bb6:	4a37      	ldr	r2, [pc, #220]	@ (8006c94 <_printf_float+0x2dc>)
 8006bb8:	2301      	movs	r3, #1
 8006bba:	4631      	mov	r1, r6
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	47b8      	blx	r7
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	f43f af54 	beq.w	8006a6e <_printf_float+0xb6>
 8006bc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006bca:	4543      	cmp	r3, r8
 8006bcc:	db02      	blt.n	8006bd4 <_printf_float+0x21c>
 8006bce:	6823      	ldr	r3, [r4, #0]
 8006bd0:	07d8      	lsls	r0, r3, #31
 8006bd2:	d50f      	bpl.n	8006bf4 <_printf_float+0x23c>
 8006bd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bd8:	4631      	mov	r1, r6
 8006bda:	4628      	mov	r0, r5
 8006bdc:	47b8      	blx	r7
 8006bde:	3001      	adds	r0, #1
 8006be0:	f43f af45 	beq.w	8006a6e <_printf_float+0xb6>
 8006be4:	f04f 0900 	mov.w	r9, #0
 8006be8:	f108 38ff 	add.w	r8, r8, #4294967295
 8006bec:	f104 0a1a 	add.w	sl, r4, #26
 8006bf0:	45c8      	cmp	r8, r9
 8006bf2:	dc09      	bgt.n	8006c08 <_printf_float+0x250>
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	079b      	lsls	r3, r3, #30
 8006bf8:	f100 8103 	bmi.w	8006e02 <_printf_float+0x44a>
 8006bfc:	68e0      	ldr	r0, [r4, #12]
 8006bfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c00:	4298      	cmp	r0, r3
 8006c02:	bfb8      	it	lt
 8006c04:	4618      	movlt	r0, r3
 8006c06:	e734      	b.n	8006a72 <_printf_float+0xba>
 8006c08:	2301      	movs	r3, #1
 8006c0a:	4652      	mov	r2, sl
 8006c0c:	4631      	mov	r1, r6
 8006c0e:	4628      	mov	r0, r5
 8006c10:	47b8      	blx	r7
 8006c12:	3001      	adds	r0, #1
 8006c14:	f43f af2b 	beq.w	8006a6e <_printf_float+0xb6>
 8006c18:	f109 0901 	add.w	r9, r9, #1
 8006c1c:	e7e8      	b.n	8006bf0 <_printf_float+0x238>
 8006c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	dc39      	bgt.n	8006c98 <_printf_float+0x2e0>
 8006c24:	4a1b      	ldr	r2, [pc, #108]	@ (8006c94 <_printf_float+0x2dc>)
 8006c26:	2301      	movs	r3, #1
 8006c28:	4631      	mov	r1, r6
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	47b8      	blx	r7
 8006c2e:	3001      	adds	r0, #1
 8006c30:	f43f af1d 	beq.w	8006a6e <_printf_float+0xb6>
 8006c34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006c38:	ea59 0303 	orrs.w	r3, r9, r3
 8006c3c:	d102      	bne.n	8006c44 <_printf_float+0x28c>
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	07d9      	lsls	r1, r3, #31
 8006c42:	d5d7      	bpl.n	8006bf4 <_printf_float+0x23c>
 8006c44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c48:	4631      	mov	r1, r6
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	47b8      	blx	r7
 8006c4e:	3001      	adds	r0, #1
 8006c50:	f43f af0d 	beq.w	8006a6e <_printf_float+0xb6>
 8006c54:	f04f 0a00 	mov.w	sl, #0
 8006c58:	f104 0b1a 	add.w	fp, r4, #26
 8006c5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c5e:	425b      	negs	r3, r3
 8006c60:	4553      	cmp	r3, sl
 8006c62:	dc01      	bgt.n	8006c68 <_printf_float+0x2b0>
 8006c64:	464b      	mov	r3, r9
 8006c66:	e793      	b.n	8006b90 <_printf_float+0x1d8>
 8006c68:	2301      	movs	r3, #1
 8006c6a:	465a      	mov	r2, fp
 8006c6c:	4631      	mov	r1, r6
 8006c6e:	4628      	mov	r0, r5
 8006c70:	47b8      	blx	r7
 8006c72:	3001      	adds	r0, #1
 8006c74:	f43f aefb 	beq.w	8006a6e <_printf_float+0xb6>
 8006c78:	f10a 0a01 	add.w	sl, sl, #1
 8006c7c:	e7ee      	b.n	8006c5c <_printf_float+0x2a4>
 8006c7e:	bf00      	nop
 8006c80:	7fefffff 	.word	0x7fefffff
 8006c84:	08009b6a 	.word	0x08009b6a
 8006c88:	08009b66 	.word	0x08009b66
 8006c8c:	08009b72 	.word	0x08009b72
 8006c90:	08009b6e 	.word	0x08009b6e
 8006c94:	08009b76 	.word	0x08009b76
 8006c98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c9e:	4553      	cmp	r3, sl
 8006ca0:	bfa8      	it	ge
 8006ca2:	4653      	movge	r3, sl
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	4699      	mov	r9, r3
 8006ca8:	dc36      	bgt.n	8006d18 <_printf_float+0x360>
 8006caa:	f04f 0b00 	mov.w	fp, #0
 8006cae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cb2:	f104 021a 	add.w	r2, r4, #26
 8006cb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006cb8:	9306      	str	r3, [sp, #24]
 8006cba:	eba3 0309 	sub.w	r3, r3, r9
 8006cbe:	455b      	cmp	r3, fp
 8006cc0:	dc31      	bgt.n	8006d26 <_printf_float+0x36e>
 8006cc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cc4:	459a      	cmp	sl, r3
 8006cc6:	dc3a      	bgt.n	8006d3e <_printf_float+0x386>
 8006cc8:	6823      	ldr	r3, [r4, #0]
 8006cca:	07da      	lsls	r2, r3, #31
 8006ccc:	d437      	bmi.n	8006d3e <_printf_float+0x386>
 8006cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd0:	ebaa 0903 	sub.w	r9, sl, r3
 8006cd4:	9b06      	ldr	r3, [sp, #24]
 8006cd6:	ebaa 0303 	sub.w	r3, sl, r3
 8006cda:	4599      	cmp	r9, r3
 8006cdc:	bfa8      	it	ge
 8006cde:	4699      	movge	r9, r3
 8006ce0:	f1b9 0f00 	cmp.w	r9, #0
 8006ce4:	dc33      	bgt.n	8006d4e <_printf_float+0x396>
 8006ce6:	f04f 0800 	mov.w	r8, #0
 8006cea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cee:	f104 0b1a 	add.w	fp, r4, #26
 8006cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf4:	ebaa 0303 	sub.w	r3, sl, r3
 8006cf8:	eba3 0309 	sub.w	r3, r3, r9
 8006cfc:	4543      	cmp	r3, r8
 8006cfe:	f77f af79 	ble.w	8006bf4 <_printf_float+0x23c>
 8006d02:	2301      	movs	r3, #1
 8006d04:	465a      	mov	r2, fp
 8006d06:	4631      	mov	r1, r6
 8006d08:	4628      	mov	r0, r5
 8006d0a:	47b8      	blx	r7
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	f43f aeae 	beq.w	8006a6e <_printf_float+0xb6>
 8006d12:	f108 0801 	add.w	r8, r8, #1
 8006d16:	e7ec      	b.n	8006cf2 <_printf_float+0x33a>
 8006d18:	4642      	mov	r2, r8
 8006d1a:	4631      	mov	r1, r6
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	47b8      	blx	r7
 8006d20:	3001      	adds	r0, #1
 8006d22:	d1c2      	bne.n	8006caa <_printf_float+0x2f2>
 8006d24:	e6a3      	b.n	8006a6e <_printf_float+0xb6>
 8006d26:	2301      	movs	r3, #1
 8006d28:	4631      	mov	r1, r6
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	9206      	str	r2, [sp, #24]
 8006d2e:	47b8      	blx	r7
 8006d30:	3001      	adds	r0, #1
 8006d32:	f43f ae9c 	beq.w	8006a6e <_printf_float+0xb6>
 8006d36:	9a06      	ldr	r2, [sp, #24]
 8006d38:	f10b 0b01 	add.w	fp, fp, #1
 8006d3c:	e7bb      	b.n	8006cb6 <_printf_float+0x2fe>
 8006d3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d42:	4631      	mov	r1, r6
 8006d44:	4628      	mov	r0, r5
 8006d46:	47b8      	blx	r7
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d1c0      	bne.n	8006cce <_printf_float+0x316>
 8006d4c:	e68f      	b.n	8006a6e <_printf_float+0xb6>
 8006d4e:	9a06      	ldr	r2, [sp, #24]
 8006d50:	464b      	mov	r3, r9
 8006d52:	4442      	add	r2, r8
 8006d54:	4631      	mov	r1, r6
 8006d56:	4628      	mov	r0, r5
 8006d58:	47b8      	blx	r7
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	d1c3      	bne.n	8006ce6 <_printf_float+0x32e>
 8006d5e:	e686      	b.n	8006a6e <_printf_float+0xb6>
 8006d60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d64:	f1ba 0f01 	cmp.w	sl, #1
 8006d68:	dc01      	bgt.n	8006d6e <_printf_float+0x3b6>
 8006d6a:	07db      	lsls	r3, r3, #31
 8006d6c:	d536      	bpl.n	8006ddc <_printf_float+0x424>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	4642      	mov	r2, r8
 8006d72:	4631      	mov	r1, r6
 8006d74:	4628      	mov	r0, r5
 8006d76:	47b8      	blx	r7
 8006d78:	3001      	adds	r0, #1
 8006d7a:	f43f ae78 	beq.w	8006a6e <_printf_float+0xb6>
 8006d7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d82:	4631      	mov	r1, r6
 8006d84:	4628      	mov	r0, r5
 8006d86:	47b8      	blx	r7
 8006d88:	3001      	adds	r0, #1
 8006d8a:	f43f ae70 	beq.w	8006a6e <_printf_float+0xb6>
 8006d8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d92:	2200      	movs	r2, #0
 8006d94:	2300      	movs	r3, #0
 8006d96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d9a:	f7f9 fe9d 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d9e:	b9c0      	cbnz	r0, 8006dd2 <_printf_float+0x41a>
 8006da0:	4653      	mov	r3, sl
 8006da2:	f108 0201 	add.w	r2, r8, #1
 8006da6:	4631      	mov	r1, r6
 8006da8:	4628      	mov	r0, r5
 8006daa:	47b8      	blx	r7
 8006dac:	3001      	adds	r0, #1
 8006dae:	d10c      	bne.n	8006dca <_printf_float+0x412>
 8006db0:	e65d      	b.n	8006a6e <_printf_float+0xb6>
 8006db2:	2301      	movs	r3, #1
 8006db4:	465a      	mov	r2, fp
 8006db6:	4631      	mov	r1, r6
 8006db8:	4628      	mov	r0, r5
 8006dba:	47b8      	blx	r7
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	f43f ae56 	beq.w	8006a6e <_printf_float+0xb6>
 8006dc2:	f108 0801 	add.w	r8, r8, #1
 8006dc6:	45d0      	cmp	r8, sl
 8006dc8:	dbf3      	blt.n	8006db2 <_printf_float+0x3fa>
 8006dca:	464b      	mov	r3, r9
 8006dcc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006dd0:	e6df      	b.n	8006b92 <_printf_float+0x1da>
 8006dd2:	f04f 0800 	mov.w	r8, #0
 8006dd6:	f104 0b1a 	add.w	fp, r4, #26
 8006dda:	e7f4      	b.n	8006dc6 <_printf_float+0x40e>
 8006ddc:	2301      	movs	r3, #1
 8006dde:	4642      	mov	r2, r8
 8006de0:	e7e1      	b.n	8006da6 <_printf_float+0x3ee>
 8006de2:	2301      	movs	r3, #1
 8006de4:	464a      	mov	r2, r9
 8006de6:	4631      	mov	r1, r6
 8006de8:	4628      	mov	r0, r5
 8006dea:	47b8      	blx	r7
 8006dec:	3001      	adds	r0, #1
 8006dee:	f43f ae3e 	beq.w	8006a6e <_printf_float+0xb6>
 8006df2:	f108 0801 	add.w	r8, r8, #1
 8006df6:	68e3      	ldr	r3, [r4, #12]
 8006df8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dfa:	1a5b      	subs	r3, r3, r1
 8006dfc:	4543      	cmp	r3, r8
 8006dfe:	dcf0      	bgt.n	8006de2 <_printf_float+0x42a>
 8006e00:	e6fc      	b.n	8006bfc <_printf_float+0x244>
 8006e02:	f04f 0800 	mov.w	r8, #0
 8006e06:	f104 0919 	add.w	r9, r4, #25
 8006e0a:	e7f4      	b.n	8006df6 <_printf_float+0x43e>

08006e0c <_printf_common>:
 8006e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e10:	4616      	mov	r6, r2
 8006e12:	4698      	mov	r8, r3
 8006e14:	688a      	ldr	r2, [r1, #8]
 8006e16:	690b      	ldr	r3, [r1, #16]
 8006e18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	bfb8      	it	lt
 8006e20:	4613      	movlt	r3, r2
 8006e22:	6033      	str	r3, [r6, #0]
 8006e24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e28:	4607      	mov	r7, r0
 8006e2a:	460c      	mov	r4, r1
 8006e2c:	b10a      	cbz	r2, 8006e32 <_printf_common+0x26>
 8006e2e:	3301      	adds	r3, #1
 8006e30:	6033      	str	r3, [r6, #0]
 8006e32:	6823      	ldr	r3, [r4, #0]
 8006e34:	0699      	lsls	r1, r3, #26
 8006e36:	bf42      	ittt	mi
 8006e38:	6833      	ldrmi	r3, [r6, #0]
 8006e3a:	3302      	addmi	r3, #2
 8006e3c:	6033      	strmi	r3, [r6, #0]
 8006e3e:	6825      	ldr	r5, [r4, #0]
 8006e40:	f015 0506 	ands.w	r5, r5, #6
 8006e44:	d106      	bne.n	8006e54 <_printf_common+0x48>
 8006e46:	f104 0a19 	add.w	sl, r4, #25
 8006e4a:	68e3      	ldr	r3, [r4, #12]
 8006e4c:	6832      	ldr	r2, [r6, #0]
 8006e4e:	1a9b      	subs	r3, r3, r2
 8006e50:	42ab      	cmp	r3, r5
 8006e52:	dc26      	bgt.n	8006ea2 <_printf_common+0x96>
 8006e54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e58:	6822      	ldr	r2, [r4, #0]
 8006e5a:	3b00      	subs	r3, #0
 8006e5c:	bf18      	it	ne
 8006e5e:	2301      	movne	r3, #1
 8006e60:	0692      	lsls	r2, r2, #26
 8006e62:	d42b      	bmi.n	8006ebc <_printf_common+0xb0>
 8006e64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e68:	4641      	mov	r1, r8
 8006e6a:	4638      	mov	r0, r7
 8006e6c:	47c8      	blx	r9
 8006e6e:	3001      	adds	r0, #1
 8006e70:	d01e      	beq.n	8006eb0 <_printf_common+0xa4>
 8006e72:	6823      	ldr	r3, [r4, #0]
 8006e74:	6922      	ldr	r2, [r4, #16]
 8006e76:	f003 0306 	and.w	r3, r3, #6
 8006e7a:	2b04      	cmp	r3, #4
 8006e7c:	bf02      	ittt	eq
 8006e7e:	68e5      	ldreq	r5, [r4, #12]
 8006e80:	6833      	ldreq	r3, [r6, #0]
 8006e82:	1aed      	subeq	r5, r5, r3
 8006e84:	68a3      	ldr	r3, [r4, #8]
 8006e86:	bf0c      	ite	eq
 8006e88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e8c:	2500      	movne	r5, #0
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	bfc4      	itt	gt
 8006e92:	1a9b      	subgt	r3, r3, r2
 8006e94:	18ed      	addgt	r5, r5, r3
 8006e96:	2600      	movs	r6, #0
 8006e98:	341a      	adds	r4, #26
 8006e9a:	42b5      	cmp	r5, r6
 8006e9c:	d11a      	bne.n	8006ed4 <_printf_common+0xc8>
 8006e9e:	2000      	movs	r0, #0
 8006ea0:	e008      	b.n	8006eb4 <_printf_common+0xa8>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	4652      	mov	r2, sl
 8006ea6:	4641      	mov	r1, r8
 8006ea8:	4638      	mov	r0, r7
 8006eaa:	47c8      	blx	r9
 8006eac:	3001      	adds	r0, #1
 8006eae:	d103      	bne.n	8006eb8 <_printf_common+0xac>
 8006eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8006eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eb8:	3501      	adds	r5, #1
 8006eba:	e7c6      	b.n	8006e4a <_printf_common+0x3e>
 8006ebc:	18e1      	adds	r1, r4, r3
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	2030      	movs	r0, #48	@ 0x30
 8006ec2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006ec6:	4422      	add	r2, r4
 8006ec8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ecc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ed0:	3302      	adds	r3, #2
 8006ed2:	e7c7      	b.n	8006e64 <_printf_common+0x58>
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	4622      	mov	r2, r4
 8006ed8:	4641      	mov	r1, r8
 8006eda:	4638      	mov	r0, r7
 8006edc:	47c8      	blx	r9
 8006ede:	3001      	adds	r0, #1
 8006ee0:	d0e6      	beq.n	8006eb0 <_printf_common+0xa4>
 8006ee2:	3601      	adds	r6, #1
 8006ee4:	e7d9      	b.n	8006e9a <_printf_common+0x8e>
	...

08006ee8 <_printf_i>:
 8006ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006eec:	7e0f      	ldrb	r7, [r1, #24]
 8006eee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ef0:	2f78      	cmp	r7, #120	@ 0x78
 8006ef2:	4691      	mov	r9, r2
 8006ef4:	4680      	mov	r8, r0
 8006ef6:	460c      	mov	r4, r1
 8006ef8:	469a      	mov	sl, r3
 8006efa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006efe:	d807      	bhi.n	8006f10 <_printf_i+0x28>
 8006f00:	2f62      	cmp	r7, #98	@ 0x62
 8006f02:	d80a      	bhi.n	8006f1a <_printf_i+0x32>
 8006f04:	2f00      	cmp	r7, #0
 8006f06:	f000 80d1 	beq.w	80070ac <_printf_i+0x1c4>
 8006f0a:	2f58      	cmp	r7, #88	@ 0x58
 8006f0c:	f000 80b8 	beq.w	8007080 <_printf_i+0x198>
 8006f10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006f18:	e03a      	b.n	8006f90 <_printf_i+0xa8>
 8006f1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006f1e:	2b15      	cmp	r3, #21
 8006f20:	d8f6      	bhi.n	8006f10 <_printf_i+0x28>
 8006f22:	a101      	add	r1, pc, #4	@ (adr r1, 8006f28 <_printf_i+0x40>)
 8006f24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f28:	08006f81 	.word	0x08006f81
 8006f2c:	08006f95 	.word	0x08006f95
 8006f30:	08006f11 	.word	0x08006f11
 8006f34:	08006f11 	.word	0x08006f11
 8006f38:	08006f11 	.word	0x08006f11
 8006f3c:	08006f11 	.word	0x08006f11
 8006f40:	08006f95 	.word	0x08006f95
 8006f44:	08006f11 	.word	0x08006f11
 8006f48:	08006f11 	.word	0x08006f11
 8006f4c:	08006f11 	.word	0x08006f11
 8006f50:	08006f11 	.word	0x08006f11
 8006f54:	08007093 	.word	0x08007093
 8006f58:	08006fbf 	.word	0x08006fbf
 8006f5c:	0800704d 	.word	0x0800704d
 8006f60:	08006f11 	.word	0x08006f11
 8006f64:	08006f11 	.word	0x08006f11
 8006f68:	080070b5 	.word	0x080070b5
 8006f6c:	08006f11 	.word	0x08006f11
 8006f70:	08006fbf 	.word	0x08006fbf
 8006f74:	08006f11 	.word	0x08006f11
 8006f78:	08006f11 	.word	0x08006f11
 8006f7c:	08007055 	.word	0x08007055
 8006f80:	6833      	ldr	r3, [r6, #0]
 8006f82:	1d1a      	adds	r2, r3, #4
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	6032      	str	r2, [r6, #0]
 8006f88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f90:	2301      	movs	r3, #1
 8006f92:	e09c      	b.n	80070ce <_printf_i+0x1e6>
 8006f94:	6833      	ldr	r3, [r6, #0]
 8006f96:	6820      	ldr	r0, [r4, #0]
 8006f98:	1d19      	adds	r1, r3, #4
 8006f9a:	6031      	str	r1, [r6, #0]
 8006f9c:	0606      	lsls	r6, r0, #24
 8006f9e:	d501      	bpl.n	8006fa4 <_printf_i+0xbc>
 8006fa0:	681d      	ldr	r5, [r3, #0]
 8006fa2:	e003      	b.n	8006fac <_printf_i+0xc4>
 8006fa4:	0645      	lsls	r5, r0, #25
 8006fa6:	d5fb      	bpl.n	8006fa0 <_printf_i+0xb8>
 8006fa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006fac:	2d00      	cmp	r5, #0
 8006fae:	da03      	bge.n	8006fb8 <_printf_i+0xd0>
 8006fb0:	232d      	movs	r3, #45	@ 0x2d
 8006fb2:	426d      	negs	r5, r5
 8006fb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fb8:	4858      	ldr	r0, [pc, #352]	@ (800711c <_printf_i+0x234>)
 8006fba:	230a      	movs	r3, #10
 8006fbc:	e011      	b.n	8006fe2 <_printf_i+0xfa>
 8006fbe:	6821      	ldr	r1, [r4, #0]
 8006fc0:	6833      	ldr	r3, [r6, #0]
 8006fc2:	0608      	lsls	r0, r1, #24
 8006fc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006fc8:	d402      	bmi.n	8006fd0 <_printf_i+0xe8>
 8006fca:	0649      	lsls	r1, r1, #25
 8006fcc:	bf48      	it	mi
 8006fce:	b2ad      	uxthmi	r5, r5
 8006fd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006fd2:	4852      	ldr	r0, [pc, #328]	@ (800711c <_printf_i+0x234>)
 8006fd4:	6033      	str	r3, [r6, #0]
 8006fd6:	bf14      	ite	ne
 8006fd8:	230a      	movne	r3, #10
 8006fda:	2308      	moveq	r3, #8
 8006fdc:	2100      	movs	r1, #0
 8006fde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006fe2:	6866      	ldr	r6, [r4, #4]
 8006fe4:	60a6      	str	r6, [r4, #8]
 8006fe6:	2e00      	cmp	r6, #0
 8006fe8:	db05      	blt.n	8006ff6 <_printf_i+0x10e>
 8006fea:	6821      	ldr	r1, [r4, #0]
 8006fec:	432e      	orrs	r6, r5
 8006fee:	f021 0104 	bic.w	r1, r1, #4
 8006ff2:	6021      	str	r1, [r4, #0]
 8006ff4:	d04b      	beq.n	800708e <_printf_i+0x1a6>
 8006ff6:	4616      	mov	r6, r2
 8006ff8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ffc:	fb03 5711 	mls	r7, r3, r1, r5
 8007000:	5dc7      	ldrb	r7, [r0, r7]
 8007002:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007006:	462f      	mov	r7, r5
 8007008:	42bb      	cmp	r3, r7
 800700a:	460d      	mov	r5, r1
 800700c:	d9f4      	bls.n	8006ff8 <_printf_i+0x110>
 800700e:	2b08      	cmp	r3, #8
 8007010:	d10b      	bne.n	800702a <_printf_i+0x142>
 8007012:	6823      	ldr	r3, [r4, #0]
 8007014:	07df      	lsls	r7, r3, #31
 8007016:	d508      	bpl.n	800702a <_printf_i+0x142>
 8007018:	6923      	ldr	r3, [r4, #16]
 800701a:	6861      	ldr	r1, [r4, #4]
 800701c:	4299      	cmp	r1, r3
 800701e:	bfde      	ittt	le
 8007020:	2330      	movle	r3, #48	@ 0x30
 8007022:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007026:	f106 36ff 	addle.w	r6, r6, #4294967295
 800702a:	1b92      	subs	r2, r2, r6
 800702c:	6122      	str	r2, [r4, #16]
 800702e:	f8cd a000 	str.w	sl, [sp]
 8007032:	464b      	mov	r3, r9
 8007034:	aa03      	add	r2, sp, #12
 8007036:	4621      	mov	r1, r4
 8007038:	4640      	mov	r0, r8
 800703a:	f7ff fee7 	bl	8006e0c <_printf_common>
 800703e:	3001      	adds	r0, #1
 8007040:	d14a      	bne.n	80070d8 <_printf_i+0x1f0>
 8007042:	f04f 30ff 	mov.w	r0, #4294967295
 8007046:	b004      	add	sp, #16
 8007048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800704c:	6823      	ldr	r3, [r4, #0]
 800704e:	f043 0320 	orr.w	r3, r3, #32
 8007052:	6023      	str	r3, [r4, #0]
 8007054:	4832      	ldr	r0, [pc, #200]	@ (8007120 <_printf_i+0x238>)
 8007056:	2778      	movs	r7, #120	@ 0x78
 8007058:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	6831      	ldr	r1, [r6, #0]
 8007060:	061f      	lsls	r7, r3, #24
 8007062:	f851 5b04 	ldr.w	r5, [r1], #4
 8007066:	d402      	bmi.n	800706e <_printf_i+0x186>
 8007068:	065f      	lsls	r7, r3, #25
 800706a:	bf48      	it	mi
 800706c:	b2ad      	uxthmi	r5, r5
 800706e:	6031      	str	r1, [r6, #0]
 8007070:	07d9      	lsls	r1, r3, #31
 8007072:	bf44      	itt	mi
 8007074:	f043 0320 	orrmi.w	r3, r3, #32
 8007078:	6023      	strmi	r3, [r4, #0]
 800707a:	b11d      	cbz	r5, 8007084 <_printf_i+0x19c>
 800707c:	2310      	movs	r3, #16
 800707e:	e7ad      	b.n	8006fdc <_printf_i+0xf4>
 8007080:	4826      	ldr	r0, [pc, #152]	@ (800711c <_printf_i+0x234>)
 8007082:	e7e9      	b.n	8007058 <_printf_i+0x170>
 8007084:	6823      	ldr	r3, [r4, #0]
 8007086:	f023 0320 	bic.w	r3, r3, #32
 800708a:	6023      	str	r3, [r4, #0]
 800708c:	e7f6      	b.n	800707c <_printf_i+0x194>
 800708e:	4616      	mov	r6, r2
 8007090:	e7bd      	b.n	800700e <_printf_i+0x126>
 8007092:	6833      	ldr	r3, [r6, #0]
 8007094:	6825      	ldr	r5, [r4, #0]
 8007096:	6961      	ldr	r1, [r4, #20]
 8007098:	1d18      	adds	r0, r3, #4
 800709a:	6030      	str	r0, [r6, #0]
 800709c:	062e      	lsls	r6, r5, #24
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	d501      	bpl.n	80070a6 <_printf_i+0x1be>
 80070a2:	6019      	str	r1, [r3, #0]
 80070a4:	e002      	b.n	80070ac <_printf_i+0x1c4>
 80070a6:	0668      	lsls	r0, r5, #25
 80070a8:	d5fb      	bpl.n	80070a2 <_printf_i+0x1ba>
 80070aa:	8019      	strh	r1, [r3, #0]
 80070ac:	2300      	movs	r3, #0
 80070ae:	6123      	str	r3, [r4, #16]
 80070b0:	4616      	mov	r6, r2
 80070b2:	e7bc      	b.n	800702e <_printf_i+0x146>
 80070b4:	6833      	ldr	r3, [r6, #0]
 80070b6:	1d1a      	adds	r2, r3, #4
 80070b8:	6032      	str	r2, [r6, #0]
 80070ba:	681e      	ldr	r6, [r3, #0]
 80070bc:	6862      	ldr	r2, [r4, #4]
 80070be:	2100      	movs	r1, #0
 80070c0:	4630      	mov	r0, r6
 80070c2:	f7f9 f88d 	bl	80001e0 <memchr>
 80070c6:	b108      	cbz	r0, 80070cc <_printf_i+0x1e4>
 80070c8:	1b80      	subs	r0, r0, r6
 80070ca:	6060      	str	r0, [r4, #4]
 80070cc:	6863      	ldr	r3, [r4, #4]
 80070ce:	6123      	str	r3, [r4, #16]
 80070d0:	2300      	movs	r3, #0
 80070d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070d6:	e7aa      	b.n	800702e <_printf_i+0x146>
 80070d8:	6923      	ldr	r3, [r4, #16]
 80070da:	4632      	mov	r2, r6
 80070dc:	4649      	mov	r1, r9
 80070de:	4640      	mov	r0, r8
 80070e0:	47d0      	blx	sl
 80070e2:	3001      	adds	r0, #1
 80070e4:	d0ad      	beq.n	8007042 <_printf_i+0x15a>
 80070e6:	6823      	ldr	r3, [r4, #0]
 80070e8:	079b      	lsls	r3, r3, #30
 80070ea:	d413      	bmi.n	8007114 <_printf_i+0x22c>
 80070ec:	68e0      	ldr	r0, [r4, #12]
 80070ee:	9b03      	ldr	r3, [sp, #12]
 80070f0:	4298      	cmp	r0, r3
 80070f2:	bfb8      	it	lt
 80070f4:	4618      	movlt	r0, r3
 80070f6:	e7a6      	b.n	8007046 <_printf_i+0x15e>
 80070f8:	2301      	movs	r3, #1
 80070fa:	4632      	mov	r2, r6
 80070fc:	4649      	mov	r1, r9
 80070fe:	4640      	mov	r0, r8
 8007100:	47d0      	blx	sl
 8007102:	3001      	adds	r0, #1
 8007104:	d09d      	beq.n	8007042 <_printf_i+0x15a>
 8007106:	3501      	adds	r5, #1
 8007108:	68e3      	ldr	r3, [r4, #12]
 800710a:	9903      	ldr	r1, [sp, #12]
 800710c:	1a5b      	subs	r3, r3, r1
 800710e:	42ab      	cmp	r3, r5
 8007110:	dcf2      	bgt.n	80070f8 <_printf_i+0x210>
 8007112:	e7eb      	b.n	80070ec <_printf_i+0x204>
 8007114:	2500      	movs	r5, #0
 8007116:	f104 0619 	add.w	r6, r4, #25
 800711a:	e7f5      	b.n	8007108 <_printf_i+0x220>
 800711c:	08009b78 	.word	0x08009b78
 8007120:	08009b89 	.word	0x08009b89

08007124 <std>:
 8007124:	2300      	movs	r3, #0
 8007126:	b510      	push	{r4, lr}
 8007128:	4604      	mov	r4, r0
 800712a:	e9c0 3300 	strd	r3, r3, [r0]
 800712e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007132:	6083      	str	r3, [r0, #8]
 8007134:	8181      	strh	r1, [r0, #12]
 8007136:	6643      	str	r3, [r0, #100]	@ 0x64
 8007138:	81c2      	strh	r2, [r0, #14]
 800713a:	6183      	str	r3, [r0, #24]
 800713c:	4619      	mov	r1, r3
 800713e:	2208      	movs	r2, #8
 8007140:	305c      	adds	r0, #92	@ 0x5c
 8007142:	f000 f906 	bl	8007352 <memset>
 8007146:	4b0d      	ldr	r3, [pc, #52]	@ (800717c <std+0x58>)
 8007148:	6263      	str	r3, [r4, #36]	@ 0x24
 800714a:	4b0d      	ldr	r3, [pc, #52]	@ (8007180 <std+0x5c>)
 800714c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800714e:	4b0d      	ldr	r3, [pc, #52]	@ (8007184 <std+0x60>)
 8007150:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007152:	4b0d      	ldr	r3, [pc, #52]	@ (8007188 <std+0x64>)
 8007154:	6323      	str	r3, [r4, #48]	@ 0x30
 8007156:	4b0d      	ldr	r3, [pc, #52]	@ (800718c <std+0x68>)
 8007158:	6224      	str	r4, [r4, #32]
 800715a:	429c      	cmp	r4, r3
 800715c:	d006      	beq.n	800716c <std+0x48>
 800715e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007162:	4294      	cmp	r4, r2
 8007164:	d002      	beq.n	800716c <std+0x48>
 8007166:	33d0      	adds	r3, #208	@ 0xd0
 8007168:	429c      	cmp	r4, r3
 800716a:	d105      	bne.n	8007178 <std+0x54>
 800716c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007174:	f000 b99e 	b.w	80074b4 <__retarget_lock_init_recursive>
 8007178:	bd10      	pop	{r4, pc}
 800717a:	bf00      	nop
 800717c:	080072cd 	.word	0x080072cd
 8007180:	080072ef 	.word	0x080072ef
 8007184:	08007327 	.word	0x08007327
 8007188:	0800734b 	.word	0x0800734b
 800718c:	200003b4 	.word	0x200003b4

08007190 <stdio_exit_handler>:
 8007190:	4a02      	ldr	r2, [pc, #8]	@ (800719c <stdio_exit_handler+0xc>)
 8007192:	4903      	ldr	r1, [pc, #12]	@ (80071a0 <stdio_exit_handler+0x10>)
 8007194:	4803      	ldr	r0, [pc, #12]	@ (80071a4 <stdio_exit_handler+0x14>)
 8007196:	f000 b869 	b.w	800726c <_fwalk_sglue>
 800719a:	bf00      	nop
 800719c:	20000028 	.word	0x20000028
 80071a0:	08009729 	.word	0x08009729
 80071a4:	200001a4 	.word	0x200001a4

080071a8 <cleanup_stdio>:
 80071a8:	6841      	ldr	r1, [r0, #4]
 80071aa:	4b0c      	ldr	r3, [pc, #48]	@ (80071dc <cleanup_stdio+0x34>)
 80071ac:	4299      	cmp	r1, r3
 80071ae:	b510      	push	{r4, lr}
 80071b0:	4604      	mov	r4, r0
 80071b2:	d001      	beq.n	80071b8 <cleanup_stdio+0x10>
 80071b4:	f002 fab8 	bl	8009728 <_fflush_r>
 80071b8:	68a1      	ldr	r1, [r4, #8]
 80071ba:	4b09      	ldr	r3, [pc, #36]	@ (80071e0 <cleanup_stdio+0x38>)
 80071bc:	4299      	cmp	r1, r3
 80071be:	d002      	beq.n	80071c6 <cleanup_stdio+0x1e>
 80071c0:	4620      	mov	r0, r4
 80071c2:	f002 fab1 	bl	8009728 <_fflush_r>
 80071c6:	68e1      	ldr	r1, [r4, #12]
 80071c8:	4b06      	ldr	r3, [pc, #24]	@ (80071e4 <cleanup_stdio+0x3c>)
 80071ca:	4299      	cmp	r1, r3
 80071cc:	d004      	beq.n	80071d8 <cleanup_stdio+0x30>
 80071ce:	4620      	mov	r0, r4
 80071d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071d4:	f002 baa8 	b.w	8009728 <_fflush_r>
 80071d8:	bd10      	pop	{r4, pc}
 80071da:	bf00      	nop
 80071dc:	200003b4 	.word	0x200003b4
 80071e0:	2000041c 	.word	0x2000041c
 80071e4:	20000484 	.word	0x20000484

080071e8 <global_stdio_init.part.0>:
 80071e8:	b510      	push	{r4, lr}
 80071ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007218 <global_stdio_init.part.0+0x30>)
 80071ec:	4c0b      	ldr	r4, [pc, #44]	@ (800721c <global_stdio_init.part.0+0x34>)
 80071ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007220 <global_stdio_init.part.0+0x38>)
 80071f0:	601a      	str	r2, [r3, #0]
 80071f2:	4620      	mov	r0, r4
 80071f4:	2200      	movs	r2, #0
 80071f6:	2104      	movs	r1, #4
 80071f8:	f7ff ff94 	bl	8007124 <std>
 80071fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007200:	2201      	movs	r2, #1
 8007202:	2109      	movs	r1, #9
 8007204:	f7ff ff8e 	bl	8007124 <std>
 8007208:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800720c:	2202      	movs	r2, #2
 800720e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007212:	2112      	movs	r1, #18
 8007214:	f7ff bf86 	b.w	8007124 <std>
 8007218:	200004ec 	.word	0x200004ec
 800721c:	200003b4 	.word	0x200003b4
 8007220:	08007191 	.word	0x08007191

08007224 <__sfp_lock_acquire>:
 8007224:	4801      	ldr	r0, [pc, #4]	@ (800722c <__sfp_lock_acquire+0x8>)
 8007226:	f000 b946 	b.w	80074b6 <__retarget_lock_acquire_recursive>
 800722a:	bf00      	nop
 800722c:	200004f5 	.word	0x200004f5

08007230 <__sfp_lock_release>:
 8007230:	4801      	ldr	r0, [pc, #4]	@ (8007238 <__sfp_lock_release+0x8>)
 8007232:	f000 b941 	b.w	80074b8 <__retarget_lock_release_recursive>
 8007236:	bf00      	nop
 8007238:	200004f5 	.word	0x200004f5

0800723c <__sinit>:
 800723c:	b510      	push	{r4, lr}
 800723e:	4604      	mov	r4, r0
 8007240:	f7ff fff0 	bl	8007224 <__sfp_lock_acquire>
 8007244:	6a23      	ldr	r3, [r4, #32]
 8007246:	b11b      	cbz	r3, 8007250 <__sinit+0x14>
 8007248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800724c:	f7ff bff0 	b.w	8007230 <__sfp_lock_release>
 8007250:	4b04      	ldr	r3, [pc, #16]	@ (8007264 <__sinit+0x28>)
 8007252:	6223      	str	r3, [r4, #32]
 8007254:	4b04      	ldr	r3, [pc, #16]	@ (8007268 <__sinit+0x2c>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1f5      	bne.n	8007248 <__sinit+0xc>
 800725c:	f7ff ffc4 	bl	80071e8 <global_stdio_init.part.0>
 8007260:	e7f2      	b.n	8007248 <__sinit+0xc>
 8007262:	bf00      	nop
 8007264:	080071a9 	.word	0x080071a9
 8007268:	200004ec 	.word	0x200004ec

0800726c <_fwalk_sglue>:
 800726c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007270:	4607      	mov	r7, r0
 8007272:	4688      	mov	r8, r1
 8007274:	4614      	mov	r4, r2
 8007276:	2600      	movs	r6, #0
 8007278:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800727c:	f1b9 0901 	subs.w	r9, r9, #1
 8007280:	d505      	bpl.n	800728e <_fwalk_sglue+0x22>
 8007282:	6824      	ldr	r4, [r4, #0]
 8007284:	2c00      	cmp	r4, #0
 8007286:	d1f7      	bne.n	8007278 <_fwalk_sglue+0xc>
 8007288:	4630      	mov	r0, r6
 800728a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800728e:	89ab      	ldrh	r3, [r5, #12]
 8007290:	2b01      	cmp	r3, #1
 8007292:	d907      	bls.n	80072a4 <_fwalk_sglue+0x38>
 8007294:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007298:	3301      	adds	r3, #1
 800729a:	d003      	beq.n	80072a4 <_fwalk_sglue+0x38>
 800729c:	4629      	mov	r1, r5
 800729e:	4638      	mov	r0, r7
 80072a0:	47c0      	blx	r8
 80072a2:	4306      	orrs	r6, r0
 80072a4:	3568      	adds	r5, #104	@ 0x68
 80072a6:	e7e9      	b.n	800727c <_fwalk_sglue+0x10>

080072a8 <iprintf>:
 80072a8:	b40f      	push	{r0, r1, r2, r3}
 80072aa:	b507      	push	{r0, r1, r2, lr}
 80072ac:	4906      	ldr	r1, [pc, #24]	@ (80072c8 <iprintf+0x20>)
 80072ae:	ab04      	add	r3, sp, #16
 80072b0:	6808      	ldr	r0, [r1, #0]
 80072b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80072b6:	6881      	ldr	r1, [r0, #8]
 80072b8:	9301      	str	r3, [sp, #4]
 80072ba:	f002 f899 	bl	80093f0 <_vfiprintf_r>
 80072be:	b003      	add	sp, #12
 80072c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072c4:	b004      	add	sp, #16
 80072c6:	4770      	bx	lr
 80072c8:	200001a0 	.word	0x200001a0

080072cc <__sread>:
 80072cc:	b510      	push	{r4, lr}
 80072ce:	460c      	mov	r4, r1
 80072d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072d4:	f000 f8a0 	bl	8007418 <_read_r>
 80072d8:	2800      	cmp	r0, #0
 80072da:	bfab      	itete	ge
 80072dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80072de:	89a3      	ldrhlt	r3, [r4, #12]
 80072e0:	181b      	addge	r3, r3, r0
 80072e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80072e6:	bfac      	ite	ge
 80072e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80072ea:	81a3      	strhlt	r3, [r4, #12]
 80072ec:	bd10      	pop	{r4, pc}

080072ee <__swrite>:
 80072ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072f2:	461f      	mov	r7, r3
 80072f4:	898b      	ldrh	r3, [r1, #12]
 80072f6:	05db      	lsls	r3, r3, #23
 80072f8:	4605      	mov	r5, r0
 80072fa:	460c      	mov	r4, r1
 80072fc:	4616      	mov	r6, r2
 80072fe:	d505      	bpl.n	800730c <__swrite+0x1e>
 8007300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007304:	2302      	movs	r3, #2
 8007306:	2200      	movs	r2, #0
 8007308:	f000 f874 	bl	80073f4 <_lseek_r>
 800730c:	89a3      	ldrh	r3, [r4, #12]
 800730e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007312:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007316:	81a3      	strh	r3, [r4, #12]
 8007318:	4632      	mov	r2, r6
 800731a:	463b      	mov	r3, r7
 800731c:	4628      	mov	r0, r5
 800731e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007322:	f000 b88b 	b.w	800743c <_write_r>

08007326 <__sseek>:
 8007326:	b510      	push	{r4, lr}
 8007328:	460c      	mov	r4, r1
 800732a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800732e:	f000 f861 	bl	80073f4 <_lseek_r>
 8007332:	1c43      	adds	r3, r0, #1
 8007334:	89a3      	ldrh	r3, [r4, #12]
 8007336:	bf15      	itete	ne
 8007338:	6560      	strne	r0, [r4, #84]	@ 0x54
 800733a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800733e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007342:	81a3      	strheq	r3, [r4, #12]
 8007344:	bf18      	it	ne
 8007346:	81a3      	strhne	r3, [r4, #12]
 8007348:	bd10      	pop	{r4, pc}

0800734a <__sclose>:
 800734a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800734e:	f000 b841 	b.w	80073d4 <_close_r>

08007352 <memset>:
 8007352:	4402      	add	r2, r0
 8007354:	4603      	mov	r3, r0
 8007356:	4293      	cmp	r3, r2
 8007358:	d100      	bne.n	800735c <memset+0xa>
 800735a:	4770      	bx	lr
 800735c:	f803 1b01 	strb.w	r1, [r3], #1
 8007360:	e7f9      	b.n	8007356 <memset+0x4>

08007362 <strchr>:
 8007362:	b2c9      	uxtb	r1, r1
 8007364:	4603      	mov	r3, r0
 8007366:	4618      	mov	r0, r3
 8007368:	f813 2b01 	ldrb.w	r2, [r3], #1
 800736c:	b112      	cbz	r2, 8007374 <strchr+0x12>
 800736e:	428a      	cmp	r2, r1
 8007370:	d1f9      	bne.n	8007366 <strchr+0x4>
 8007372:	4770      	bx	lr
 8007374:	2900      	cmp	r1, #0
 8007376:	bf18      	it	ne
 8007378:	2000      	movne	r0, #0
 800737a:	4770      	bx	lr

0800737c <strncmp>:
 800737c:	b510      	push	{r4, lr}
 800737e:	b16a      	cbz	r2, 800739c <strncmp+0x20>
 8007380:	3901      	subs	r1, #1
 8007382:	1884      	adds	r4, r0, r2
 8007384:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007388:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800738c:	429a      	cmp	r2, r3
 800738e:	d103      	bne.n	8007398 <strncmp+0x1c>
 8007390:	42a0      	cmp	r0, r4
 8007392:	d001      	beq.n	8007398 <strncmp+0x1c>
 8007394:	2a00      	cmp	r2, #0
 8007396:	d1f5      	bne.n	8007384 <strncmp+0x8>
 8007398:	1ad0      	subs	r0, r2, r3
 800739a:	bd10      	pop	{r4, pc}
 800739c:	4610      	mov	r0, r2
 800739e:	e7fc      	b.n	800739a <strncmp+0x1e>

080073a0 <strstr>:
 80073a0:	780a      	ldrb	r2, [r1, #0]
 80073a2:	b570      	push	{r4, r5, r6, lr}
 80073a4:	b96a      	cbnz	r2, 80073c2 <strstr+0x22>
 80073a6:	bd70      	pop	{r4, r5, r6, pc}
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d109      	bne.n	80073c0 <strstr+0x20>
 80073ac:	460c      	mov	r4, r1
 80073ae:	4605      	mov	r5, r0
 80073b0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d0f6      	beq.n	80073a6 <strstr+0x6>
 80073b8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80073bc:	429e      	cmp	r6, r3
 80073be:	d0f7      	beq.n	80073b0 <strstr+0x10>
 80073c0:	3001      	adds	r0, #1
 80073c2:	7803      	ldrb	r3, [r0, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d1ef      	bne.n	80073a8 <strstr+0x8>
 80073c8:	4618      	mov	r0, r3
 80073ca:	e7ec      	b.n	80073a6 <strstr+0x6>

080073cc <_localeconv_r>:
 80073cc:	4800      	ldr	r0, [pc, #0]	@ (80073d0 <_localeconv_r+0x4>)
 80073ce:	4770      	bx	lr
 80073d0:	20000124 	.word	0x20000124

080073d4 <_close_r>:
 80073d4:	b538      	push	{r3, r4, r5, lr}
 80073d6:	4d06      	ldr	r5, [pc, #24]	@ (80073f0 <_close_r+0x1c>)
 80073d8:	2300      	movs	r3, #0
 80073da:	4604      	mov	r4, r0
 80073dc:	4608      	mov	r0, r1
 80073de:	602b      	str	r3, [r5, #0]
 80073e0:	f7fb fa0c 	bl	80027fc <_close>
 80073e4:	1c43      	adds	r3, r0, #1
 80073e6:	d102      	bne.n	80073ee <_close_r+0x1a>
 80073e8:	682b      	ldr	r3, [r5, #0]
 80073ea:	b103      	cbz	r3, 80073ee <_close_r+0x1a>
 80073ec:	6023      	str	r3, [r4, #0]
 80073ee:	bd38      	pop	{r3, r4, r5, pc}
 80073f0:	200004f0 	.word	0x200004f0

080073f4 <_lseek_r>:
 80073f4:	b538      	push	{r3, r4, r5, lr}
 80073f6:	4d07      	ldr	r5, [pc, #28]	@ (8007414 <_lseek_r+0x20>)
 80073f8:	4604      	mov	r4, r0
 80073fa:	4608      	mov	r0, r1
 80073fc:	4611      	mov	r1, r2
 80073fe:	2200      	movs	r2, #0
 8007400:	602a      	str	r2, [r5, #0]
 8007402:	461a      	mov	r2, r3
 8007404:	f7fb fa21 	bl	800284a <_lseek>
 8007408:	1c43      	adds	r3, r0, #1
 800740a:	d102      	bne.n	8007412 <_lseek_r+0x1e>
 800740c:	682b      	ldr	r3, [r5, #0]
 800740e:	b103      	cbz	r3, 8007412 <_lseek_r+0x1e>
 8007410:	6023      	str	r3, [r4, #0]
 8007412:	bd38      	pop	{r3, r4, r5, pc}
 8007414:	200004f0 	.word	0x200004f0

08007418 <_read_r>:
 8007418:	b538      	push	{r3, r4, r5, lr}
 800741a:	4d07      	ldr	r5, [pc, #28]	@ (8007438 <_read_r+0x20>)
 800741c:	4604      	mov	r4, r0
 800741e:	4608      	mov	r0, r1
 8007420:	4611      	mov	r1, r2
 8007422:	2200      	movs	r2, #0
 8007424:	602a      	str	r2, [r5, #0]
 8007426:	461a      	mov	r2, r3
 8007428:	f7fb f9cb 	bl	80027c2 <_read>
 800742c:	1c43      	adds	r3, r0, #1
 800742e:	d102      	bne.n	8007436 <_read_r+0x1e>
 8007430:	682b      	ldr	r3, [r5, #0]
 8007432:	b103      	cbz	r3, 8007436 <_read_r+0x1e>
 8007434:	6023      	str	r3, [r4, #0]
 8007436:	bd38      	pop	{r3, r4, r5, pc}
 8007438:	200004f0 	.word	0x200004f0

0800743c <_write_r>:
 800743c:	b538      	push	{r3, r4, r5, lr}
 800743e:	4d07      	ldr	r5, [pc, #28]	@ (800745c <_write_r+0x20>)
 8007440:	4604      	mov	r4, r0
 8007442:	4608      	mov	r0, r1
 8007444:	4611      	mov	r1, r2
 8007446:	2200      	movs	r2, #0
 8007448:	602a      	str	r2, [r5, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	f7fa fc18 	bl	8001c80 <_write>
 8007450:	1c43      	adds	r3, r0, #1
 8007452:	d102      	bne.n	800745a <_write_r+0x1e>
 8007454:	682b      	ldr	r3, [r5, #0]
 8007456:	b103      	cbz	r3, 800745a <_write_r+0x1e>
 8007458:	6023      	str	r3, [r4, #0]
 800745a:	bd38      	pop	{r3, r4, r5, pc}
 800745c:	200004f0 	.word	0x200004f0

08007460 <__errno>:
 8007460:	4b01      	ldr	r3, [pc, #4]	@ (8007468 <__errno+0x8>)
 8007462:	6818      	ldr	r0, [r3, #0]
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	200001a0 	.word	0x200001a0

0800746c <__libc_init_array>:
 800746c:	b570      	push	{r4, r5, r6, lr}
 800746e:	4d0d      	ldr	r5, [pc, #52]	@ (80074a4 <__libc_init_array+0x38>)
 8007470:	4c0d      	ldr	r4, [pc, #52]	@ (80074a8 <__libc_init_array+0x3c>)
 8007472:	1b64      	subs	r4, r4, r5
 8007474:	10a4      	asrs	r4, r4, #2
 8007476:	2600      	movs	r6, #0
 8007478:	42a6      	cmp	r6, r4
 800747a:	d109      	bne.n	8007490 <__libc_init_array+0x24>
 800747c:	4d0b      	ldr	r5, [pc, #44]	@ (80074ac <__libc_init_array+0x40>)
 800747e:	4c0c      	ldr	r4, [pc, #48]	@ (80074b0 <__libc_init_array+0x44>)
 8007480:	f002 fb32 	bl	8009ae8 <_init>
 8007484:	1b64      	subs	r4, r4, r5
 8007486:	10a4      	asrs	r4, r4, #2
 8007488:	2600      	movs	r6, #0
 800748a:	42a6      	cmp	r6, r4
 800748c:	d105      	bne.n	800749a <__libc_init_array+0x2e>
 800748e:	bd70      	pop	{r4, r5, r6, pc}
 8007490:	f855 3b04 	ldr.w	r3, [r5], #4
 8007494:	4798      	blx	r3
 8007496:	3601      	adds	r6, #1
 8007498:	e7ee      	b.n	8007478 <__libc_init_array+0xc>
 800749a:	f855 3b04 	ldr.w	r3, [r5], #4
 800749e:	4798      	blx	r3
 80074a0:	3601      	adds	r6, #1
 80074a2:	e7f2      	b.n	800748a <__libc_init_array+0x1e>
 80074a4:	08009f90 	.word	0x08009f90
 80074a8:	08009f90 	.word	0x08009f90
 80074ac:	08009f90 	.word	0x08009f90
 80074b0:	08009f94 	.word	0x08009f94

080074b4 <__retarget_lock_init_recursive>:
 80074b4:	4770      	bx	lr

080074b6 <__retarget_lock_acquire_recursive>:
 80074b6:	4770      	bx	lr

080074b8 <__retarget_lock_release_recursive>:
 80074b8:	4770      	bx	lr

080074ba <memcpy>:
 80074ba:	440a      	add	r2, r1
 80074bc:	4291      	cmp	r1, r2
 80074be:	f100 33ff 	add.w	r3, r0, #4294967295
 80074c2:	d100      	bne.n	80074c6 <memcpy+0xc>
 80074c4:	4770      	bx	lr
 80074c6:	b510      	push	{r4, lr}
 80074c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074d0:	4291      	cmp	r1, r2
 80074d2:	d1f9      	bne.n	80074c8 <memcpy+0xe>
 80074d4:	bd10      	pop	{r4, pc}
	...

080074d8 <nan>:
 80074d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80074e0 <nan+0x8>
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	00000000 	.word	0x00000000
 80074e4:	7ff80000 	.word	0x7ff80000

080074e8 <quorem>:
 80074e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ec:	6903      	ldr	r3, [r0, #16]
 80074ee:	690c      	ldr	r4, [r1, #16]
 80074f0:	42a3      	cmp	r3, r4
 80074f2:	4607      	mov	r7, r0
 80074f4:	db7e      	blt.n	80075f4 <quorem+0x10c>
 80074f6:	3c01      	subs	r4, #1
 80074f8:	f101 0814 	add.w	r8, r1, #20
 80074fc:	00a3      	lsls	r3, r4, #2
 80074fe:	f100 0514 	add.w	r5, r0, #20
 8007502:	9300      	str	r3, [sp, #0]
 8007504:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007508:	9301      	str	r3, [sp, #4]
 800750a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800750e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007512:	3301      	adds	r3, #1
 8007514:	429a      	cmp	r2, r3
 8007516:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800751a:	fbb2 f6f3 	udiv	r6, r2, r3
 800751e:	d32e      	bcc.n	800757e <quorem+0x96>
 8007520:	f04f 0a00 	mov.w	sl, #0
 8007524:	46c4      	mov	ip, r8
 8007526:	46ae      	mov	lr, r5
 8007528:	46d3      	mov	fp, sl
 800752a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800752e:	b298      	uxth	r0, r3
 8007530:	fb06 a000 	mla	r0, r6, r0, sl
 8007534:	0c02      	lsrs	r2, r0, #16
 8007536:	0c1b      	lsrs	r3, r3, #16
 8007538:	fb06 2303 	mla	r3, r6, r3, r2
 800753c:	f8de 2000 	ldr.w	r2, [lr]
 8007540:	b280      	uxth	r0, r0
 8007542:	b292      	uxth	r2, r2
 8007544:	1a12      	subs	r2, r2, r0
 8007546:	445a      	add	r2, fp
 8007548:	f8de 0000 	ldr.w	r0, [lr]
 800754c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007550:	b29b      	uxth	r3, r3
 8007552:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007556:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800755a:	b292      	uxth	r2, r2
 800755c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007560:	45e1      	cmp	r9, ip
 8007562:	f84e 2b04 	str.w	r2, [lr], #4
 8007566:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800756a:	d2de      	bcs.n	800752a <quorem+0x42>
 800756c:	9b00      	ldr	r3, [sp, #0]
 800756e:	58eb      	ldr	r3, [r5, r3]
 8007570:	b92b      	cbnz	r3, 800757e <quorem+0x96>
 8007572:	9b01      	ldr	r3, [sp, #4]
 8007574:	3b04      	subs	r3, #4
 8007576:	429d      	cmp	r5, r3
 8007578:	461a      	mov	r2, r3
 800757a:	d32f      	bcc.n	80075dc <quorem+0xf4>
 800757c:	613c      	str	r4, [r7, #16]
 800757e:	4638      	mov	r0, r7
 8007580:	f001 fd12 	bl	8008fa8 <__mcmp>
 8007584:	2800      	cmp	r0, #0
 8007586:	db25      	blt.n	80075d4 <quorem+0xec>
 8007588:	4629      	mov	r1, r5
 800758a:	2000      	movs	r0, #0
 800758c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007590:	f8d1 c000 	ldr.w	ip, [r1]
 8007594:	fa1f fe82 	uxth.w	lr, r2
 8007598:	fa1f f38c 	uxth.w	r3, ip
 800759c:	eba3 030e 	sub.w	r3, r3, lr
 80075a0:	4403      	add	r3, r0
 80075a2:	0c12      	lsrs	r2, r2, #16
 80075a4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80075a8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075b2:	45c1      	cmp	r9, r8
 80075b4:	f841 3b04 	str.w	r3, [r1], #4
 80075b8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80075bc:	d2e6      	bcs.n	800758c <quorem+0xa4>
 80075be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075c6:	b922      	cbnz	r2, 80075d2 <quorem+0xea>
 80075c8:	3b04      	subs	r3, #4
 80075ca:	429d      	cmp	r5, r3
 80075cc:	461a      	mov	r2, r3
 80075ce:	d30b      	bcc.n	80075e8 <quorem+0x100>
 80075d0:	613c      	str	r4, [r7, #16]
 80075d2:	3601      	adds	r6, #1
 80075d4:	4630      	mov	r0, r6
 80075d6:	b003      	add	sp, #12
 80075d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075dc:	6812      	ldr	r2, [r2, #0]
 80075de:	3b04      	subs	r3, #4
 80075e0:	2a00      	cmp	r2, #0
 80075e2:	d1cb      	bne.n	800757c <quorem+0x94>
 80075e4:	3c01      	subs	r4, #1
 80075e6:	e7c6      	b.n	8007576 <quorem+0x8e>
 80075e8:	6812      	ldr	r2, [r2, #0]
 80075ea:	3b04      	subs	r3, #4
 80075ec:	2a00      	cmp	r2, #0
 80075ee:	d1ef      	bne.n	80075d0 <quorem+0xe8>
 80075f0:	3c01      	subs	r4, #1
 80075f2:	e7ea      	b.n	80075ca <quorem+0xe2>
 80075f4:	2000      	movs	r0, #0
 80075f6:	e7ee      	b.n	80075d6 <quorem+0xee>

080075f8 <_dtoa_r>:
 80075f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fc:	69c7      	ldr	r7, [r0, #28]
 80075fe:	b097      	sub	sp, #92	@ 0x5c
 8007600:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007604:	ec55 4b10 	vmov	r4, r5, d0
 8007608:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800760a:	9107      	str	r1, [sp, #28]
 800760c:	4681      	mov	r9, r0
 800760e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007610:	9311      	str	r3, [sp, #68]	@ 0x44
 8007612:	b97f      	cbnz	r7, 8007634 <_dtoa_r+0x3c>
 8007614:	2010      	movs	r0, #16
 8007616:	f001 f943 	bl	80088a0 <malloc>
 800761a:	4602      	mov	r2, r0
 800761c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007620:	b920      	cbnz	r0, 800762c <_dtoa_r+0x34>
 8007622:	4ba9      	ldr	r3, [pc, #676]	@ (80078c8 <_dtoa_r+0x2d0>)
 8007624:	21ef      	movs	r1, #239	@ 0xef
 8007626:	48a9      	ldr	r0, [pc, #676]	@ (80078cc <_dtoa_r+0x2d4>)
 8007628:	f002 f94a 	bl	80098c0 <__assert_func>
 800762c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007630:	6007      	str	r7, [r0, #0]
 8007632:	60c7      	str	r7, [r0, #12]
 8007634:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007638:	6819      	ldr	r1, [r3, #0]
 800763a:	b159      	cbz	r1, 8007654 <_dtoa_r+0x5c>
 800763c:	685a      	ldr	r2, [r3, #4]
 800763e:	604a      	str	r2, [r1, #4]
 8007640:	2301      	movs	r3, #1
 8007642:	4093      	lsls	r3, r2
 8007644:	608b      	str	r3, [r1, #8]
 8007646:	4648      	mov	r0, r9
 8007648:	f001 fa32 	bl	8008ab0 <_Bfree>
 800764c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007650:	2200      	movs	r2, #0
 8007652:	601a      	str	r2, [r3, #0]
 8007654:	1e2b      	subs	r3, r5, #0
 8007656:	bfb9      	ittee	lt
 8007658:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800765c:	9305      	strlt	r3, [sp, #20]
 800765e:	2300      	movge	r3, #0
 8007660:	6033      	strge	r3, [r6, #0]
 8007662:	9f05      	ldr	r7, [sp, #20]
 8007664:	4b9a      	ldr	r3, [pc, #616]	@ (80078d0 <_dtoa_r+0x2d8>)
 8007666:	bfbc      	itt	lt
 8007668:	2201      	movlt	r2, #1
 800766a:	6032      	strlt	r2, [r6, #0]
 800766c:	43bb      	bics	r3, r7
 800766e:	d112      	bne.n	8007696 <_dtoa_r+0x9e>
 8007670:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007672:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800767c:	4323      	orrs	r3, r4
 800767e:	f000 855a 	beq.w	8008136 <_dtoa_r+0xb3e>
 8007682:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007684:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80078e4 <_dtoa_r+0x2ec>
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 855c 	beq.w	8008146 <_dtoa_r+0xb4e>
 800768e:	f10a 0303 	add.w	r3, sl, #3
 8007692:	f000 bd56 	b.w	8008142 <_dtoa_r+0xb4a>
 8007696:	ed9d 7b04 	vldr	d7, [sp, #16]
 800769a:	2200      	movs	r2, #0
 800769c:	ec51 0b17 	vmov	r0, r1, d7
 80076a0:	2300      	movs	r3, #0
 80076a2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80076a6:	f7f9 fa17 	bl	8000ad8 <__aeabi_dcmpeq>
 80076aa:	4680      	mov	r8, r0
 80076ac:	b158      	cbz	r0, 80076c6 <_dtoa_r+0xce>
 80076ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80076b0:	2301      	movs	r3, #1
 80076b2:	6013      	str	r3, [r2, #0]
 80076b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80076b6:	b113      	cbz	r3, 80076be <_dtoa_r+0xc6>
 80076b8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80076ba:	4b86      	ldr	r3, [pc, #536]	@ (80078d4 <_dtoa_r+0x2dc>)
 80076bc:	6013      	str	r3, [r2, #0]
 80076be:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80078e8 <_dtoa_r+0x2f0>
 80076c2:	f000 bd40 	b.w	8008146 <_dtoa_r+0xb4e>
 80076c6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80076ca:	aa14      	add	r2, sp, #80	@ 0x50
 80076cc:	a915      	add	r1, sp, #84	@ 0x54
 80076ce:	4648      	mov	r0, r9
 80076d0:	f001 fd8a 	bl	80091e8 <__d2b>
 80076d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80076d8:	9002      	str	r0, [sp, #8]
 80076da:	2e00      	cmp	r6, #0
 80076dc:	d078      	beq.n	80077d0 <_dtoa_r+0x1d8>
 80076de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076e0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80076e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80076ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80076f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80076f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80076f8:	4619      	mov	r1, r3
 80076fa:	2200      	movs	r2, #0
 80076fc:	4b76      	ldr	r3, [pc, #472]	@ (80078d8 <_dtoa_r+0x2e0>)
 80076fe:	f7f8 fdcb 	bl	8000298 <__aeabi_dsub>
 8007702:	a36b      	add	r3, pc, #428	@ (adr r3, 80078b0 <_dtoa_r+0x2b8>)
 8007704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007708:	f7f8 ff7e 	bl	8000608 <__aeabi_dmul>
 800770c:	a36a      	add	r3, pc, #424	@ (adr r3, 80078b8 <_dtoa_r+0x2c0>)
 800770e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007712:	f7f8 fdc3 	bl	800029c <__adddf3>
 8007716:	4604      	mov	r4, r0
 8007718:	4630      	mov	r0, r6
 800771a:	460d      	mov	r5, r1
 800771c:	f7f8 ff0a 	bl	8000534 <__aeabi_i2d>
 8007720:	a367      	add	r3, pc, #412	@ (adr r3, 80078c0 <_dtoa_r+0x2c8>)
 8007722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007726:	f7f8 ff6f 	bl	8000608 <__aeabi_dmul>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	4620      	mov	r0, r4
 8007730:	4629      	mov	r1, r5
 8007732:	f7f8 fdb3 	bl	800029c <__adddf3>
 8007736:	4604      	mov	r4, r0
 8007738:	460d      	mov	r5, r1
 800773a:	f7f9 fa15 	bl	8000b68 <__aeabi_d2iz>
 800773e:	2200      	movs	r2, #0
 8007740:	4607      	mov	r7, r0
 8007742:	2300      	movs	r3, #0
 8007744:	4620      	mov	r0, r4
 8007746:	4629      	mov	r1, r5
 8007748:	f7f9 f9d0 	bl	8000aec <__aeabi_dcmplt>
 800774c:	b140      	cbz	r0, 8007760 <_dtoa_r+0x168>
 800774e:	4638      	mov	r0, r7
 8007750:	f7f8 fef0 	bl	8000534 <__aeabi_i2d>
 8007754:	4622      	mov	r2, r4
 8007756:	462b      	mov	r3, r5
 8007758:	f7f9 f9be 	bl	8000ad8 <__aeabi_dcmpeq>
 800775c:	b900      	cbnz	r0, 8007760 <_dtoa_r+0x168>
 800775e:	3f01      	subs	r7, #1
 8007760:	2f16      	cmp	r7, #22
 8007762:	d852      	bhi.n	800780a <_dtoa_r+0x212>
 8007764:	4b5d      	ldr	r3, [pc, #372]	@ (80078dc <_dtoa_r+0x2e4>)
 8007766:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800776a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800776e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007772:	f7f9 f9bb 	bl	8000aec <__aeabi_dcmplt>
 8007776:	2800      	cmp	r0, #0
 8007778:	d049      	beq.n	800780e <_dtoa_r+0x216>
 800777a:	3f01      	subs	r7, #1
 800777c:	2300      	movs	r3, #0
 800777e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007780:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007782:	1b9b      	subs	r3, r3, r6
 8007784:	1e5a      	subs	r2, r3, #1
 8007786:	bf45      	ittet	mi
 8007788:	f1c3 0301 	rsbmi	r3, r3, #1
 800778c:	9300      	strmi	r3, [sp, #0]
 800778e:	2300      	movpl	r3, #0
 8007790:	2300      	movmi	r3, #0
 8007792:	9206      	str	r2, [sp, #24]
 8007794:	bf54      	ite	pl
 8007796:	9300      	strpl	r3, [sp, #0]
 8007798:	9306      	strmi	r3, [sp, #24]
 800779a:	2f00      	cmp	r7, #0
 800779c:	db39      	blt.n	8007812 <_dtoa_r+0x21a>
 800779e:	9b06      	ldr	r3, [sp, #24]
 80077a0:	970d      	str	r7, [sp, #52]	@ 0x34
 80077a2:	443b      	add	r3, r7
 80077a4:	9306      	str	r3, [sp, #24]
 80077a6:	2300      	movs	r3, #0
 80077a8:	9308      	str	r3, [sp, #32]
 80077aa:	9b07      	ldr	r3, [sp, #28]
 80077ac:	2b09      	cmp	r3, #9
 80077ae:	d863      	bhi.n	8007878 <_dtoa_r+0x280>
 80077b0:	2b05      	cmp	r3, #5
 80077b2:	bfc4      	itt	gt
 80077b4:	3b04      	subgt	r3, #4
 80077b6:	9307      	strgt	r3, [sp, #28]
 80077b8:	9b07      	ldr	r3, [sp, #28]
 80077ba:	f1a3 0302 	sub.w	r3, r3, #2
 80077be:	bfcc      	ite	gt
 80077c0:	2400      	movgt	r4, #0
 80077c2:	2401      	movle	r4, #1
 80077c4:	2b03      	cmp	r3, #3
 80077c6:	d863      	bhi.n	8007890 <_dtoa_r+0x298>
 80077c8:	e8df f003 	tbb	[pc, r3]
 80077cc:	2b375452 	.word	0x2b375452
 80077d0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80077d4:	441e      	add	r6, r3
 80077d6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80077da:	2b20      	cmp	r3, #32
 80077dc:	bfc1      	itttt	gt
 80077de:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80077e2:	409f      	lslgt	r7, r3
 80077e4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80077e8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80077ec:	bfd6      	itet	le
 80077ee:	f1c3 0320 	rsble	r3, r3, #32
 80077f2:	ea47 0003 	orrgt.w	r0, r7, r3
 80077f6:	fa04 f003 	lslle.w	r0, r4, r3
 80077fa:	f7f8 fe8b 	bl	8000514 <__aeabi_ui2d>
 80077fe:	2201      	movs	r2, #1
 8007800:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007804:	3e01      	subs	r6, #1
 8007806:	9212      	str	r2, [sp, #72]	@ 0x48
 8007808:	e776      	b.n	80076f8 <_dtoa_r+0x100>
 800780a:	2301      	movs	r3, #1
 800780c:	e7b7      	b.n	800777e <_dtoa_r+0x186>
 800780e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007810:	e7b6      	b.n	8007780 <_dtoa_r+0x188>
 8007812:	9b00      	ldr	r3, [sp, #0]
 8007814:	1bdb      	subs	r3, r3, r7
 8007816:	9300      	str	r3, [sp, #0]
 8007818:	427b      	negs	r3, r7
 800781a:	9308      	str	r3, [sp, #32]
 800781c:	2300      	movs	r3, #0
 800781e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007820:	e7c3      	b.n	80077aa <_dtoa_r+0x1b2>
 8007822:	2301      	movs	r3, #1
 8007824:	9309      	str	r3, [sp, #36]	@ 0x24
 8007826:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007828:	eb07 0b03 	add.w	fp, r7, r3
 800782c:	f10b 0301 	add.w	r3, fp, #1
 8007830:	2b01      	cmp	r3, #1
 8007832:	9303      	str	r3, [sp, #12]
 8007834:	bfb8      	it	lt
 8007836:	2301      	movlt	r3, #1
 8007838:	e006      	b.n	8007848 <_dtoa_r+0x250>
 800783a:	2301      	movs	r3, #1
 800783c:	9309      	str	r3, [sp, #36]	@ 0x24
 800783e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007840:	2b00      	cmp	r3, #0
 8007842:	dd28      	ble.n	8007896 <_dtoa_r+0x29e>
 8007844:	469b      	mov	fp, r3
 8007846:	9303      	str	r3, [sp, #12]
 8007848:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800784c:	2100      	movs	r1, #0
 800784e:	2204      	movs	r2, #4
 8007850:	f102 0514 	add.w	r5, r2, #20
 8007854:	429d      	cmp	r5, r3
 8007856:	d926      	bls.n	80078a6 <_dtoa_r+0x2ae>
 8007858:	6041      	str	r1, [r0, #4]
 800785a:	4648      	mov	r0, r9
 800785c:	f001 f8e8 	bl	8008a30 <_Balloc>
 8007860:	4682      	mov	sl, r0
 8007862:	2800      	cmp	r0, #0
 8007864:	d142      	bne.n	80078ec <_dtoa_r+0x2f4>
 8007866:	4b1e      	ldr	r3, [pc, #120]	@ (80078e0 <_dtoa_r+0x2e8>)
 8007868:	4602      	mov	r2, r0
 800786a:	f240 11af 	movw	r1, #431	@ 0x1af
 800786e:	e6da      	b.n	8007626 <_dtoa_r+0x2e>
 8007870:	2300      	movs	r3, #0
 8007872:	e7e3      	b.n	800783c <_dtoa_r+0x244>
 8007874:	2300      	movs	r3, #0
 8007876:	e7d5      	b.n	8007824 <_dtoa_r+0x22c>
 8007878:	2401      	movs	r4, #1
 800787a:	2300      	movs	r3, #0
 800787c:	9307      	str	r3, [sp, #28]
 800787e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007880:	f04f 3bff 	mov.w	fp, #4294967295
 8007884:	2200      	movs	r2, #0
 8007886:	f8cd b00c 	str.w	fp, [sp, #12]
 800788a:	2312      	movs	r3, #18
 800788c:	920c      	str	r2, [sp, #48]	@ 0x30
 800788e:	e7db      	b.n	8007848 <_dtoa_r+0x250>
 8007890:	2301      	movs	r3, #1
 8007892:	9309      	str	r3, [sp, #36]	@ 0x24
 8007894:	e7f4      	b.n	8007880 <_dtoa_r+0x288>
 8007896:	f04f 0b01 	mov.w	fp, #1
 800789a:	f8cd b00c 	str.w	fp, [sp, #12]
 800789e:	465b      	mov	r3, fp
 80078a0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80078a4:	e7d0      	b.n	8007848 <_dtoa_r+0x250>
 80078a6:	3101      	adds	r1, #1
 80078a8:	0052      	lsls	r2, r2, #1
 80078aa:	e7d1      	b.n	8007850 <_dtoa_r+0x258>
 80078ac:	f3af 8000 	nop.w
 80078b0:	636f4361 	.word	0x636f4361
 80078b4:	3fd287a7 	.word	0x3fd287a7
 80078b8:	8b60c8b3 	.word	0x8b60c8b3
 80078bc:	3fc68a28 	.word	0x3fc68a28
 80078c0:	509f79fb 	.word	0x509f79fb
 80078c4:	3fd34413 	.word	0x3fd34413
 80078c8:	08009baf 	.word	0x08009baf
 80078cc:	08009bc6 	.word	0x08009bc6
 80078d0:	7ff00000 	.word	0x7ff00000
 80078d4:	08009b77 	.word	0x08009b77
 80078d8:	3ff80000 	.word	0x3ff80000
 80078dc:	08009ec0 	.word	0x08009ec0
 80078e0:	08009c1e 	.word	0x08009c1e
 80078e4:	08009bab 	.word	0x08009bab
 80078e8:	08009b76 	.word	0x08009b76
 80078ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80078f0:	6018      	str	r0, [r3, #0]
 80078f2:	9b03      	ldr	r3, [sp, #12]
 80078f4:	2b0e      	cmp	r3, #14
 80078f6:	f200 80a1 	bhi.w	8007a3c <_dtoa_r+0x444>
 80078fa:	2c00      	cmp	r4, #0
 80078fc:	f000 809e 	beq.w	8007a3c <_dtoa_r+0x444>
 8007900:	2f00      	cmp	r7, #0
 8007902:	dd33      	ble.n	800796c <_dtoa_r+0x374>
 8007904:	4b9c      	ldr	r3, [pc, #624]	@ (8007b78 <_dtoa_r+0x580>)
 8007906:	f007 020f 	and.w	r2, r7, #15
 800790a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800790e:	ed93 7b00 	vldr	d7, [r3]
 8007912:	05f8      	lsls	r0, r7, #23
 8007914:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007918:	ea4f 1427 	mov.w	r4, r7, asr #4
 800791c:	d516      	bpl.n	800794c <_dtoa_r+0x354>
 800791e:	4b97      	ldr	r3, [pc, #604]	@ (8007b7c <_dtoa_r+0x584>)
 8007920:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007924:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007928:	f7f8 ff98 	bl	800085c <__aeabi_ddiv>
 800792c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007930:	f004 040f 	and.w	r4, r4, #15
 8007934:	2603      	movs	r6, #3
 8007936:	4d91      	ldr	r5, [pc, #580]	@ (8007b7c <_dtoa_r+0x584>)
 8007938:	b954      	cbnz	r4, 8007950 <_dtoa_r+0x358>
 800793a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800793e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007942:	f7f8 ff8b 	bl	800085c <__aeabi_ddiv>
 8007946:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800794a:	e028      	b.n	800799e <_dtoa_r+0x3a6>
 800794c:	2602      	movs	r6, #2
 800794e:	e7f2      	b.n	8007936 <_dtoa_r+0x33e>
 8007950:	07e1      	lsls	r1, r4, #31
 8007952:	d508      	bpl.n	8007966 <_dtoa_r+0x36e>
 8007954:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007958:	e9d5 2300 	ldrd	r2, r3, [r5]
 800795c:	f7f8 fe54 	bl	8000608 <__aeabi_dmul>
 8007960:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007964:	3601      	adds	r6, #1
 8007966:	1064      	asrs	r4, r4, #1
 8007968:	3508      	adds	r5, #8
 800796a:	e7e5      	b.n	8007938 <_dtoa_r+0x340>
 800796c:	f000 80af 	beq.w	8007ace <_dtoa_r+0x4d6>
 8007970:	427c      	negs	r4, r7
 8007972:	4b81      	ldr	r3, [pc, #516]	@ (8007b78 <_dtoa_r+0x580>)
 8007974:	4d81      	ldr	r5, [pc, #516]	@ (8007b7c <_dtoa_r+0x584>)
 8007976:	f004 020f 	and.w	r2, r4, #15
 800797a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800797e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007982:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007986:	f7f8 fe3f 	bl	8000608 <__aeabi_dmul>
 800798a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800798e:	1124      	asrs	r4, r4, #4
 8007990:	2300      	movs	r3, #0
 8007992:	2602      	movs	r6, #2
 8007994:	2c00      	cmp	r4, #0
 8007996:	f040 808f 	bne.w	8007ab8 <_dtoa_r+0x4c0>
 800799a:	2b00      	cmp	r3, #0
 800799c:	d1d3      	bne.n	8007946 <_dtoa_r+0x34e>
 800799e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80079a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f000 8094 	beq.w	8007ad2 <_dtoa_r+0x4da>
 80079aa:	4b75      	ldr	r3, [pc, #468]	@ (8007b80 <_dtoa_r+0x588>)
 80079ac:	2200      	movs	r2, #0
 80079ae:	4620      	mov	r0, r4
 80079b0:	4629      	mov	r1, r5
 80079b2:	f7f9 f89b 	bl	8000aec <__aeabi_dcmplt>
 80079b6:	2800      	cmp	r0, #0
 80079b8:	f000 808b 	beq.w	8007ad2 <_dtoa_r+0x4da>
 80079bc:	9b03      	ldr	r3, [sp, #12]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	f000 8087 	beq.w	8007ad2 <_dtoa_r+0x4da>
 80079c4:	f1bb 0f00 	cmp.w	fp, #0
 80079c8:	dd34      	ble.n	8007a34 <_dtoa_r+0x43c>
 80079ca:	4620      	mov	r0, r4
 80079cc:	4b6d      	ldr	r3, [pc, #436]	@ (8007b84 <_dtoa_r+0x58c>)
 80079ce:	2200      	movs	r2, #0
 80079d0:	4629      	mov	r1, r5
 80079d2:	f7f8 fe19 	bl	8000608 <__aeabi_dmul>
 80079d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079da:	f107 38ff 	add.w	r8, r7, #4294967295
 80079de:	3601      	adds	r6, #1
 80079e0:	465c      	mov	r4, fp
 80079e2:	4630      	mov	r0, r6
 80079e4:	f7f8 fda6 	bl	8000534 <__aeabi_i2d>
 80079e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079ec:	f7f8 fe0c 	bl	8000608 <__aeabi_dmul>
 80079f0:	4b65      	ldr	r3, [pc, #404]	@ (8007b88 <_dtoa_r+0x590>)
 80079f2:	2200      	movs	r2, #0
 80079f4:	f7f8 fc52 	bl	800029c <__adddf3>
 80079f8:	4605      	mov	r5, r0
 80079fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80079fe:	2c00      	cmp	r4, #0
 8007a00:	d16a      	bne.n	8007ad8 <_dtoa_r+0x4e0>
 8007a02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a06:	4b61      	ldr	r3, [pc, #388]	@ (8007b8c <_dtoa_r+0x594>)
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f7f8 fc45 	bl	8000298 <__aeabi_dsub>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	460b      	mov	r3, r1
 8007a12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a16:	462a      	mov	r2, r5
 8007a18:	4633      	mov	r3, r6
 8007a1a:	f7f9 f885 	bl	8000b28 <__aeabi_dcmpgt>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	f040 8298 	bne.w	8007f54 <_dtoa_r+0x95c>
 8007a24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a28:	462a      	mov	r2, r5
 8007a2a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007a2e:	f7f9 f85d 	bl	8000aec <__aeabi_dcmplt>
 8007a32:	bb38      	cbnz	r0, 8007a84 <_dtoa_r+0x48c>
 8007a34:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007a38:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007a3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f2c0 8157 	blt.w	8007cf2 <_dtoa_r+0x6fa>
 8007a44:	2f0e      	cmp	r7, #14
 8007a46:	f300 8154 	bgt.w	8007cf2 <_dtoa_r+0x6fa>
 8007a4a:	4b4b      	ldr	r3, [pc, #300]	@ (8007b78 <_dtoa_r+0x580>)
 8007a4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a50:	ed93 7b00 	vldr	d7, [r3]
 8007a54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	ed8d 7b00 	vstr	d7, [sp]
 8007a5c:	f280 80e5 	bge.w	8007c2a <_dtoa_r+0x632>
 8007a60:	9b03      	ldr	r3, [sp, #12]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	f300 80e1 	bgt.w	8007c2a <_dtoa_r+0x632>
 8007a68:	d10c      	bne.n	8007a84 <_dtoa_r+0x48c>
 8007a6a:	4b48      	ldr	r3, [pc, #288]	@ (8007b8c <_dtoa_r+0x594>)
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	ec51 0b17 	vmov	r0, r1, d7
 8007a72:	f7f8 fdc9 	bl	8000608 <__aeabi_dmul>
 8007a76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a7a:	f7f9 f84b 	bl	8000b14 <__aeabi_dcmpge>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	f000 8266 	beq.w	8007f50 <_dtoa_r+0x958>
 8007a84:	2400      	movs	r4, #0
 8007a86:	4625      	mov	r5, r4
 8007a88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a8a:	4656      	mov	r6, sl
 8007a8c:	ea6f 0803 	mvn.w	r8, r3
 8007a90:	2700      	movs	r7, #0
 8007a92:	4621      	mov	r1, r4
 8007a94:	4648      	mov	r0, r9
 8007a96:	f001 f80b 	bl	8008ab0 <_Bfree>
 8007a9a:	2d00      	cmp	r5, #0
 8007a9c:	f000 80bd 	beq.w	8007c1a <_dtoa_r+0x622>
 8007aa0:	b12f      	cbz	r7, 8007aae <_dtoa_r+0x4b6>
 8007aa2:	42af      	cmp	r7, r5
 8007aa4:	d003      	beq.n	8007aae <_dtoa_r+0x4b6>
 8007aa6:	4639      	mov	r1, r7
 8007aa8:	4648      	mov	r0, r9
 8007aaa:	f001 f801 	bl	8008ab0 <_Bfree>
 8007aae:	4629      	mov	r1, r5
 8007ab0:	4648      	mov	r0, r9
 8007ab2:	f000 fffd 	bl	8008ab0 <_Bfree>
 8007ab6:	e0b0      	b.n	8007c1a <_dtoa_r+0x622>
 8007ab8:	07e2      	lsls	r2, r4, #31
 8007aba:	d505      	bpl.n	8007ac8 <_dtoa_r+0x4d0>
 8007abc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ac0:	f7f8 fda2 	bl	8000608 <__aeabi_dmul>
 8007ac4:	3601      	adds	r6, #1
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	1064      	asrs	r4, r4, #1
 8007aca:	3508      	adds	r5, #8
 8007acc:	e762      	b.n	8007994 <_dtoa_r+0x39c>
 8007ace:	2602      	movs	r6, #2
 8007ad0:	e765      	b.n	800799e <_dtoa_r+0x3a6>
 8007ad2:	9c03      	ldr	r4, [sp, #12]
 8007ad4:	46b8      	mov	r8, r7
 8007ad6:	e784      	b.n	80079e2 <_dtoa_r+0x3ea>
 8007ad8:	4b27      	ldr	r3, [pc, #156]	@ (8007b78 <_dtoa_r+0x580>)
 8007ada:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007adc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ae0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ae4:	4454      	add	r4, sl
 8007ae6:	2900      	cmp	r1, #0
 8007ae8:	d054      	beq.n	8007b94 <_dtoa_r+0x59c>
 8007aea:	4929      	ldr	r1, [pc, #164]	@ (8007b90 <_dtoa_r+0x598>)
 8007aec:	2000      	movs	r0, #0
 8007aee:	f7f8 feb5 	bl	800085c <__aeabi_ddiv>
 8007af2:	4633      	mov	r3, r6
 8007af4:	462a      	mov	r2, r5
 8007af6:	f7f8 fbcf 	bl	8000298 <__aeabi_dsub>
 8007afa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007afe:	4656      	mov	r6, sl
 8007b00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b04:	f7f9 f830 	bl	8000b68 <__aeabi_d2iz>
 8007b08:	4605      	mov	r5, r0
 8007b0a:	f7f8 fd13 	bl	8000534 <__aeabi_i2d>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	460b      	mov	r3, r1
 8007b12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b16:	f7f8 fbbf 	bl	8000298 <__aeabi_dsub>
 8007b1a:	3530      	adds	r5, #48	@ 0x30
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	460b      	mov	r3, r1
 8007b20:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b24:	f806 5b01 	strb.w	r5, [r6], #1
 8007b28:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b2c:	f7f8 ffde 	bl	8000aec <__aeabi_dcmplt>
 8007b30:	2800      	cmp	r0, #0
 8007b32:	d172      	bne.n	8007c1a <_dtoa_r+0x622>
 8007b34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b38:	4911      	ldr	r1, [pc, #68]	@ (8007b80 <_dtoa_r+0x588>)
 8007b3a:	2000      	movs	r0, #0
 8007b3c:	f7f8 fbac 	bl	8000298 <__aeabi_dsub>
 8007b40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b44:	f7f8 ffd2 	bl	8000aec <__aeabi_dcmplt>
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	f040 80b4 	bne.w	8007cb6 <_dtoa_r+0x6be>
 8007b4e:	42a6      	cmp	r6, r4
 8007b50:	f43f af70 	beq.w	8007a34 <_dtoa_r+0x43c>
 8007b54:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007b58:	4b0a      	ldr	r3, [pc, #40]	@ (8007b84 <_dtoa_r+0x58c>)
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f7f8 fd54 	bl	8000608 <__aeabi_dmul>
 8007b60:	4b08      	ldr	r3, [pc, #32]	@ (8007b84 <_dtoa_r+0x58c>)
 8007b62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007b66:	2200      	movs	r2, #0
 8007b68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b6c:	f7f8 fd4c 	bl	8000608 <__aeabi_dmul>
 8007b70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b74:	e7c4      	b.n	8007b00 <_dtoa_r+0x508>
 8007b76:	bf00      	nop
 8007b78:	08009ec0 	.word	0x08009ec0
 8007b7c:	08009e98 	.word	0x08009e98
 8007b80:	3ff00000 	.word	0x3ff00000
 8007b84:	40240000 	.word	0x40240000
 8007b88:	401c0000 	.word	0x401c0000
 8007b8c:	40140000 	.word	0x40140000
 8007b90:	3fe00000 	.word	0x3fe00000
 8007b94:	4631      	mov	r1, r6
 8007b96:	4628      	mov	r0, r5
 8007b98:	f7f8 fd36 	bl	8000608 <__aeabi_dmul>
 8007b9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ba0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007ba2:	4656      	mov	r6, sl
 8007ba4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ba8:	f7f8 ffde 	bl	8000b68 <__aeabi_d2iz>
 8007bac:	4605      	mov	r5, r0
 8007bae:	f7f8 fcc1 	bl	8000534 <__aeabi_i2d>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bba:	f7f8 fb6d 	bl	8000298 <__aeabi_dsub>
 8007bbe:	3530      	adds	r5, #48	@ 0x30
 8007bc0:	f806 5b01 	strb.w	r5, [r6], #1
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	460b      	mov	r3, r1
 8007bc8:	42a6      	cmp	r6, r4
 8007bca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007bce:	f04f 0200 	mov.w	r2, #0
 8007bd2:	d124      	bne.n	8007c1e <_dtoa_r+0x626>
 8007bd4:	4baf      	ldr	r3, [pc, #700]	@ (8007e94 <_dtoa_r+0x89c>)
 8007bd6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007bda:	f7f8 fb5f 	bl	800029c <__adddf3>
 8007bde:	4602      	mov	r2, r0
 8007be0:	460b      	mov	r3, r1
 8007be2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007be6:	f7f8 ff9f 	bl	8000b28 <__aeabi_dcmpgt>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	d163      	bne.n	8007cb6 <_dtoa_r+0x6be>
 8007bee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007bf2:	49a8      	ldr	r1, [pc, #672]	@ (8007e94 <_dtoa_r+0x89c>)
 8007bf4:	2000      	movs	r0, #0
 8007bf6:	f7f8 fb4f 	bl	8000298 <__aeabi_dsub>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c02:	f7f8 ff73 	bl	8000aec <__aeabi_dcmplt>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	f43f af14 	beq.w	8007a34 <_dtoa_r+0x43c>
 8007c0c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007c0e:	1e73      	subs	r3, r6, #1
 8007c10:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007c16:	2b30      	cmp	r3, #48	@ 0x30
 8007c18:	d0f8      	beq.n	8007c0c <_dtoa_r+0x614>
 8007c1a:	4647      	mov	r7, r8
 8007c1c:	e03b      	b.n	8007c96 <_dtoa_r+0x69e>
 8007c1e:	4b9e      	ldr	r3, [pc, #632]	@ (8007e98 <_dtoa_r+0x8a0>)
 8007c20:	f7f8 fcf2 	bl	8000608 <__aeabi_dmul>
 8007c24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c28:	e7bc      	b.n	8007ba4 <_dtoa_r+0x5ac>
 8007c2a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007c2e:	4656      	mov	r6, sl
 8007c30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c34:	4620      	mov	r0, r4
 8007c36:	4629      	mov	r1, r5
 8007c38:	f7f8 fe10 	bl	800085c <__aeabi_ddiv>
 8007c3c:	f7f8 ff94 	bl	8000b68 <__aeabi_d2iz>
 8007c40:	4680      	mov	r8, r0
 8007c42:	f7f8 fc77 	bl	8000534 <__aeabi_i2d>
 8007c46:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c4a:	f7f8 fcdd 	bl	8000608 <__aeabi_dmul>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	460b      	mov	r3, r1
 8007c52:	4620      	mov	r0, r4
 8007c54:	4629      	mov	r1, r5
 8007c56:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007c5a:	f7f8 fb1d 	bl	8000298 <__aeabi_dsub>
 8007c5e:	f806 4b01 	strb.w	r4, [r6], #1
 8007c62:	9d03      	ldr	r5, [sp, #12]
 8007c64:	eba6 040a 	sub.w	r4, r6, sl
 8007c68:	42a5      	cmp	r5, r4
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	d133      	bne.n	8007cd8 <_dtoa_r+0x6e0>
 8007c70:	f7f8 fb14 	bl	800029c <__adddf3>
 8007c74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c78:	4604      	mov	r4, r0
 8007c7a:	460d      	mov	r5, r1
 8007c7c:	f7f8 ff54 	bl	8000b28 <__aeabi_dcmpgt>
 8007c80:	b9c0      	cbnz	r0, 8007cb4 <_dtoa_r+0x6bc>
 8007c82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c86:	4620      	mov	r0, r4
 8007c88:	4629      	mov	r1, r5
 8007c8a:	f7f8 ff25 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c8e:	b110      	cbz	r0, 8007c96 <_dtoa_r+0x69e>
 8007c90:	f018 0f01 	tst.w	r8, #1
 8007c94:	d10e      	bne.n	8007cb4 <_dtoa_r+0x6bc>
 8007c96:	9902      	ldr	r1, [sp, #8]
 8007c98:	4648      	mov	r0, r9
 8007c9a:	f000 ff09 	bl	8008ab0 <_Bfree>
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	7033      	strb	r3, [r6, #0]
 8007ca2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ca4:	3701      	adds	r7, #1
 8007ca6:	601f      	str	r7, [r3, #0]
 8007ca8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f000 824b 	beq.w	8008146 <_dtoa_r+0xb4e>
 8007cb0:	601e      	str	r6, [r3, #0]
 8007cb2:	e248      	b.n	8008146 <_dtoa_r+0xb4e>
 8007cb4:	46b8      	mov	r8, r7
 8007cb6:	4633      	mov	r3, r6
 8007cb8:	461e      	mov	r6, r3
 8007cba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cbe:	2a39      	cmp	r2, #57	@ 0x39
 8007cc0:	d106      	bne.n	8007cd0 <_dtoa_r+0x6d8>
 8007cc2:	459a      	cmp	sl, r3
 8007cc4:	d1f8      	bne.n	8007cb8 <_dtoa_r+0x6c0>
 8007cc6:	2230      	movs	r2, #48	@ 0x30
 8007cc8:	f108 0801 	add.w	r8, r8, #1
 8007ccc:	f88a 2000 	strb.w	r2, [sl]
 8007cd0:	781a      	ldrb	r2, [r3, #0]
 8007cd2:	3201      	adds	r2, #1
 8007cd4:	701a      	strb	r2, [r3, #0]
 8007cd6:	e7a0      	b.n	8007c1a <_dtoa_r+0x622>
 8007cd8:	4b6f      	ldr	r3, [pc, #444]	@ (8007e98 <_dtoa_r+0x8a0>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f7f8 fc94 	bl	8000608 <__aeabi_dmul>
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	4604      	mov	r4, r0
 8007ce6:	460d      	mov	r5, r1
 8007ce8:	f7f8 fef6 	bl	8000ad8 <__aeabi_dcmpeq>
 8007cec:	2800      	cmp	r0, #0
 8007cee:	d09f      	beq.n	8007c30 <_dtoa_r+0x638>
 8007cf0:	e7d1      	b.n	8007c96 <_dtoa_r+0x69e>
 8007cf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cf4:	2a00      	cmp	r2, #0
 8007cf6:	f000 80ea 	beq.w	8007ece <_dtoa_r+0x8d6>
 8007cfa:	9a07      	ldr	r2, [sp, #28]
 8007cfc:	2a01      	cmp	r2, #1
 8007cfe:	f300 80cd 	bgt.w	8007e9c <_dtoa_r+0x8a4>
 8007d02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007d04:	2a00      	cmp	r2, #0
 8007d06:	f000 80c1 	beq.w	8007e8c <_dtoa_r+0x894>
 8007d0a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007d0e:	9c08      	ldr	r4, [sp, #32]
 8007d10:	9e00      	ldr	r6, [sp, #0]
 8007d12:	9a00      	ldr	r2, [sp, #0]
 8007d14:	441a      	add	r2, r3
 8007d16:	9200      	str	r2, [sp, #0]
 8007d18:	9a06      	ldr	r2, [sp, #24]
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	441a      	add	r2, r3
 8007d1e:	4648      	mov	r0, r9
 8007d20:	9206      	str	r2, [sp, #24]
 8007d22:	f000 ffc3 	bl	8008cac <__i2b>
 8007d26:	4605      	mov	r5, r0
 8007d28:	b166      	cbz	r6, 8007d44 <_dtoa_r+0x74c>
 8007d2a:	9b06      	ldr	r3, [sp, #24]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	dd09      	ble.n	8007d44 <_dtoa_r+0x74c>
 8007d30:	42b3      	cmp	r3, r6
 8007d32:	9a00      	ldr	r2, [sp, #0]
 8007d34:	bfa8      	it	ge
 8007d36:	4633      	movge	r3, r6
 8007d38:	1ad2      	subs	r2, r2, r3
 8007d3a:	9200      	str	r2, [sp, #0]
 8007d3c:	9a06      	ldr	r2, [sp, #24]
 8007d3e:	1af6      	subs	r6, r6, r3
 8007d40:	1ad3      	subs	r3, r2, r3
 8007d42:	9306      	str	r3, [sp, #24]
 8007d44:	9b08      	ldr	r3, [sp, #32]
 8007d46:	b30b      	cbz	r3, 8007d8c <_dtoa_r+0x794>
 8007d48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	f000 80c6 	beq.w	8007edc <_dtoa_r+0x8e4>
 8007d50:	2c00      	cmp	r4, #0
 8007d52:	f000 80c0 	beq.w	8007ed6 <_dtoa_r+0x8de>
 8007d56:	4629      	mov	r1, r5
 8007d58:	4622      	mov	r2, r4
 8007d5a:	4648      	mov	r0, r9
 8007d5c:	f001 f85e 	bl	8008e1c <__pow5mult>
 8007d60:	9a02      	ldr	r2, [sp, #8]
 8007d62:	4601      	mov	r1, r0
 8007d64:	4605      	mov	r5, r0
 8007d66:	4648      	mov	r0, r9
 8007d68:	f000 ffb6 	bl	8008cd8 <__multiply>
 8007d6c:	9902      	ldr	r1, [sp, #8]
 8007d6e:	4680      	mov	r8, r0
 8007d70:	4648      	mov	r0, r9
 8007d72:	f000 fe9d 	bl	8008ab0 <_Bfree>
 8007d76:	9b08      	ldr	r3, [sp, #32]
 8007d78:	1b1b      	subs	r3, r3, r4
 8007d7a:	9308      	str	r3, [sp, #32]
 8007d7c:	f000 80b1 	beq.w	8007ee2 <_dtoa_r+0x8ea>
 8007d80:	9a08      	ldr	r2, [sp, #32]
 8007d82:	4641      	mov	r1, r8
 8007d84:	4648      	mov	r0, r9
 8007d86:	f001 f849 	bl	8008e1c <__pow5mult>
 8007d8a:	9002      	str	r0, [sp, #8]
 8007d8c:	2101      	movs	r1, #1
 8007d8e:	4648      	mov	r0, r9
 8007d90:	f000 ff8c 	bl	8008cac <__i2b>
 8007d94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d96:	4604      	mov	r4, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	f000 81d8 	beq.w	800814e <_dtoa_r+0xb56>
 8007d9e:	461a      	mov	r2, r3
 8007da0:	4601      	mov	r1, r0
 8007da2:	4648      	mov	r0, r9
 8007da4:	f001 f83a 	bl	8008e1c <__pow5mult>
 8007da8:	9b07      	ldr	r3, [sp, #28]
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	4604      	mov	r4, r0
 8007dae:	f300 809f 	bgt.w	8007ef0 <_dtoa_r+0x8f8>
 8007db2:	9b04      	ldr	r3, [sp, #16]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	f040 8097 	bne.w	8007ee8 <_dtoa_r+0x8f0>
 8007dba:	9b05      	ldr	r3, [sp, #20]
 8007dbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f040 8093 	bne.w	8007eec <_dtoa_r+0x8f4>
 8007dc6:	9b05      	ldr	r3, [sp, #20]
 8007dc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007dcc:	0d1b      	lsrs	r3, r3, #20
 8007dce:	051b      	lsls	r3, r3, #20
 8007dd0:	b133      	cbz	r3, 8007de0 <_dtoa_r+0x7e8>
 8007dd2:	9b00      	ldr	r3, [sp, #0]
 8007dd4:	3301      	adds	r3, #1
 8007dd6:	9300      	str	r3, [sp, #0]
 8007dd8:	9b06      	ldr	r3, [sp, #24]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	9306      	str	r3, [sp, #24]
 8007dde:	2301      	movs	r3, #1
 8007de0:	9308      	str	r3, [sp, #32]
 8007de2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	f000 81b8 	beq.w	800815a <_dtoa_r+0xb62>
 8007dea:	6923      	ldr	r3, [r4, #16]
 8007dec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007df0:	6918      	ldr	r0, [r3, #16]
 8007df2:	f000 ff0f 	bl	8008c14 <__hi0bits>
 8007df6:	f1c0 0020 	rsb	r0, r0, #32
 8007dfa:	9b06      	ldr	r3, [sp, #24]
 8007dfc:	4418      	add	r0, r3
 8007dfe:	f010 001f 	ands.w	r0, r0, #31
 8007e02:	f000 8082 	beq.w	8007f0a <_dtoa_r+0x912>
 8007e06:	f1c0 0320 	rsb	r3, r0, #32
 8007e0a:	2b04      	cmp	r3, #4
 8007e0c:	dd73      	ble.n	8007ef6 <_dtoa_r+0x8fe>
 8007e0e:	9b00      	ldr	r3, [sp, #0]
 8007e10:	f1c0 001c 	rsb	r0, r0, #28
 8007e14:	4403      	add	r3, r0
 8007e16:	9300      	str	r3, [sp, #0]
 8007e18:	9b06      	ldr	r3, [sp, #24]
 8007e1a:	4403      	add	r3, r0
 8007e1c:	4406      	add	r6, r0
 8007e1e:	9306      	str	r3, [sp, #24]
 8007e20:	9b00      	ldr	r3, [sp, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	dd05      	ble.n	8007e32 <_dtoa_r+0x83a>
 8007e26:	9902      	ldr	r1, [sp, #8]
 8007e28:	461a      	mov	r2, r3
 8007e2a:	4648      	mov	r0, r9
 8007e2c:	f001 f850 	bl	8008ed0 <__lshift>
 8007e30:	9002      	str	r0, [sp, #8]
 8007e32:	9b06      	ldr	r3, [sp, #24]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	dd05      	ble.n	8007e44 <_dtoa_r+0x84c>
 8007e38:	4621      	mov	r1, r4
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	4648      	mov	r0, r9
 8007e3e:	f001 f847 	bl	8008ed0 <__lshift>
 8007e42:	4604      	mov	r4, r0
 8007e44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d061      	beq.n	8007f0e <_dtoa_r+0x916>
 8007e4a:	9802      	ldr	r0, [sp, #8]
 8007e4c:	4621      	mov	r1, r4
 8007e4e:	f001 f8ab 	bl	8008fa8 <__mcmp>
 8007e52:	2800      	cmp	r0, #0
 8007e54:	da5b      	bge.n	8007f0e <_dtoa_r+0x916>
 8007e56:	2300      	movs	r3, #0
 8007e58:	9902      	ldr	r1, [sp, #8]
 8007e5a:	220a      	movs	r2, #10
 8007e5c:	4648      	mov	r0, r9
 8007e5e:	f000 fe49 	bl	8008af4 <__multadd>
 8007e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e64:	9002      	str	r0, [sp, #8]
 8007e66:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	f000 8177 	beq.w	800815e <_dtoa_r+0xb66>
 8007e70:	4629      	mov	r1, r5
 8007e72:	2300      	movs	r3, #0
 8007e74:	220a      	movs	r2, #10
 8007e76:	4648      	mov	r0, r9
 8007e78:	f000 fe3c 	bl	8008af4 <__multadd>
 8007e7c:	f1bb 0f00 	cmp.w	fp, #0
 8007e80:	4605      	mov	r5, r0
 8007e82:	dc6f      	bgt.n	8007f64 <_dtoa_r+0x96c>
 8007e84:	9b07      	ldr	r3, [sp, #28]
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	dc49      	bgt.n	8007f1e <_dtoa_r+0x926>
 8007e8a:	e06b      	b.n	8007f64 <_dtoa_r+0x96c>
 8007e8c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007e92:	e73c      	b.n	8007d0e <_dtoa_r+0x716>
 8007e94:	3fe00000 	.word	0x3fe00000
 8007e98:	40240000 	.word	0x40240000
 8007e9c:	9b03      	ldr	r3, [sp, #12]
 8007e9e:	1e5c      	subs	r4, r3, #1
 8007ea0:	9b08      	ldr	r3, [sp, #32]
 8007ea2:	42a3      	cmp	r3, r4
 8007ea4:	db09      	blt.n	8007eba <_dtoa_r+0x8c2>
 8007ea6:	1b1c      	subs	r4, r3, r4
 8007ea8:	9b03      	ldr	r3, [sp, #12]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	f6bf af30 	bge.w	8007d10 <_dtoa_r+0x718>
 8007eb0:	9b00      	ldr	r3, [sp, #0]
 8007eb2:	9a03      	ldr	r2, [sp, #12]
 8007eb4:	1a9e      	subs	r6, r3, r2
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	e72b      	b.n	8007d12 <_dtoa_r+0x71a>
 8007eba:	9b08      	ldr	r3, [sp, #32]
 8007ebc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ebe:	9408      	str	r4, [sp, #32]
 8007ec0:	1ae3      	subs	r3, r4, r3
 8007ec2:	441a      	add	r2, r3
 8007ec4:	9e00      	ldr	r6, [sp, #0]
 8007ec6:	9b03      	ldr	r3, [sp, #12]
 8007ec8:	920d      	str	r2, [sp, #52]	@ 0x34
 8007eca:	2400      	movs	r4, #0
 8007ecc:	e721      	b.n	8007d12 <_dtoa_r+0x71a>
 8007ece:	9c08      	ldr	r4, [sp, #32]
 8007ed0:	9e00      	ldr	r6, [sp, #0]
 8007ed2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007ed4:	e728      	b.n	8007d28 <_dtoa_r+0x730>
 8007ed6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007eda:	e751      	b.n	8007d80 <_dtoa_r+0x788>
 8007edc:	9a08      	ldr	r2, [sp, #32]
 8007ede:	9902      	ldr	r1, [sp, #8]
 8007ee0:	e750      	b.n	8007d84 <_dtoa_r+0x78c>
 8007ee2:	f8cd 8008 	str.w	r8, [sp, #8]
 8007ee6:	e751      	b.n	8007d8c <_dtoa_r+0x794>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	e779      	b.n	8007de0 <_dtoa_r+0x7e8>
 8007eec:	9b04      	ldr	r3, [sp, #16]
 8007eee:	e777      	b.n	8007de0 <_dtoa_r+0x7e8>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	9308      	str	r3, [sp, #32]
 8007ef4:	e779      	b.n	8007dea <_dtoa_r+0x7f2>
 8007ef6:	d093      	beq.n	8007e20 <_dtoa_r+0x828>
 8007ef8:	9a00      	ldr	r2, [sp, #0]
 8007efa:	331c      	adds	r3, #28
 8007efc:	441a      	add	r2, r3
 8007efe:	9200      	str	r2, [sp, #0]
 8007f00:	9a06      	ldr	r2, [sp, #24]
 8007f02:	441a      	add	r2, r3
 8007f04:	441e      	add	r6, r3
 8007f06:	9206      	str	r2, [sp, #24]
 8007f08:	e78a      	b.n	8007e20 <_dtoa_r+0x828>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	e7f4      	b.n	8007ef8 <_dtoa_r+0x900>
 8007f0e:	9b03      	ldr	r3, [sp, #12]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	46b8      	mov	r8, r7
 8007f14:	dc20      	bgt.n	8007f58 <_dtoa_r+0x960>
 8007f16:	469b      	mov	fp, r3
 8007f18:	9b07      	ldr	r3, [sp, #28]
 8007f1a:	2b02      	cmp	r3, #2
 8007f1c:	dd1e      	ble.n	8007f5c <_dtoa_r+0x964>
 8007f1e:	f1bb 0f00 	cmp.w	fp, #0
 8007f22:	f47f adb1 	bne.w	8007a88 <_dtoa_r+0x490>
 8007f26:	4621      	mov	r1, r4
 8007f28:	465b      	mov	r3, fp
 8007f2a:	2205      	movs	r2, #5
 8007f2c:	4648      	mov	r0, r9
 8007f2e:	f000 fde1 	bl	8008af4 <__multadd>
 8007f32:	4601      	mov	r1, r0
 8007f34:	4604      	mov	r4, r0
 8007f36:	9802      	ldr	r0, [sp, #8]
 8007f38:	f001 f836 	bl	8008fa8 <__mcmp>
 8007f3c:	2800      	cmp	r0, #0
 8007f3e:	f77f ada3 	ble.w	8007a88 <_dtoa_r+0x490>
 8007f42:	4656      	mov	r6, sl
 8007f44:	2331      	movs	r3, #49	@ 0x31
 8007f46:	f806 3b01 	strb.w	r3, [r6], #1
 8007f4a:	f108 0801 	add.w	r8, r8, #1
 8007f4e:	e59f      	b.n	8007a90 <_dtoa_r+0x498>
 8007f50:	9c03      	ldr	r4, [sp, #12]
 8007f52:	46b8      	mov	r8, r7
 8007f54:	4625      	mov	r5, r4
 8007f56:	e7f4      	b.n	8007f42 <_dtoa_r+0x94a>
 8007f58:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007f5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f000 8101 	beq.w	8008166 <_dtoa_r+0xb6e>
 8007f64:	2e00      	cmp	r6, #0
 8007f66:	dd05      	ble.n	8007f74 <_dtoa_r+0x97c>
 8007f68:	4629      	mov	r1, r5
 8007f6a:	4632      	mov	r2, r6
 8007f6c:	4648      	mov	r0, r9
 8007f6e:	f000 ffaf 	bl	8008ed0 <__lshift>
 8007f72:	4605      	mov	r5, r0
 8007f74:	9b08      	ldr	r3, [sp, #32]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d05c      	beq.n	8008034 <_dtoa_r+0xa3c>
 8007f7a:	6869      	ldr	r1, [r5, #4]
 8007f7c:	4648      	mov	r0, r9
 8007f7e:	f000 fd57 	bl	8008a30 <_Balloc>
 8007f82:	4606      	mov	r6, r0
 8007f84:	b928      	cbnz	r0, 8007f92 <_dtoa_r+0x99a>
 8007f86:	4b82      	ldr	r3, [pc, #520]	@ (8008190 <_dtoa_r+0xb98>)
 8007f88:	4602      	mov	r2, r0
 8007f8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007f8e:	f7ff bb4a 	b.w	8007626 <_dtoa_r+0x2e>
 8007f92:	692a      	ldr	r2, [r5, #16]
 8007f94:	3202      	adds	r2, #2
 8007f96:	0092      	lsls	r2, r2, #2
 8007f98:	f105 010c 	add.w	r1, r5, #12
 8007f9c:	300c      	adds	r0, #12
 8007f9e:	f7ff fa8c 	bl	80074ba <memcpy>
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	4631      	mov	r1, r6
 8007fa6:	4648      	mov	r0, r9
 8007fa8:	f000 ff92 	bl	8008ed0 <__lshift>
 8007fac:	f10a 0301 	add.w	r3, sl, #1
 8007fb0:	9300      	str	r3, [sp, #0]
 8007fb2:	eb0a 030b 	add.w	r3, sl, fp
 8007fb6:	9308      	str	r3, [sp, #32]
 8007fb8:	9b04      	ldr	r3, [sp, #16]
 8007fba:	f003 0301 	and.w	r3, r3, #1
 8007fbe:	462f      	mov	r7, r5
 8007fc0:	9306      	str	r3, [sp, #24]
 8007fc2:	4605      	mov	r5, r0
 8007fc4:	9b00      	ldr	r3, [sp, #0]
 8007fc6:	9802      	ldr	r0, [sp, #8]
 8007fc8:	4621      	mov	r1, r4
 8007fca:	f103 3bff 	add.w	fp, r3, #4294967295
 8007fce:	f7ff fa8b 	bl	80074e8 <quorem>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	3330      	adds	r3, #48	@ 0x30
 8007fd6:	9003      	str	r0, [sp, #12]
 8007fd8:	4639      	mov	r1, r7
 8007fda:	9802      	ldr	r0, [sp, #8]
 8007fdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fde:	f000 ffe3 	bl	8008fa8 <__mcmp>
 8007fe2:	462a      	mov	r2, r5
 8007fe4:	9004      	str	r0, [sp, #16]
 8007fe6:	4621      	mov	r1, r4
 8007fe8:	4648      	mov	r0, r9
 8007fea:	f000 fff9 	bl	8008fe0 <__mdiff>
 8007fee:	68c2      	ldr	r2, [r0, #12]
 8007ff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ff2:	4606      	mov	r6, r0
 8007ff4:	bb02      	cbnz	r2, 8008038 <_dtoa_r+0xa40>
 8007ff6:	4601      	mov	r1, r0
 8007ff8:	9802      	ldr	r0, [sp, #8]
 8007ffa:	f000 ffd5 	bl	8008fa8 <__mcmp>
 8007ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008000:	4602      	mov	r2, r0
 8008002:	4631      	mov	r1, r6
 8008004:	4648      	mov	r0, r9
 8008006:	920c      	str	r2, [sp, #48]	@ 0x30
 8008008:	9309      	str	r3, [sp, #36]	@ 0x24
 800800a:	f000 fd51 	bl	8008ab0 <_Bfree>
 800800e:	9b07      	ldr	r3, [sp, #28]
 8008010:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008012:	9e00      	ldr	r6, [sp, #0]
 8008014:	ea42 0103 	orr.w	r1, r2, r3
 8008018:	9b06      	ldr	r3, [sp, #24]
 800801a:	4319      	orrs	r1, r3
 800801c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800801e:	d10d      	bne.n	800803c <_dtoa_r+0xa44>
 8008020:	2b39      	cmp	r3, #57	@ 0x39
 8008022:	d027      	beq.n	8008074 <_dtoa_r+0xa7c>
 8008024:	9a04      	ldr	r2, [sp, #16]
 8008026:	2a00      	cmp	r2, #0
 8008028:	dd01      	ble.n	800802e <_dtoa_r+0xa36>
 800802a:	9b03      	ldr	r3, [sp, #12]
 800802c:	3331      	adds	r3, #49	@ 0x31
 800802e:	f88b 3000 	strb.w	r3, [fp]
 8008032:	e52e      	b.n	8007a92 <_dtoa_r+0x49a>
 8008034:	4628      	mov	r0, r5
 8008036:	e7b9      	b.n	8007fac <_dtoa_r+0x9b4>
 8008038:	2201      	movs	r2, #1
 800803a:	e7e2      	b.n	8008002 <_dtoa_r+0xa0a>
 800803c:	9904      	ldr	r1, [sp, #16]
 800803e:	2900      	cmp	r1, #0
 8008040:	db04      	blt.n	800804c <_dtoa_r+0xa54>
 8008042:	9807      	ldr	r0, [sp, #28]
 8008044:	4301      	orrs	r1, r0
 8008046:	9806      	ldr	r0, [sp, #24]
 8008048:	4301      	orrs	r1, r0
 800804a:	d120      	bne.n	800808e <_dtoa_r+0xa96>
 800804c:	2a00      	cmp	r2, #0
 800804e:	ddee      	ble.n	800802e <_dtoa_r+0xa36>
 8008050:	9902      	ldr	r1, [sp, #8]
 8008052:	9300      	str	r3, [sp, #0]
 8008054:	2201      	movs	r2, #1
 8008056:	4648      	mov	r0, r9
 8008058:	f000 ff3a 	bl	8008ed0 <__lshift>
 800805c:	4621      	mov	r1, r4
 800805e:	9002      	str	r0, [sp, #8]
 8008060:	f000 ffa2 	bl	8008fa8 <__mcmp>
 8008064:	2800      	cmp	r0, #0
 8008066:	9b00      	ldr	r3, [sp, #0]
 8008068:	dc02      	bgt.n	8008070 <_dtoa_r+0xa78>
 800806a:	d1e0      	bne.n	800802e <_dtoa_r+0xa36>
 800806c:	07da      	lsls	r2, r3, #31
 800806e:	d5de      	bpl.n	800802e <_dtoa_r+0xa36>
 8008070:	2b39      	cmp	r3, #57	@ 0x39
 8008072:	d1da      	bne.n	800802a <_dtoa_r+0xa32>
 8008074:	2339      	movs	r3, #57	@ 0x39
 8008076:	f88b 3000 	strb.w	r3, [fp]
 800807a:	4633      	mov	r3, r6
 800807c:	461e      	mov	r6, r3
 800807e:	3b01      	subs	r3, #1
 8008080:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008084:	2a39      	cmp	r2, #57	@ 0x39
 8008086:	d04e      	beq.n	8008126 <_dtoa_r+0xb2e>
 8008088:	3201      	adds	r2, #1
 800808a:	701a      	strb	r2, [r3, #0]
 800808c:	e501      	b.n	8007a92 <_dtoa_r+0x49a>
 800808e:	2a00      	cmp	r2, #0
 8008090:	dd03      	ble.n	800809a <_dtoa_r+0xaa2>
 8008092:	2b39      	cmp	r3, #57	@ 0x39
 8008094:	d0ee      	beq.n	8008074 <_dtoa_r+0xa7c>
 8008096:	3301      	adds	r3, #1
 8008098:	e7c9      	b.n	800802e <_dtoa_r+0xa36>
 800809a:	9a00      	ldr	r2, [sp, #0]
 800809c:	9908      	ldr	r1, [sp, #32]
 800809e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80080a2:	428a      	cmp	r2, r1
 80080a4:	d028      	beq.n	80080f8 <_dtoa_r+0xb00>
 80080a6:	9902      	ldr	r1, [sp, #8]
 80080a8:	2300      	movs	r3, #0
 80080aa:	220a      	movs	r2, #10
 80080ac:	4648      	mov	r0, r9
 80080ae:	f000 fd21 	bl	8008af4 <__multadd>
 80080b2:	42af      	cmp	r7, r5
 80080b4:	9002      	str	r0, [sp, #8]
 80080b6:	f04f 0300 	mov.w	r3, #0
 80080ba:	f04f 020a 	mov.w	r2, #10
 80080be:	4639      	mov	r1, r7
 80080c0:	4648      	mov	r0, r9
 80080c2:	d107      	bne.n	80080d4 <_dtoa_r+0xadc>
 80080c4:	f000 fd16 	bl	8008af4 <__multadd>
 80080c8:	4607      	mov	r7, r0
 80080ca:	4605      	mov	r5, r0
 80080cc:	9b00      	ldr	r3, [sp, #0]
 80080ce:	3301      	adds	r3, #1
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	e777      	b.n	8007fc4 <_dtoa_r+0x9cc>
 80080d4:	f000 fd0e 	bl	8008af4 <__multadd>
 80080d8:	4629      	mov	r1, r5
 80080da:	4607      	mov	r7, r0
 80080dc:	2300      	movs	r3, #0
 80080de:	220a      	movs	r2, #10
 80080e0:	4648      	mov	r0, r9
 80080e2:	f000 fd07 	bl	8008af4 <__multadd>
 80080e6:	4605      	mov	r5, r0
 80080e8:	e7f0      	b.n	80080cc <_dtoa_r+0xad4>
 80080ea:	f1bb 0f00 	cmp.w	fp, #0
 80080ee:	bfcc      	ite	gt
 80080f0:	465e      	movgt	r6, fp
 80080f2:	2601      	movle	r6, #1
 80080f4:	4456      	add	r6, sl
 80080f6:	2700      	movs	r7, #0
 80080f8:	9902      	ldr	r1, [sp, #8]
 80080fa:	9300      	str	r3, [sp, #0]
 80080fc:	2201      	movs	r2, #1
 80080fe:	4648      	mov	r0, r9
 8008100:	f000 fee6 	bl	8008ed0 <__lshift>
 8008104:	4621      	mov	r1, r4
 8008106:	9002      	str	r0, [sp, #8]
 8008108:	f000 ff4e 	bl	8008fa8 <__mcmp>
 800810c:	2800      	cmp	r0, #0
 800810e:	dcb4      	bgt.n	800807a <_dtoa_r+0xa82>
 8008110:	d102      	bne.n	8008118 <_dtoa_r+0xb20>
 8008112:	9b00      	ldr	r3, [sp, #0]
 8008114:	07db      	lsls	r3, r3, #31
 8008116:	d4b0      	bmi.n	800807a <_dtoa_r+0xa82>
 8008118:	4633      	mov	r3, r6
 800811a:	461e      	mov	r6, r3
 800811c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008120:	2a30      	cmp	r2, #48	@ 0x30
 8008122:	d0fa      	beq.n	800811a <_dtoa_r+0xb22>
 8008124:	e4b5      	b.n	8007a92 <_dtoa_r+0x49a>
 8008126:	459a      	cmp	sl, r3
 8008128:	d1a8      	bne.n	800807c <_dtoa_r+0xa84>
 800812a:	2331      	movs	r3, #49	@ 0x31
 800812c:	f108 0801 	add.w	r8, r8, #1
 8008130:	f88a 3000 	strb.w	r3, [sl]
 8008134:	e4ad      	b.n	8007a92 <_dtoa_r+0x49a>
 8008136:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008138:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008194 <_dtoa_r+0xb9c>
 800813c:	b11b      	cbz	r3, 8008146 <_dtoa_r+0xb4e>
 800813e:	f10a 0308 	add.w	r3, sl, #8
 8008142:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008144:	6013      	str	r3, [r2, #0]
 8008146:	4650      	mov	r0, sl
 8008148:	b017      	add	sp, #92	@ 0x5c
 800814a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814e:	9b07      	ldr	r3, [sp, #28]
 8008150:	2b01      	cmp	r3, #1
 8008152:	f77f ae2e 	ble.w	8007db2 <_dtoa_r+0x7ba>
 8008156:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008158:	9308      	str	r3, [sp, #32]
 800815a:	2001      	movs	r0, #1
 800815c:	e64d      	b.n	8007dfa <_dtoa_r+0x802>
 800815e:	f1bb 0f00 	cmp.w	fp, #0
 8008162:	f77f aed9 	ble.w	8007f18 <_dtoa_r+0x920>
 8008166:	4656      	mov	r6, sl
 8008168:	9802      	ldr	r0, [sp, #8]
 800816a:	4621      	mov	r1, r4
 800816c:	f7ff f9bc 	bl	80074e8 <quorem>
 8008170:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008174:	f806 3b01 	strb.w	r3, [r6], #1
 8008178:	eba6 020a 	sub.w	r2, r6, sl
 800817c:	4593      	cmp	fp, r2
 800817e:	ddb4      	ble.n	80080ea <_dtoa_r+0xaf2>
 8008180:	9902      	ldr	r1, [sp, #8]
 8008182:	2300      	movs	r3, #0
 8008184:	220a      	movs	r2, #10
 8008186:	4648      	mov	r0, r9
 8008188:	f000 fcb4 	bl	8008af4 <__multadd>
 800818c:	9002      	str	r0, [sp, #8]
 800818e:	e7eb      	b.n	8008168 <_dtoa_r+0xb70>
 8008190:	08009c1e 	.word	0x08009c1e
 8008194:	08009ba2 	.word	0x08009ba2

08008198 <_free_r>:
 8008198:	b538      	push	{r3, r4, r5, lr}
 800819a:	4605      	mov	r5, r0
 800819c:	2900      	cmp	r1, #0
 800819e:	d041      	beq.n	8008224 <_free_r+0x8c>
 80081a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081a4:	1f0c      	subs	r4, r1, #4
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	bfb8      	it	lt
 80081aa:	18e4      	addlt	r4, r4, r3
 80081ac:	f000 fc34 	bl	8008a18 <__malloc_lock>
 80081b0:	4a1d      	ldr	r2, [pc, #116]	@ (8008228 <_free_r+0x90>)
 80081b2:	6813      	ldr	r3, [r2, #0]
 80081b4:	b933      	cbnz	r3, 80081c4 <_free_r+0x2c>
 80081b6:	6063      	str	r3, [r4, #4]
 80081b8:	6014      	str	r4, [r2, #0]
 80081ba:	4628      	mov	r0, r5
 80081bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081c0:	f000 bc30 	b.w	8008a24 <__malloc_unlock>
 80081c4:	42a3      	cmp	r3, r4
 80081c6:	d908      	bls.n	80081da <_free_r+0x42>
 80081c8:	6820      	ldr	r0, [r4, #0]
 80081ca:	1821      	adds	r1, r4, r0
 80081cc:	428b      	cmp	r3, r1
 80081ce:	bf01      	itttt	eq
 80081d0:	6819      	ldreq	r1, [r3, #0]
 80081d2:	685b      	ldreq	r3, [r3, #4]
 80081d4:	1809      	addeq	r1, r1, r0
 80081d6:	6021      	streq	r1, [r4, #0]
 80081d8:	e7ed      	b.n	80081b6 <_free_r+0x1e>
 80081da:	461a      	mov	r2, r3
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	b10b      	cbz	r3, 80081e4 <_free_r+0x4c>
 80081e0:	42a3      	cmp	r3, r4
 80081e2:	d9fa      	bls.n	80081da <_free_r+0x42>
 80081e4:	6811      	ldr	r1, [r2, #0]
 80081e6:	1850      	adds	r0, r2, r1
 80081e8:	42a0      	cmp	r0, r4
 80081ea:	d10b      	bne.n	8008204 <_free_r+0x6c>
 80081ec:	6820      	ldr	r0, [r4, #0]
 80081ee:	4401      	add	r1, r0
 80081f0:	1850      	adds	r0, r2, r1
 80081f2:	4283      	cmp	r3, r0
 80081f4:	6011      	str	r1, [r2, #0]
 80081f6:	d1e0      	bne.n	80081ba <_free_r+0x22>
 80081f8:	6818      	ldr	r0, [r3, #0]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	6053      	str	r3, [r2, #4]
 80081fe:	4408      	add	r0, r1
 8008200:	6010      	str	r0, [r2, #0]
 8008202:	e7da      	b.n	80081ba <_free_r+0x22>
 8008204:	d902      	bls.n	800820c <_free_r+0x74>
 8008206:	230c      	movs	r3, #12
 8008208:	602b      	str	r3, [r5, #0]
 800820a:	e7d6      	b.n	80081ba <_free_r+0x22>
 800820c:	6820      	ldr	r0, [r4, #0]
 800820e:	1821      	adds	r1, r4, r0
 8008210:	428b      	cmp	r3, r1
 8008212:	bf04      	itt	eq
 8008214:	6819      	ldreq	r1, [r3, #0]
 8008216:	685b      	ldreq	r3, [r3, #4]
 8008218:	6063      	str	r3, [r4, #4]
 800821a:	bf04      	itt	eq
 800821c:	1809      	addeq	r1, r1, r0
 800821e:	6021      	streq	r1, [r4, #0]
 8008220:	6054      	str	r4, [r2, #4]
 8008222:	e7ca      	b.n	80081ba <_free_r+0x22>
 8008224:	bd38      	pop	{r3, r4, r5, pc}
 8008226:	bf00      	nop
 8008228:	200004fc 	.word	0x200004fc

0800822c <rshift>:
 800822c:	6903      	ldr	r3, [r0, #16]
 800822e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008232:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008236:	ea4f 1261 	mov.w	r2, r1, asr #5
 800823a:	f100 0414 	add.w	r4, r0, #20
 800823e:	dd45      	ble.n	80082cc <rshift+0xa0>
 8008240:	f011 011f 	ands.w	r1, r1, #31
 8008244:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008248:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800824c:	d10c      	bne.n	8008268 <rshift+0x3c>
 800824e:	f100 0710 	add.w	r7, r0, #16
 8008252:	4629      	mov	r1, r5
 8008254:	42b1      	cmp	r1, r6
 8008256:	d334      	bcc.n	80082c2 <rshift+0x96>
 8008258:	1a9b      	subs	r3, r3, r2
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	1eea      	subs	r2, r5, #3
 800825e:	4296      	cmp	r6, r2
 8008260:	bf38      	it	cc
 8008262:	2300      	movcc	r3, #0
 8008264:	4423      	add	r3, r4
 8008266:	e015      	b.n	8008294 <rshift+0x68>
 8008268:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800826c:	f1c1 0820 	rsb	r8, r1, #32
 8008270:	40cf      	lsrs	r7, r1
 8008272:	f105 0e04 	add.w	lr, r5, #4
 8008276:	46a1      	mov	r9, r4
 8008278:	4576      	cmp	r6, lr
 800827a:	46f4      	mov	ip, lr
 800827c:	d815      	bhi.n	80082aa <rshift+0x7e>
 800827e:	1a9a      	subs	r2, r3, r2
 8008280:	0092      	lsls	r2, r2, #2
 8008282:	3a04      	subs	r2, #4
 8008284:	3501      	adds	r5, #1
 8008286:	42ae      	cmp	r6, r5
 8008288:	bf38      	it	cc
 800828a:	2200      	movcc	r2, #0
 800828c:	18a3      	adds	r3, r4, r2
 800828e:	50a7      	str	r7, [r4, r2]
 8008290:	b107      	cbz	r7, 8008294 <rshift+0x68>
 8008292:	3304      	adds	r3, #4
 8008294:	1b1a      	subs	r2, r3, r4
 8008296:	42a3      	cmp	r3, r4
 8008298:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800829c:	bf08      	it	eq
 800829e:	2300      	moveq	r3, #0
 80082a0:	6102      	str	r2, [r0, #16]
 80082a2:	bf08      	it	eq
 80082a4:	6143      	streq	r3, [r0, #20]
 80082a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082aa:	f8dc c000 	ldr.w	ip, [ip]
 80082ae:	fa0c fc08 	lsl.w	ip, ip, r8
 80082b2:	ea4c 0707 	orr.w	r7, ip, r7
 80082b6:	f849 7b04 	str.w	r7, [r9], #4
 80082ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80082be:	40cf      	lsrs	r7, r1
 80082c0:	e7da      	b.n	8008278 <rshift+0x4c>
 80082c2:	f851 cb04 	ldr.w	ip, [r1], #4
 80082c6:	f847 cf04 	str.w	ip, [r7, #4]!
 80082ca:	e7c3      	b.n	8008254 <rshift+0x28>
 80082cc:	4623      	mov	r3, r4
 80082ce:	e7e1      	b.n	8008294 <rshift+0x68>

080082d0 <__hexdig_fun>:
 80082d0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80082d4:	2b09      	cmp	r3, #9
 80082d6:	d802      	bhi.n	80082de <__hexdig_fun+0xe>
 80082d8:	3820      	subs	r0, #32
 80082da:	b2c0      	uxtb	r0, r0
 80082dc:	4770      	bx	lr
 80082de:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80082e2:	2b05      	cmp	r3, #5
 80082e4:	d801      	bhi.n	80082ea <__hexdig_fun+0x1a>
 80082e6:	3847      	subs	r0, #71	@ 0x47
 80082e8:	e7f7      	b.n	80082da <__hexdig_fun+0xa>
 80082ea:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80082ee:	2b05      	cmp	r3, #5
 80082f0:	d801      	bhi.n	80082f6 <__hexdig_fun+0x26>
 80082f2:	3827      	subs	r0, #39	@ 0x27
 80082f4:	e7f1      	b.n	80082da <__hexdig_fun+0xa>
 80082f6:	2000      	movs	r0, #0
 80082f8:	4770      	bx	lr
	...

080082fc <__gethex>:
 80082fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008300:	b085      	sub	sp, #20
 8008302:	468a      	mov	sl, r1
 8008304:	9302      	str	r3, [sp, #8]
 8008306:	680b      	ldr	r3, [r1, #0]
 8008308:	9001      	str	r0, [sp, #4]
 800830a:	4690      	mov	r8, r2
 800830c:	1c9c      	adds	r4, r3, #2
 800830e:	46a1      	mov	r9, r4
 8008310:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008314:	2830      	cmp	r0, #48	@ 0x30
 8008316:	d0fa      	beq.n	800830e <__gethex+0x12>
 8008318:	eba9 0303 	sub.w	r3, r9, r3
 800831c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008320:	f7ff ffd6 	bl	80082d0 <__hexdig_fun>
 8008324:	4605      	mov	r5, r0
 8008326:	2800      	cmp	r0, #0
 8008328:	d168      	bne.n	80083fc <__gethex+0x100>
 800832a:	49a0      	ldr	r1, [pc, #640]	@ (80085ac <__gethex+0x2b0>)
 800832c:	2201      	movs	r2, #1
 800832e:	4648      	mov	r0, r9
 8008330:	f7ff f824 	bl	800737c <strncmp>
 8008334:	4607      	mov	r7, r0
 8008336:	2800      	cmp	r0, #0
 8008338:	d167      	bne.n	800840a <__gethex+0x10e>
 800833a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800833e:	4626      	mov	r6, r4
 8008340:	f7ff ffc6 	bl	80082d0 <__hexdig_fun>
 8008344:	2800      	cmp	r0, #0
 8008346:	d062      	beq.n	800840e <__gethex+0x112>
 8008348:	4623      	mov	r3, r4
 800834a:	7818      	ldrb	r0, [r3, #0]
 800834c:	2830      	cmp	r0, #48	@ 0x30
 800834e:	4699      	mov	r9, r3
 8008350:	f103 0301 	add.w	r3, r3, #1
 8008354:	d0f9      	beq.n	800834a <__gethex+0x4e>
 8008356:	f7ff ffbb 	bl	80082d0 <__hexdig_fun>
 800835a:	fab0 f580 	clz	r5, r0
 800835e:	096d      	lsrs	r5, r5, #5
 8008360:	f04f 0b01 	mov.w	fp, #1
 8008364:	464a      	mov	r2, r9
 8008366:	4616      	mov	r6, r2
 8008368:	3201      	adds	r2, #1
 800836a:	7830      	ldrb	r0, [r6, #0]
 800836c:	f7ff ffb0 	bl	80082d0 <__hexdig_fun>
 8008370:	2800      	cmp	r0, #0
 8008372:	d1f8      	bne.n	8008366 <__gethex+0x6a>
 8008374:	498d      	ldr	r1, [pc, #564]	@ (80085ac <__gethex+0x2b0>)
 8008376:	2201      	movs	r2, #1
 8008378:	4630      	mov	r0, r6
 800837a:	f7fe ffff 	bl	800737c <strncmp>
 800837e:	2800      	cmp	r0, #0
 8008380:	d13f      	bne.n	8008402 <__gethex+0x106>
 8008382:	b944      	cbnz	r4, 8008396 <__gethex+0x9a>
 8008384:	1c74      	adds	r4, r6, #1
 8008386:	4622      	mov	r2, r4
 8008388:	4616      	mov	r6, r2
 800838a:	3201      	adds	r2, #1
 800838c:	7830      	ldrb	r0, [r6, #0]
 800838e:	f7ff ff9f 	bl	80082d0 <__hexdig_fun>
 8008392:	2800      	cmp	r0, #0
 8008394:	d1f8      	bne.n	8008388 <__gethex+0x8c>
 8008396:	1ba4      	subs	r4, r4, r6
 8008398:	00a7      	lsls	r7, r4, #2
 800839a:	7833      	ldrb	r3, [r6, #0]
 800839c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80083a0:	2b50      	cmp	r3, #80	@ 0x50
 80083a2:	d13e      	bne.n	8008422 <__gethex+0x126>
 80083a4:	7873      	ldrb	r3, [r6, #1]
 80083a6:	2b2b      	cmp	r3, #43	@ 0x2b
 80083a8:	d033      	beq.n	8008412 <__gethex+0x116>
 80083aa:	2b2d      	cmp	r3, #45	@ 0x2d
 80083ac:	d034      	beq.n	8008418 <__gethex+0x11c>
 80083ae:	1c71      	adds	r1, r6, #1
 80083b0:	2400      	movs	r4, #0
 80083b2:	7808      	ldrb	r0, [r1, #0]
 80083b4:	f7ff ff8c 	bl	80082d0 <__hexdig_fun>
 80083b8:	1e43      	subs	r3, r0, #1
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	2b18      	cmp	r3, #24
 80083be:	d830      	bhi.n	8008422 <__gethex+0x126>
 80083c0:	f1a0 0210 	sub.w	r2, r0, #16
 80083c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80083c8:	f7ff ff82 	bl	80082d0 <__hexdig_fun>
 80083cc:	f100 3cff 	add.w	ip, r0, #4294967295
 80083d0:	fa5f fc8c 	uxtb.w	ip, ip
 80083d4:	f1bc 0f18 	cmp.w	ip, #24
 80083d8:	f04f 030a 	mov.w	r3, #10
 80083dc:	d91e      	bls.n	800841c <__gethex+0x120>
 80083de:	b104      	cbz	r4, 80083e2 <__gethex+0xe6>
 80083e0:	4252      	negs	r2, r2
 80083e2:	4417      	add	r7, r2
 80083e4:	f8ca 1000 	str.w	r1, [sl]
 80083e8:	b1ed      	cbz	r5, 8008426 <__gethex+0x12a>
 80083ea:	f1bb 0f00 	cmp.w	fp, #0
 80083ee:	bf0c      	ite	eq
 80083f0:	2506      	moveq	r5, #6
 80083f2:	2500      	movne	r5, #0
 80083f4:	4628      	mov	r0, r5
 80083f6:	b005      	add	sp, #20
 80083f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083fc:	2500      	movs	r5, #0
 80083fe:	462c      	mov	r4, r5
 8008400:	e7b0      	b.n	8008364 <__gethex+0x68>
 8008402:	2c00      	cmp	r4, #0
 8008404:	d1c7      	bne.n	8008396 <__gethex+0x9a>
 8008406:	4627      	mov	r7, r4
 8008408:	e7c7      	b.n	800839a <__gethex+0x9e>
 800840a:	464e      	mov	r6, r9
 800840c:	462f      	mov	r7, r5
 800840e:	2501      	movs	r5, #1
 8008410:	e7c3      	b.n	800839a <__gethex+0x9e>
 8008412:	2400      	movs	r4, #0
 8008414:	1cb1      	adds	r1, r6, #2
 8008416:	e7cc      	b.n	80083b2 <__gethex+0xb6>
 8008418:	2401      	movs	r4, #1
 800841a:	e7fb      	b.n	8008414 <__gethex+0x118>
 800841c:	fb03 0002 	mla	r0, r3, r2, r0
 8008420:	e7ce      	b.n	80083c0 <__gethex+0xc4>
 8008422:	4631      	mov	r1, r6
 8008424:	e7de      	b.n	80083e4 <__gethex+0xe8>
 8008426:	eba6 0309 	sub.w	r3, r6, r9
 800842a:	3b01      	subs	r3, #1
 800842c:	4629      	mov	r1, r5
 800842e:	2b07      	cmp	r3, #7
 8008430:	dc0a      	bgt.n	8008448 <__gethex+0x14c>
 8008432:	9801      	ldr	r0, [sp, #4]
 8008434:	f000 fafc 	bl	8008a30 <_Balloc>
 8008438:	4604      	mov	r4, r0
 800843a:	b940      	cbnz	r0, 800844e <__gethex+0x152>
 800843c:	4b5c      	ldr	r3, [pc, #368]	@ (80085b0 <__gethex+0x2b4>)
 800843e:	4602      	mov	r2, r0
 8008440:	21e4      	movs	r1, #228	@ 0xe4
 8008442:	485c      	ldr	r0, [pc, #368]	@ (80085b4 <__gethex+0x2b8>)
 8008444:	f001 fa3c 	bl	80098c0 <__assert_func>
 8008448:	3101      	adds	r1, #1
 800844a:	105b      	asrs	r3, r3, #1
 800844c:	e7ef      	b.n	800842e <__gethex+0x132>
 800844e:	f100 0a14 	add.w	sl, r0, #20
 8008452:	2300      	movs	r3, #0
 8008454:	4655      	mov	r5, sl
 8008456:	469b      	mov	fp, r3
 8008458:	45b1      	cmp	r9, r6
 800845a:	d337      	bcc.n	80084cc <__gethex+0x1d0>
 800845c:	f845 bb04 	str.w	fp, [r5], #4
 8008460:	eba5 050a 	sub.w	r5, r5, sl
 8008464:	10ad      	asrs	r5, r5, #2
 8008466:	6125      	str	r5, [r4, #16]
 8008468:	4658      	mov	r0, fp
 800846a:	f000 fbd3 	bl	8008c14 <__hi0bits>
 800846e:	016d      	lsls	r5, r5, #5
 8008470:	f8d8 6000 	ldr.w	r6, [r8]
 8008474:	1a2d      	subs	r5, r5, r0
 8008476:	42b5      	cmp	r5, r6
 8008478:	dd54      	ble.n	8008524 <__gethex+0x228>
 800847a:	1bad      	subs	r5, r5, r6
 800847c:	4629      	mov	r1, r5
 800847e:	4620      	mov	r0, r4
 8008480:	f000 ff5f 	bl	8009342 <__any_on>
 8008484:	4681      	mov	r9, r0
 8008486:	b178      	cbz	r0, 80084a8 <__gethex+0x1ac>
 8008488:	1e6b      	subs	r3, r5, #1
 800848a:	1159      	asrs	r1, r3, #5
 800848c:	f003 021f 	and.w	r2, r3, #31
 8008490:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008494:	f04f 0901 	mov.w	r9, #1
 8008498:	fa09 f202 	lsl.w	r2, r9, r2
 800849c:	420a      	tst	r2, r1
 800849e:	d003      	beq.n	80084a8 <__gethex+0x1ac>
 80084a0:	454b      	cmp	r3, r9
 80084a2:	dc36      	bgt.n	8008512 <__gethex+0x216>
 80084a4:	f04f 0902 	mov.w	r9, #2
 80084a8:	4629      	mov	r1, r5
 80084aa:	4620      	mov	r0, r4
 80084ac:	f7ff febe 	bl	800822c <rshift>
 80084b0:	442f      	add	r7, r5
 80084b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80084b6:	42bb      	cmp	r3, r7
 80084b8:	da42      	bge.n	8008540 <__gethex+0x244>
 80084ba:	9801      	ldr	r0, [sp, #4]
 80084bc:	4621      	mov	r1, r4
 80084be:	f000 faf7 	bl	8008ab0 <_Bfree>
 80084c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084c4:	2300      	movs	r3, #0
 80084c6:	6013      	str	r3, [r2, #0]
 80084c8:	25a3      	movs	r5, #163	@ 0xa3
 80084ca:	e793      	b.n	80083f4 <__gethex+0xf8>
 80084cc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80084d0:	2a2e      	cmp	r2, #46	@ 0x2e
 80084d2:	d012      	beq.n	80084fa <__gethex+0x1fe>
 80084d4:	2b20      	cmp	r3, #32
 80084d6:	d104      	bne.n	80084e2 <__gethex+0x1e6>
 80084d8:	f845 bb04 	str.w	fp, [r5], #4
 80084dc:	f04f 0b00 	mov.w	fp, #0
 80084e0:	465b      	mov	r3, fp
 80084e2:	7830      	ldrb	r0, [r6, #0]
 80084e4:	9303      	str	r3, [sp, #12]
 80084e6:	f7ff fef3 	bl	80082d0 <__hexdig_fun>
 80084ea:	9b03      	ldr	r3, [sp, #12]
 80084ec:	f000 000f 	and.w	r0, r0, #15
 80084f0:	4098      	lsls	r0, r3
 80084f2:	ea4b 0b00 	orr.w	fp, fp, r0
 80084f6:	3304      	adds	r3, #4
 80084f8:	e7ae      	b.n	8008458 <__gethex+0x15c>
 80084fa:	45b1      	cmp	r9, r6
 80084fc:	d8ea      	bhi.n	80084d4 <__gethex+0x1d8>
 80084fe:	492b      	ldr	r1, [pc, #172]	@ (80085ac <__gethex+0x2b0>)
 8008500:	9303      	str	r3, [sp, #12]
 8008502:	2201      	movs	r2, #1
 8008504:	4630      	mov	r0, r6
 8008506:	f7fe ff39 	bl	800737c <strncmp>
 800850a:	9b03      	ldr	r3, [sp, #12]
 800850c:	2800      	cmp	r0, #0
 800850e:	d1e1      	bne.n	80084d4 <__gethex+0x1d8>
 8008510:	e7a2      	b.n	8008458 <__gethex+0x15c>
 8008512:	1ea9      	subs	r1, r5, #2
 8008514:	4620      	mov	r0, r4
 8008516:	f000 ff14 	bl	8009342 <__any_on>
 800851a:	2800      	cmp	r0, #0
 800851c:	d0c2      	beq.n	80084a4 <__gethex+0x1a8>
 800851e:	f04f 0903 	mov.w	r9, #3
 8008522:	e7c1      	b.n	80084a8 <__gethex+0x1ac>
 8008524:	da09      	bge.n	800853a <__gethex+0x23e>
 8008526:	1b75      	subs	r5, r6, r5
 8008528:	4621      	mov	r1, r4
 800852a:	9801      	ldr	r0, [sp, #4]
 800852c:	462a      	mov	r2, r5
 800852e:	f000 fccf 	bl	8008ed0 <__lshift>
 8008532:	1b7f      	subs	r7, r7, r5
 8008534:	4604      	mov	r4, r0
 8008536:	f100 0a14 	add.w	sl, r0, #20
 800853a:	f04f 0900 	mov.w	r9, #0
 800853e:	e7b8      	b.n	80084b2 <__gethex+0x1b6>
 8008540:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008544:	42bd      	cmp	r5, r7
 8008546:	dd6f      	ble.n	8008628 <__gethex+0x32c>
 8008548:	1bed      	subs	r5, r5, r7
 800854a:	42ae      	cmp	r6, r5
 800854c:	dc34      	bgt.n	80085b8 <__gethex+0x2bc>
 800854e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008552:	2b02      	cmp	r3, #2
 8008554:	d022      	beq.n	800859c <__gethex+0x2a0>
 8008556:	2b03      	cmp	r3, #3
 8008558:	d024      	beq.n	80085a4 <__gethex+0x2a8>
 800855a:	2b01      	cmp	r3, #1
 800855c:	d115      	bne.n	800858a <__gethex+0x28e>
 800855e:	42ae      	cmp	r6, r5
 8008560:	d113      	bne.n	800858a <__gethex+0x28e>
 8008562:	2e01      	cmp	r6, #1
 8008564:	d10b      	bne.n	800857e <__gethex+0x282>
 8008566:	9a02      	ldr	r2, [sp, #8]
 8008568:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800856c:	6013      	str	r3, [r2, #0]
 800856e:	2301      	movs	r3, #1
 8008570:	6123      	str	r3, [r4, #16]
 8008572:	f8ca 3000 	str.w	r3, [sl]
 8008576:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008578:	2562      	movs	r5, #98	@ 0x62
 800857a:	601c      	str	r4, [r3, #0]
 800857c:	e73a      	b.n	80083f4 <__gethex+0xf8>
 800857e:	1e71      	subs	r1, r6, #1
 8008580:	4620      	mov	r0, r4
 8008582:	f000 fede 	bl	8009342 <__any_on>
 8008586:	2800      	cmp	r0, #0
 8008588:	d1ed      	bne.n	8008566 <__gethex+0x26a>
 800858a:	9801      	ldr	r0, [sp, #4]
 800858c:	4621      	mov	r1, r4
 800858e:	f000 fa8f 	bl	8008ab0 <_Bfree>
 8008592:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008594:	2300      	movs	r3, #0
 8008596:	6013      	str	r3, [r2, #0]
 8008598:	2550      	movs	r5, #80	@ 0x50
 800859a:	e72b      	b.n	80083f4 <__gethex+0xf8>
 800859c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1f3      	bne.n	800858a <__gethex+0x28e>
 80085a2:	e7e0      	b.n	8008566 <__gethex+0x26a>
 80085a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d1dd      	bne.n	8008566 <__gethex+0x26a>
 80085aa:	e7ee      	b.n	800858a <__gethex+0x28e>
 80085ac:	08009b64 	.word	0x08009b64
 80085b0:	08009c1e 	.word	0x08009c1e
 80085b4:	08009c2f 	.word	0x08009c2f
 80085b8:	1e6f      	subs	r7, r5, #1
 80085ba:	f1b9 0f00 	cmp.w	r9, #0
 80085be:	d130      	bne.n	8008622 <__gethex+0x326>
 80085c0:	b127      	cbz	r7, 80085cc <__gethex+0x2d0>
 80085c2:	4639      	mov	r1, r7
 80085c4:	4620      	mov	r0, r4
 80085c6:	f000 febc 	bl	8009342 <__any_on>
 80085ca:	4681      	mov	r9, r0
 80085cc:	117a      	asrs	r2, r7, #5
 80085ce:	2301      	movs	r3, #1
 80085d0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80085d4:	f007 071f 	and.w	r7, r7, #31
 80085d8:	40bb      	lsls	r3, r7
 80085da:	4213      	tst	r3, r2
 80085dc:	4629      	mov	r1, r5
 80085de:	4620      	mov	r0, r4
 80085e0:	bf18      	it	ne
 80085e2:	f049 0902 	orrne.w	r9, r9, #2
 80085e6:	f7ff fe21 	bl	800822c <rshift>
 80085ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80085ee:	1b76      	subs	r6, r6, r5
 80085f0:	2502      	movs	r5, #2
 80085f2:	f1b9 0f00 	cmp.w	r9, #0
 80085f6:	d047      	beq.n	8008688 <__gethex+0x38c>
 80085f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80085fc:	2b02      	cmp	r3, #2
 80085fe:	d015      	beq.n	800862c <__gethex+0x330>
 8008600:	2b03      	cmp	r3, #3
 8008602:	d017      	beq.n	8008634 <__gethex+0x338>
 8008604:	2b01      	cmp	r3, #1
 8008606:	d109      	bne.n	800861c <__gethex+0x320>
 8008608:	f019 0f02 	tst.w	r9, #2
 800860c:	d006      	beq.n	800861c <__gethex+0x320>
 800860e:	f8da 3000 	ldr.w	r3, [sl]
 8008612:	ea49 0903 	orr.w	r9, r9, r3
 8008616:	f019 0f01 	tst.w	r9, #1
 800861a:	d10e      	bne.n	800863a <__gethex+0x33e>
 800861c:	f045 0510 	orr.w	r5, r5, #16
 8008620:	e032      	b.n	8008688 <__gethex+0x38c>
 8008622:	f04f 0901 	mov.w	r9, #1
 8008626:	e7d1      	b.n	80085cc <__gethex+0x2d0>
 8008628:	2501      	movs	r5, #1
 800862a:	e7e2      	b.n	80085f2 <__gethex+0x2f6>
 800862c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800862e:	f1c3 0301 	rsb	r3, r3, #1
 8008632:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008634:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008636:	2b00      	cmp	r3, #0
 8008638:	d0f0      	beq.n	800861c <__gethex+0x320>
 800863a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800863e:	f104 0314 	add.w	r3, r4, #20
 8008642:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008646:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800864a:	f04f 0c00 	mov.w	ip, #0
 800864e:	4618      	mov	r0, r3
 8008650:	f853 2b04 	ldr.w	r2, [r3], #4
 8008654:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008658:	d01b      	beq.n	8008692 <__gethex+0x396>
 800865a:	3201      	adds	r2, #1
 800865c:	6002      	str	r2, [r0, #0]
 800865e:	2d02      	cmp	r5, #2
 8008660:	f104 0314 	add.w	r3, r4, #20
 8008664:	d13c      	bne.n	80086e0 <__gethex+0x3e4>
 8008666:	f8d8 2000 	ldr.w	r2, [r8]
 800866a:	3a01      	subs	r2, #1
 800866c:	42b2      	cmp	r2, r6
 800866e:	d109      	bne.n	8008684 <__gethex+0x388>
 8008670:	1171      	asrs	r1, r6, #5
 8008672:	2201      	movs	r2, #1
 8008674:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008678:	f006 061f 	and.w	r6, r6, #31
 800867c:	fa02 f606 	lsl.w	r6, r2, r6
 8008680:	421e      	tst	r6, r3
 8008682:	d13a      	bne.n	80086fa <__gethex+0x3fe>
 8008684:	f045 0520 	orr.w	r5, r5, #32
 8008688:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800868a:	601c      	str	r4, [r3, #0]
 800868c:	9b02      	ldr	r3, [sp, #8]
 800868e:	601f      	str	r7, [r3, #0]
 8008690:	e6b0      	b.n	80083f4 <__gethex+0xf8>
 8008692:	4299      	cmp	r1, r3
 8008694:	f843 cc04 	str.w	ip, [r3, #-4]
 8008698:	d8d9      	bhi.n	800864e <__gethex+0x352>
 800869a:	68a3      	ldr	r3, [r4, #8]
 800869c:	459b      	cmp	fp, r3
 800869e:	db17      	blt.n	80086d0 <__gethex+0x3d4>
 80086a0:	6861      	ldr	r1, [r4, #4]
 80086a2:	9801      	ldr	r0, [sp, #4]
 80086a4:	3101      	adds	r1, #1
 80086a6:	f000 f9c3 	bl	8008a30 <_Balloc>
 80086aa:	4681      	mov	r9, r0
 80086ac:	b918      	cbnz	r0, 80086b6 <__gethex+0x3ba>
 80086ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008718 <__gethex+0x41c>)
 80086b0:	4602      	mov	r2, r0
 80086b2:	2184      	movs	r1, #132	@ 0x84
 80086b4:	e6c5      	b.n	8008442 <__gethex+0x146>
 80086b6:	6922      	ldr	r2, [r4, #16]
 80086b8:	3202      	adds	r2, #2
 80086ba:	f104 010c 	add.w	r1, r4, #12
 80086be:	0092      	lsls	r2, r2, #2
 80086c0:	300c      	adds	r0, #12
 80086c2:	f7fe fefa 	bl	80074ba <memcpy>
 80086c6:	4621      	mov	r1, r4
 80086c8:	9801      	ldr	r0, [sp, #4]
 80086ca:	f000 f9f1 	bl	8008ab0 <_Bfree>
 80086ce:	464c      	mov	r4, r9
 80086d0:	6923      	ldr	r3, [r4, #16]
 80086d2:	1c5a      	adds	r2, r3, #1
 80086d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80086d8:	6122      	str	r2, [r4, #16]
 80086da:	2201      	movs	r2, #1
 80086dc:	615a      	str	r2, [r3, #20]
 80086de:	e7be      	b.n	800865e <__gethex+0x362>
 80086e0:	6922      	ldr	r2, [r4, #16]
 80086e2:	455a      	cmp	r2, fp
 80086e4:	dd0b      	ble.n	80086fe <__gethex+0x402>
 80086e6:	2101      	movs	r1, #1
 80086e8:	4620      	mov	r0, r4
 80086ea:	f7ff fd9f 	bl	800822c <rshift>
 80086ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80086f2:	3701      	adds	r7, #1
 80086f4:	42bb      	cmp	r3, r7
 80086f6:	f6ff aee0 	blt.w	80084ba <__gethex+0x1be>
 80086fa:	2501      	movs	r5, #1
 80086fc:	e7c2      	b.n	8008684 <__gethex+0x388>
 80086fe:	f016 061f 	ands.w	r6, r6, #31
 8008702:	d0fa      	beq.n	80086fa <__gethex+0x3fe>
 8008704:	4453      	add	r3, sl
 8008706:	f1c6 0620 	rsb	r6, r6, #32
 800870a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800870e:	f000 fa81 	bl	8008c14 <__hi0bits>
 8008712:	42b0      	cmp	r0, r6
 8008714:	dbe7      	blt.n	80086e6 <__gethex+0x3ea>
 8008716:	e7f0      	b.n	80086fa <__gethex+0x3fe>
 8008718:	08009c1e 	.word	0x08009c1e

0800871c <L_shift>:
 800871c:	f1c2 0208 	rsb	r2, r2, #8
 8008720:	0092      	lsls	r2, r2, #2
 8008722:	b570      	push	{r4, r5, r6, lr}
 8008724:	f1c2 0620 	rsb	r6, r2, #32
 8008728:	6843      	ldr	r3, [r0, #4]
 800872a:	6804      	ldr	r4, [r0, #0]
 800872c:	fa03 f506 	lsl.w	r5, r3, r6
 8008730:	432c      	orrs	r4, r5
 8008732:	40d3      	lsrs	r3, r2
 8008734:	6004      	str	r4, [r0, #0]
 8008736:	f840 3f04 	str.w	r3, [r0, #4]!
 800873a:	4288      	cmp	r0, r1
 800873c:	d3f4      	bcc.n	8008728 <L_shift+0xc>
 800873e:	bd70      	pop	{r4, r5, r6, pc}

08008740 <__match>:
 8008740:	b530      	push	{r4, r5, lr}
 8008742:	6803      	ldr	r3, [r0, #0]
 8008744:	3301      	adds	r3, #1
 8008746:	f811 4b01 	ldrb.w	r4, [r1], #1
 800874a:	b914      	cbnz	r4, 8008752 <__match+0x12>
 800874c:	6003      	str	r3, [r0, #0]
 800874e:	2001      	movs	r0, #1
 8008750:	bd30      	pop	{r4, r5, pc}
 8008752:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008756:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800875a:	2d19      	cmp	r5, #25
 800875c:	bf98      	it	ls
 800875e:	3220      	addls	r2, #32
 8008760:	42a2      	cmp	r2, r4
 8008762:	d0f0      	beq.n	8008746 <__match+0x6>
 8008764:	2000      	movs	r0, #0
 8008766:	e7f3      	b.n	8008750 <__match+0x10>

08008768 <__hexnan>:
 8008768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800876c:	680b      	ldr	r3, [r1, #0]
 800876e:	6801      	ldr	r1, [r0, #0]
 8008770:	115e      	asrs	r6, r3, #5
 8008772:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008776:	f013 031f 	ands.w	r3, r3, #31
 800877a:	b087      	sub	sp, #28
 800877c:	bf18      	it	ne
 800877e:	3604      	addne	r6, #4
 8008780:	2500      	movs	r5, #0
 8008782:	1f37      	subs	r7, r6, #4
 8008784:	4682      	mov	sl, r0
 8008786:	4690      	mov	r8, r2
 8008788:	9301      	str	r3, [sp, #4]
 800878a:	f846 5c04 	str.w	r5, [r6, #-4]
 800878e:	46b9      	mov	r9, r7
 8008790:	463c      	mov	r4, r7
 8008792:	9502      	str	r5, [sp, #8]
 8008794:	46ab      	mov	fp, r5
 8008796:	784a      	ldrb	r2, [r1, #1]
 8008798:	1c4b      	adds	r3, r1, #1
 800879a:	9303      	str	r3, [sp, #12]
 800879c:	b342      	cbz	r2, 80087f0 <__hexnan+0x88>
 800879e:	4610      	mov	r0, r2
 80087a0:	9105      	str	r1, [sp, #20]
 80087a2:	9204      	str	r2, [sp, #16]
 80087a4:	f7ff fd94 	bl	80082d0 <__hexdig_fun>
 80087a8:	2800      	cmp	r0, #0
 80087aa:	d151      	bne.n	8008850 <__hexnan+0xe8>
 80087ac:	9a04      	ldr	r2, [sp, #16]
 80087ae:	9905      	ldr	r1, [sp, #20]
 80087b0:	2a20      	cmp	r2, #32
 80087b2:	d818      	bhi.n	80087e6 <__hexnan+0x7e>
 80087b4:	9b02      	ldr	r3, [sp, #8]
 80087b6:	459b      	cmp	fp, r3
 80087b8:	dd13      	ble.n	80087e2 <__hexnan+0x7a>
 80087ba:	454c      	cmp	r4, r9
 80087bc:	d206      	bcs.n	80087cc <__hexnan+0x64>
 80087be:	2d07      	cmp	r5, #7
 80087c0:	dc04      	bgt.n	80087cc <__hexnan+0x64>
 80087c2:	462a      	mov	r2, r5
 80087c4:	4649      	mov	r1, r9
 80087c6:	4620      	mov	r0, r4
 80087c8:	f7ff ffa8 	bl	800871c <L_shift>
 80087cc:	4544      	cmp	r4, r8
 80087ce:	d952      	bls.n	8008876 <__hexnan+0x10e>
 80087d0:	2300      	movs	r3, #0
 80087d2:	f1a4 0904 	sub.w	r9, r4, #4
 80087d6:	f844 3c04 	str.w	r3, [r4, #-4]
 80087da:	f8cd b008 	str.w	fp, [sp, #8]
 80087de:	464c      	mov	r4, r9
 80087e0:	461d      	mov	r5, r3
 80087e2:	9903      	ldr	r1, [sp, #12]
 80087e4:	e7d7      	b.n	8008796 <__hexnan+0x2e>
 80087e6:	2a29      	cmp	r2, #41	@ 0x29
 80087e8:	d157      	bne.n	800889a <__hexnan+0x132>
 80087ea:	3102      	adds	r1, #2
 80087ec:	f8ca 1000 	str.w	r1, [sl]
 80087f0:	f1bb 0f00 	cmp.w	fp, #0
 80087f4:	d051      	beq.n	800889a <__hexnan+0x132>
 80087f6:	454c      	cmp	r4, r9
 80087f8:	d206      	bcs.n	8008808 <__hexnan+0xa0>
 80087fa:	2d07      	cmp	r5, #7
 80087fc:	dc04      	bgt.n	8008808 <__hexnan+0xa0>
 80087fe:	462a      	mov	r2, r5
 8008800:	4649      	mov	r1, r9
 8008802:	4620      	mov	r0, r4
 8008804:	f7ff ff8a 	bl	800871c <L_shift>
 8008808:	4544      	cmp	r4, r8
 800880a:	d936      	bls.n	800887a <__hexnan+0x112>
 800880c:	f1a8 0204 	sub.w	r2, r8, #4
 8008810:	4623      	mov	r3, r4
 8008812:	f853 1b04 	ldr.w	r1, [r3], #4
 8008816:	f842 1f04 	str.w	r1, [r2, #4]!
 800881a:	429f      	cmp	r7, r3
 800881c:	d2f9      	bcs.n	8008812 <__hexnan+0xaa>
 800881e:	1b3b      	subs	r3, r7, r4
 8008820:	f023 0303 	bic.w	r3, r3, #3
 8008824:	3304      	adds	r3, #4
 8008826:	3401      	adds	r4, #1
 8008828:	3e03      	subs	r6, #3
 800882a:	42b4      	cmp	r4, r6
 800882c:	bf88      	it	hi
 800882e:	2304      	movhi	r3, #4
 8008830:	4443      	add	r3, r8
 8008832:	2200      	movs	r2, #0
 8008834:	f843 2b04 	str.w	r2, [r3], #4
 8008838:	429f      	cmp	r7, r3
 800883a:	d2fb      	bcs.n	8008834 <__hexnan+0xcc>
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	b91b      	cbnz	r3, 8008848 <__hexnan+0xe0>
 8008840:	4547      	cmp	r7, r8
 8008842:	d128      	bne.n	8008896 <__hexnan+0x12e>
 8008844:	2301      	movs	r3, #1
 8008846:	603b      	str	r3, [r7, #0]
 8008848:	2005      	movs	r0, #5
 800884a:	b007      	add	sp, #28
 800884c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008850:	3501      	adds	r5, #1
 8008852:	2d08      	cmp	r5, #8
 8008854:	f10b 0b01 	add.w	fp, fp, #1
 8008858:	dd06      	ble.n	8008868 <__hexnan+0x100>
 800885a:	4544      	cmp	r4, r8
 800885c:	d9c1      	bls.n	80087e2 <__hexnan+0x7a>
 800885e:	2300      	movs	r3, #0
 8008860:	f844 3c04 	str.w	r3, [r4, #-4]
 8008864:	2501      	movs	r5, #1
 8008866:	3c04      	subs	r4, #4
 8008868:	6822      	ldr	r2, [r4, #0]
 800886a:	f000 000f 	and.w	r0, r0, #15
 800886e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008872:	6020      	str	r0, [r4, #0]
 8008874:	e7b5      	b.n	80087e2 <__hexnan+0x7a>
 8008876:	2508      	movs	r5, #8
 8008878:	e7b3      	b.n	80087e2 <__hexnan+0x7a>
 800887a:	9b01      	ldr	r3, [sp, #4]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d0dd      	beq.n	800883c <__hexnan+0xd4>
 8008880:	f1c3 0320 	rsb	r3, r3, #32
 8008884:	f04f 32ff 	mov.w	r2, #4294967295
 8008888:	40da      	lsrs	r2, r3
 800888a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800888e:	4013      	ands	r3, r2
 8008890:	f846 3c04 	str.w	r3, [r6, #-4]
 8008894:	e7d2      	b.n	800883c <__hexnan+0xd4>
 8008896:	3f04      	subs	r7, #4
 8008898:	e7d0      	b.n	800883c <__hexnan+0xd4>
 800889a:	2004      	movs	r0, #4
 800889c:	e7d5      	b.n	800884a <__hexnan+0xe2>
	...

080088a0 <malloc>:
 80088a0:	4b02      	ldr	r3, [pc, #8]	@ (80088ac <malloc+0xc>)
 80088a2:	4601      	mov	r1, r0
 80088a4:	6818      	ldr	r0, [r3, #0]
 80088a6:	f000 b825 	b.w	80088f4 <_malloc_r>
 80088aa:	bf00      	nop
 80088ac:	200001a0 	.word	0x200001a0

080088b0 <sbrk_aligned>:
 80088b0:	b570      	push	{r4, r5, r6, lr}
 80088b2:	4e0f      	ldr	r6, [pc, #60]	@ (80088f0 <sbrk_aligned+0x40>)
 80088b4:	460c      	mov	r4, r1
 80088b6:	6831      	ldr	r1, [r6, #0]
 80088b8:	4605      	mov	r5, r0
 80088ba:	b911      	cbnz	r1, 80088c2 <sbrk_aligned+0x12>
 80088bc:	f000 fff0 	bl	80098a0 <_sbrk_r>
 80088c0:	6030      	str	r0, [r6, #0]
 80088c2:	4621      	mov	r1, r4
 80088c4:	4628      	mov	r0, r5
 80088c6:	f000 ffeb 	bl	80098a0 <_sbrk_r>
 80088ca:	1c43      	adds	r3, r0, #1
 80088cc:	d103      	bne.n	80088d6 <sbrk_aligned+0x26>
 80088ce:	f04f 34ff 	mov.w	r4, #4294967295
 80088d2:	4620      	mov	r0, r4
 80088d4:	bd70      	pop	{r4, r5, r6, pc}
 80088d6:	1cc4      	adds	r4, r0, #3
 80088d8:	f024 0403 	bic.w	r4, r4, #3
 80088dc:	42a0      	cmp	r0, r4
 80088de:	d0f8      	beq.n	80088d2 <sbrk_aligned+0x22>
 80088e0:	1a21      	subs	r1, r4, r0
 80088e2:	4628      	mov	r0, r5
 80088e4:	f000 ffdc 	bl	80098a0 <_sbrk_r>
 80088e8:	3001      	adds	r0, #1
 80088ea:	d1f2      	bne.n	80088d2 <sbrk_aligned+0x22>
 80088ec:	e7ef      	b.n	80088ce <sbrk_aligned+0x1e>
 80088ee:	bf00      	nop
 80088f0:	200004f8 	.word	0x200004f8

080088f4 <_malloc_r>:
 80088f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088f8:	1ccd      	adds	r5, r1, #3
 80088fa:	f025 0503 	bic.w	r5, r5, #3
 80088fe:	3508      	adds	r5, #8
 8008900:	2d0c      	cmp	r5, #12
 8008902:	bf38      	it	cc
 8008904:	250c      	movcc	r5, #12
 8008906:	2d00      	cmp	r5, #0
 8008908:	4606      	mov	r6, r0
 800890a:	db01      	blt.n	8008910 <_malloc_r+0x1c>
 800890c:	42a9      	cmp	r1, r5
 800890e:	d904      	bls.n	800891a <_malloc_r+0x26>
 8008910:	230c      	movs	r3, #12
 8008912:	6033      	str	r3, [r6, #0]
 8008914:	2000      	movs	r0, #0
 8008916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800891a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80089f0 <_malloc_r+0xfc>
 800891e:	f000 f87b 	bl	8008a18 <__malloc_lock>
 8008922:	f8d8 3000 	ldr.w	r3, [r8]
 8008926:	461c      	mov	r4, r3
 8008928:	bb44      	cbnz	r4, 800897c <_malloc_r+0x88>
 800892a:	4629      	mov	r1, r5
 800892c:	4630      	mov	r0, r6
 800892e:	f7ff ffbf 	bl	80088b0 <sbrk_aligned>
 8008932:	1c43      	adds	r3, r0, #1
 8008934:	4604      	mov	r4, r0
 8008936:	d158      	bne.n	80089ea <_malloc_r+0xf6>
 8008938:	f8d8 4000 	ldr.w	r4, [r8]
 800893c:	4627      	mov	r7, r4
 800893e:	2f00      	cmp	r7, #0
 8008940:	d143      	bne.n	80089ca <_malloc_r+0xd6>
 8008942:	2c00      	cmp	r4, #0
 8008944:	d04b      	beq.n	80089de <_malloc_r+0xea>
 8008946:	6823      	ldr	r3, [r4, #0]
 8008948:	4639      	mov	r1, r7
 800894a:	4630      	mov	r0, r6
 800894c:	eb04 0903 	add.w	r9, r4, r3
 8008950:	f000 ffa6 	bl	80098a0 <_sbrk_r>
 8008954:	4581      	cmp	r9, r0
 8008956:	d142      	bne.n	80089de <_malloc_r+0xea>
 8008958:	6821      	ldr	r1, [r4, #0]
 800895a:	1a6d      	subs	r5, r5, r1
 800895c:	4629      	mov	r1, r5
 800895e:	4630      	mov	r0, r6
 8008960:	f7ff ffa6 	bl	80088b0 <sbrk_aligned>
 8008964:	3001      	adds	r0, #1
 8008966:	d03a      	beq.n	80089de <_malloc_r+0xea>
 8008968:	6823      	ldr	r3, [r4, #0]
 800896a:	442b      	add	r3, r5
 800896c:	6023      	str	r3, [r4, #0]
 800896e:	f8d8 3000 	ldr.w	r3, [r8]
 8008972:	685a      	ldr	r2, [r3, #4]
 8008974:	bb62      	cbnz	r2, 80089d0 <_malloc_r+0xdc>
 8008976:	f8c8 7000 	str.w	r7, [r8]
 800897a:	e00f      	b.n	800899c <_malloc_r+0xa8>
 800897c:	6822      	ldr	r2, [r4, #0]
 800897e:	1b52      	subs	r2, r2, r5
 8008980:	d420      	bmi.n	80089c4 <_malloc_r+0xd0>
 8008982:	2a0b      	cmp	r2, #11
 8008984:	d917      	bls.n	80089b6 <_malloc_r+0xc2>
 8008986:	1961      	adds	r1, r4, r5
 8008988:	42a3      	cmp	r3, r4
 800898a:	6025      	str	r5, [r4, #0]
 800898c:	bf18      	it	ne
 800898e:	6059      	strne	r1, [r3, #4]
 8008990:	6863      	ldr	r3, [r4, #4]
 8008992:	bf08      	it	eq
 8008994:	f8c8 1000 	streq.w	r1, [r8]
 8008998:	5162      	str	r2, [r4, r5]
 800899a:	604b      	str	r3, [r1, #4]
 800899c:	4630      	mov	r0, r6
 800899e:	f000 f841 	bl	8008a24 <__malloc_unlock>
 80089a2:	f104 000b 	add.w	r0, r4, #11
 80089a6:	1d23      	adds	r3, r4, #4
 80089a8:	f020 0007 	bic.w	r0, r0, #7
 80089ac:	1ac2      	subs	r2, r0, r3
 80089ae:	bf1c      	itt	ne
 80089b0:	1a1b      	subne	r3, r3, r0
 80089b2:	50a3      	strne	r3, [r4, r2]
 80089b4:	e7af      	b.n	8008916 <_malloc_r+0x22>
 80089b6:	6862      	ldr	r2, [r4, #4]
 80089b8:	42a3      	cmp	r3, r4
 80089ba:	bf0c      	ite	eq
 80089bc:	f8c8 2000 	streq.w	r2, [r8]
 80089c0:	605a      	strne	r2, [r3, #4]
 80089c2:	e7eb      	b.n	800899c <_malloc_r+0xa8>
 80089c4:	4623      	mov	r3, r4
 80089c6:	6864      	ldr	r4, [r4, #4]
 80089c8:	e7ae      	b.n	8008928 <_malloc_r+0x34>
 80089ca:	463c      	mov	r4, r7
 80089cc:	687f      	ldr	r7, [r7, #4]
 80089ce:	e7b6      	b.n	800893e <_malloc_r+0x4a>
 80089d0:	461a      	mov	r2, r3
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	42a3      	cmp	r3, r4
 80089d6:	d1fb      	bne.n	80089d0 <_malloc_r+0xdc>
 80089d8:	2300      	movs	r3, #0
 80089da:	6053      	str	r3, [r2, #4]
 80089dc:	e7de      	b.n	800899c <_malloc_r+0xa8>
 80089de:	230c      	movs	r3, #12
 80089e0:	6033      	str	r3, [r6, #0]
 80089e2:	4630      	mov	r0, r6
 80089e4:	f000 f81e 	bl	8008a24 <__malloc_unlock>
 80089e8:	e794      	b.n	8008914 <_malloc_r+0x20>
 80089ea:	6005      	str	r5, [r0, #0]
 80089ec:	e7d6      	b.n	800899c <_malloc_r+0xa8>
 80089ee:	bf00      	nop
 80089f0:	200004fc 	.word	0x200004fc

080089f4 <__ascii_mbtowc>:
 80089f4:	b082      	sub	sp, #8
 80089f6:	b901      	cbnz	r1, 80089fa <__ascii_mbtowc+0x6>
 80089f8:	a901      	add	r1, sp, #4
 80089fa:	b142      	cbz	r2, 8008a0e <__ascii_mbtowc+0x1a>
 80089fc:	b14b      	cbz	r3, 8008a12 <__ascii_mbtowc+0x1e>
 80089fe:	7813      	ldrb	r3, [r2, #0]
 8008a00:	600b      	str	r3, [r1, #0]
 8008a02:	7812      	ldrb	r2, [r2, #0]
 8008a04:	1e10      	subs	r0, r2, #0
 8008a06:	bf18      	it	ne
 8008a08:	2001      	movne	r0, #1
 8008a0a:	b002      	add	sp, #8
 8008a0c:	4770      	bx	lr
 8008a0e:	4610      	mov	r0, r2
 8008a10:	e7fb      	b.n	8008a0a <__ascii_mbtowc+0x16>
 8008a12:	f06f 0001 	mvn.w	r0, #1
 8008a16:	e7f8      	b.n	8008a0a <__ascii_mbtowc+0x16>

08008a18 <__malloc_lock>:
 8008a18:	4801      	ldr	r0, [pc, #4]	@ (8008a20 <__malloc_lock+0x8>)
 8008a1a:	f7fe bd4c 	b.w	80074b6 <__retarget_lock_acquire_recursive>
 8008a1e:	bf00      	nop
 8008a20:	200004f4 	.word	0x200004f4

08008a24 <__malloc_unlock>:
 8008a24:	4801      	ldr	r0, [pc, #4]	@ (8008a2c <__malloc_unlock+0x8>)
 8008a26:	f7fe bd47 	b.w	80074b8 <__retarget_lock_release_recursive>
 8008a2a:	bf00      	nop
 8008a2c:	200004f4 	.word	0x200004f4

08008a30 <_Balloc>:
 8008a30:	b570      	push	{r4, r5, r6, lr}
 8008a32:	69c6      	ldr	r6, [r0, #28]
 8008a34:	4604      	mov	r4, r0
 8008a36:	460d      	mov	r5, r1
 8008a38:	b976      	cbnz	r6, 8008a58 <_Balloc+0x28>
 8008a3a:	2010      	movs	r0, #16
 8008a3c:	f7ff ff30 	bl	80088a0 <malloc>
 8008a40:	4602      	mov	r2, r0
 8008a42:	61e0      	str	r0, [r4, #28]
 8008a44:	b920      	cbnz	r0, 8008a50 <_Balloc+0x20>
 8008a46:	4b18      	ldr	r3, [pc, #96]	@ (8008aa8 <_Balloc+0x78>)
 8008a48:	4818      	ldr	r0, [pc, #96]	@ (8008aac <_Balloc+0x7c>)
 8008a4a:	216b      	movs	r1, #107	@ 0x6b
 8008a4c:	f000 ff38 	bl	80098c0 <__assert_func>
 8008a50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a54:	6006      	str	r6, [r0, #0]
 8008a56:	60c6      	str	r6, [r0, #12]
 8008a58:	69e6      	ldr	r6, [r4, #28]
 8008a5a:	68f3      	ldr	r3, [r6, #12]
 8008a5c:	b183      	cbz	r3, 8008a80 <_Balloc+0x50>
 8008a5e:	69e3      	ldr	r3, [r4, #28]
 8008a60:	68db      	ldr	r3, [r3, #12]
 8008a62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a66:	b9b8      	cbnz	r0, 8008a98 <_Balloc+0x68>
 8008a68:	2101      	movs	r1, #1
 8008a6a:	fa01 f605 	lsl.w	r6, r1, r5
 8008a6e:	1d72      	adds	r2, r6, #5
 8008a70:	0092      	lsls	r2, r2, #2
 8008a72:	4620      	mov	r0, r4
 8008a74:	f000 ff42 	bl	80098fc <_calloc_r>
 8008a78:	b160      	cbz	r0, 8008a94 <_Balloc+0x64>
 8008a7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a7e:	e00e      	b.n	8008a9e <_Balloc+0x6e>
 8008a80:	2221      	movs	r2, #33	@ 0x21
 8008a82:	2104      	movs	r1, #4
 8008a84:	4620      	mov	r0, r4
 8008a86:	f000 ff39 	bl	80098fc <_calloc_r>
 8008a8a:	69e3      	ldr	r3, [r4, #28]
 8008a8c:	60f0      	str	r0, [r6, #12]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d1e4      	bne.n	8008a5e <_Balloc+0x2e>
 8008a94:	2000      	movs	r0, #0
 8008a96:	bd70      	pop	{r4, r5, r6, pc}
 8008a98:	6802      	ldr	r2, [r0, #0]
 8008a9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008aa4:	e7f7      	b.n	8008a96 <_Balloc+0x66>
 8008aa6:	bf00      	nop
 8008aa8:	08009baf 	.word	0x08009baf
 8008aac:	08009c8f 	.word	0x08009c8f

08008ab0 <_Bfree>:
 8008ab0:	b570      	push	{r4, r5, r6, lr}
 8008ab2:	69c6      	ldr	r6, [r0, #28]
 8008ab4:	4605      	mov	r5, r0
 8008ab6:	460c      	mov	r4, r1
 8008ab8:	b976      	cbnz	r6, 8008ad8 <_Bfree+0x28>
 8008aba:	2010      	movs	r0, #16
 8008abc:	f7ff fef0 	bl	80088a0 <malloc>
 8008ac0:	4602      	mov	r2, r0
 8008ac2:	61e8      	str	r0, [r5, #28]
 8008ac4:	b920      	cbnz	r0, 8008ad0 <_Bfree+0x20>
 8008ac6:	4b09      	ldr	r3, [pc, #36]	@ (8008aec <_Bfree+0x3c>)
 8008ac8:	4809      	ldr	r0, [pc, #36]	@ (8008af0 <_Bfree+0x40>)
 8008aca:	218f      	movs	r1, #143	@ 0x8f
 8008acc:	f000 fef8 	bl	80098c0 <__assert_func>
 8008ad0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ad4:	6006      	str	r6, [r0, #0]
 8008ad6:	60c6      	str	r6, [r0, #12]
 8008ad8:	b13c      	cbz	r4, 8008aea <_Bfree+0x3a>
 8008ada:	69eb      	ldr	r3, [r5, #28]
 8008adc:	6862      	ldr	r2, [r4, #4]
 8008ade:	68db      	ldr	r3, [r3, #12]
 8008ae0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ae4:	6021      	str	r1, [r4, #0]
 8008ae6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008aea:	bd70      	pop	{r4, r5, r6, pc}
 8008aec:	08009baf 	.word	0x08009baf
 8008af0:	08009c8f 	.word	0x08009c8f

08008af4 <__multadd>:
 8008af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008af8:	690d      	ldr	r5, [r1, #16]
 8008afa:	4607      	mov	r7, r0
 8008afc:	460c      	mov	r4, r1
 8008afe:	461e      	mov	r6, r3
 8008b00:	f101 0c14 	add.w	ip, r1, #20
 8008b04:	2000      	movs	r0, #0
 8008b06:	f8dc 3000 	ldr.w	r3, [ip]
 8008b0a:	b299      	uxth	r1, r3
 8008b0c:	fb02 6101 	mla	r1, r2, r1, r6
 8008b10:	0c1e      	lsrs	r6, r3, #16
 8008b12:	0c0b      	lsrs	r3, r1, #16
 8008b14:	fb02 3306 	mla	r3, r2, r6, r3
 8008b18:	b289      	uxth	r1, r1
 8008b1a:	3001      	adds	r0, #1
 8008b1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b20:	4285      	cmp	r5, r0
 8008b22:	f84c 1b04 	str.w	r1, [ip], #4
 8008b26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b2a:	dcec      	bgt.n	8008b06 <__multadd+0x12>
 8008b2c:	b30e      	cbz	r6, 8008b72 <__multadd+0x7e>
 8008b2e:	68a3      	ldr	r3, [r4, #8]
 8008b30:	42ab      	cmp	r3, r5
 8008b32:	dc19      	bgt.n	8008b68 <__multadd+0x74>
 8008b34:	6861      	ldr	r1, [r4, #4]
 8008b36:	4638      	mov	r0, r7
 8008b38:	3101      	adds	r1, #1
 8008b3a:	f7ff ff79 	bl	8008a30 <_Balloc>
 8008b3e:	4680      	mov	r8, r0
 8008b40:	b928      	cbnz	r0, 8008b4e <__multadd+0x5a>
 8008b42:	4602      	mov	r2, r0
 8008b44:	4b0c      	ldr	r3, [pc, #48]	@ (8008b78 <__multadd+0x84>)
 8008b46:	480d      	ldr	r0, [pc, #52]	@ (8008b7c <__multadd+0x88>)
 8008b48:	21ba      	movs	r1, #186	@ 0xba
 8008b4a:	f000 feb9 	bl	80098c0 <__assert_func>
 8008b4e:	6922      	ldr	r2, [r4, #16]
 8008b50:	3202      	adds	r2, #2
 8008b52:	f104 010c 	add.w	r1, r4, #12
 8008b56:	0092      	lsls	r2, r2, #2
 8008b58:	300c      	adds	r0, #12
 8008b5a:	f7fe fcae 	bl	80074ba <memcpy>
 8008b5e:	4621      	mov	r1, r4
 8008b60:	4638      	mov	r0, r7
 8008b62:	f7ff ffa5 	bl	8008ab0 <_Bfree>
 8008b66:	4644      	mov	r4, r8
 8008b68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b6c:	3501      	adds	r5, #1
 8008b6e:	615e      	str	r6, [r3, #20]
 8008b70:	6125      	str	r5, [r4, #16]
 8008b72:	4620      	mov	r0, r4
 8008b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b78:	08009c1e 	.word	0x08009c1e
 8008b7c:	08009c8f 	.word	0x08009c8f

08008b80 <__s2b>:
 8008b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b84:	460c      	mov	r4, r1
 8008b86:	4615      	mov	r5, r2
 8008b88:	461f      	mov	r7, r3
 8008b8a:	2209      	movs	r2, #9
 8008b8c:	3308      	adds	r3, #8
 8008b8e:	4606      	mov	r6, r0
 8008b90:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b94:	2100      	movs	r1, #0
 8008b96:	2201      	movs	r2, #1
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	db09      	blt.n	8008bb0 <__s2b+0x30>
 8008b9c:	4630      	mov	r0, r6
 8008b9e:	f7ff ff47 	bl	8008a30 <_Balloc>
 8008ba2:	b940      	cbnz	r0, 8008bb6 <__s2b+0x36>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	4b19      	ldr	r3, [pc, #100]	@ (8008c0c <__s2b+0x8c>)
 8008ba8:	4819      	ldr	r0, [pc, #100]	@ (8008c10 <__s2b+0x90>)
 8008baa:	21d3      	movs	r1, #211	@ 0xd3
 8008bac:	f000 fe88 	bl	80098c0 <__assert_func>
 8008bb0:	0052      	lsls	r2, r2, #1
 8008bb2:	3101      	adds	r1, #1
 8008bb4:	e7f0      	b.n	8008b98 <__s2b+0x18>
 8008bb6:	9b08      	ldr	r3, [sp, #32]
 8008bb8:	6143      	str	r3, [r0, #20]
 8008bba:	2d09      	cmp	r5, #9
 8008bbc:	f04f 0301 	mov.w	r3, #1
 8008bc0:	6103      	str	r3, [r0, #16]
 8008bc2:	dd16      	ble.n	8008bf2 <__s2b+0x72>
 8008bc4:	f104 0909 	add.w	r9, r4, #9
 8008bc8:	46c8      	mov	r8, r9
 8008bca:	442c      	add	r4, r5
 8008bcc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008bd0:	4601      	mov	r1, r0
 8008bd2:	3b30      	subs	r3, #48	@ 0x30
 8008bd4:	220a      	movs	r2, #10
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	f7ff ff8c 	bl	8008af4 <__multadd>
 8008bdc:	45a0      	cmp	r8, r4
 8008bde:	d1f5      	bne.n	8008bcc <__s2b+0x4c>
 8008be0:	f1a5 0408 	sub.w	r4, r5, #8
 8008be4:	444c      	add	r4, r9
 8008be6:	1b2d      	subs	r5, r5, r4
 8008be8:	1963      	adds	r3, r4, r5
 8008bea:	42bb      	cmp	r3, r7
 8008bec:	db04      	blt.n	8008bf8 <__s2b+0x78>
 8008bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bf2:	340a      	adds	r4, #10
 8008bf4:	2509      	movs	r5, #9
 8008bf6:	e7f6      	b.n	8008be6 <__s2b+0x66>
 8008bf8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008bfc:	4601      	mov	r1, r0
 8008bfe:	3b30      	subs	r3, #48	@ 0x30
 8008c00:	220a      	movs	r2, #10
 8008c02:	4630      	mov	r0, r6
 8008c04:	f7ff ff76 	bl	8008af4 <__multadd>
 8008c08:	e7ee      	b.n	8008be8 <__s2b+0x68>
 8008c0a:	bf00      	nop
 8008c0c:	08009c1e 	.word	0x08009c1e
 8008c10:	08009c8f 	.word	0x08009c8f

08008c14 <__hi0bits>:
 8008c14:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008c18:	4603      	mov	r3, r0
 8008c1a:	bf36      	itet	cc
 8008c1c:	0403      	lslcc	r3, r0, #16
 8008c1e:	2000      	movcs	r0, #0
 8008c20:	2010      	movcc	r0, #16
 8008c22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c26:	bf3c      	itt	cc
 8008c28:	021b      	lslcc	r3, r3, #8
 8008c2a:	3008      	addcc	r0, #8
 8008c2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c30:	bf3c      	itt	cc
 8008c32:	011b      	lslcc	r3, r3, #4
 8008c34:	3004      	addcc	r0, #4
 8008c36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c3a:	bf3c      	itt	cc
 8008c3c:	009b      	lslcc	r3, r3, #2
 8008c3e:	3002      	addcc	r0, #2
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	db05      	blt.n	8008c50 <__hi0bits+0x3c>
 8008c44:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008c48:	f100 0001 	add.w	r0, r0, #1
 8008c4c:	bf08      	it	eq
 8008c4e:	2020      	moveq	r0, #32
 8008c50:	4770      	bx	lr

08008c52 <__lo0bits>:
 8008c52:	6803      	ldr	r3, [r0, #0]
 8008c54:	4602      	mov	r2, r0
 8008c56:	f013 0007 	ands.w	r0, r3, #7
 8008c5a:	d00b      	beq.n	8008c74 <__lo0bits+0x22>
 8008c5c:	07d9      	lsls	r1, r3, #31
 8008c5e:	d421      	bmi.n	8008ca4 <__lo0bits+0x52>
 8008c60:	0798      	lsls	r0, r3, #30
 8008c62:	bf49      	itett	mi
 8008c64:	085b      	lsrmi	r3, r3, #1
 8008c66:	089b      	lsrpl	r3, r3, #2
 8008c68:	2001      	movmi	r0, #1
 8008c6a:	6013      	strmi	r3, [r2, #0]
 8008c6c:	bf5c      	itt	pl
 8008c6e:	6013      	strpl	r3, [r2, #0]
 8008c70:	2002      	movpl	r0, #2
 8008c72:	4770      	bx	lr
 8008c74:	b299      	uxth	r1, r3
 8008c76:	b909      	cbnz	r1, 8008c7c <__lo0bits+0x2a>
 8008c78:	0c1b      	lsrs	r3, r3, #16
 8008c7a:	2010      	movs	r0, #16
 8008c7c:	b2d9      	uxtb	r1, r3
 8008c7e:	b909      	cbnz	r1, 8008c84 <__lo0bits+0x32>
 8008c80:	3008      	adds	r0, #8
 8008c82:	0a1b      	lsrs	r3, r3, #8
 8008c84:	0719      	lsls	r1, r3, #28
 8008c86:	bf04      	itt	eq
 8008c88:	091b      	lsreq	r3, r3, #4
 8008c8a:	3004      	addeq	r0, #4
 8008c8c:	0799      	lsls	r1, r3, #30
 8008c8e:	bf04      	itt	eq
 8008c90:	089b      	lsreq	r3, r3, #2
 8008c92:	3002      	addeq	r0, #2
 8008c94:	07d9      	lsls	r1, r3, #31
 8008c96:	d403      	bmi.n	8008ca0 <__lo0bits+0x4e>
 8008c98:	085b      	lsrs	r3, r3, #1
 8008c9a:	f100 0001 	add.w	r0, r0, #1
 8008c9e:	d003      	beq.n	8008ca8 <__lo0bits+0x56>
 8008ca0:	6013      	str	r3, [r2, #0]
 8008ca2:	4770      	bx	lr
 8008ca4:	2000      	movs	r0, #0
 8008ca6:	4770      	bx	lr
 8008ca8:	2020      	movs	r0, #32
 8008caa:	4770      	bx	lr

08008cac <__i2b>:
 8008cac:	b510      	push	{r4, lr}
 8008cae:	460c      	mov	r4, r1
 8008cb0:	2101      	movs	r1, #1
 8008cb2:	f7ff febd 	bl	8008a30 <_Balloc>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	b928      	cbnz	r0, 8008cc6 <__i2b+0x1a>
 8008cba:	4b05      	ldr	r3, [pc, #20]	@ (8008cd0 <__i2b+0x24>)
 8008cbc:	4805      	ldr	r0, [pc, #20]	@ (8008cd4 <__i2b+0x28>)
 8008cbe:	f240 1145 	movw	r1, #325	@ 0x145
 8008cc2:	f000 fdfd 	bl	80098c0 <__assert_func>
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	6144      	str	r4, [r0, #20]
 8008cca:	6103      	str	r3, [r0, #16]
 8008ccc:	bd10      	pop	{r4, pc}
 8008cce:	bf00      	nop
 8008cd0:	08009c1e 	.word	0x08009c1e
 8008cd4:	08009c8f 	.word	0x08009c8f

08008cd8 <__multiply>:
 8008cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cdc:	4617      	mov	r7, r2
 8008cde:	690a      	ldr	r2, [r1, #16]
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	bfa8      	it	ge
 8008ce6:	463b      	movge	r3, r7
 8008ce8:	4689      	mov	r9, r1
 8008cea:	bfa4      	itt	ge
 8008cec:	460f      	movge	r7, r1
 8008cee:	4699      	movge	r9, r3
 8008cf0:	693d      	ldr	r5, [r7, #16]
 8008cf2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	6879      	ldr	r1, [r7, #4]
 8008cfa:	eb05 060a 	add.w	r6, r5, sl
 8008cfe:	42b3      	cmp	r3, r6
 8008d00:	b085      	sub	sp, #20
 8008d02:	bfb8      	it	lt
 8008d04:	3101      	addlt	r1, #1
 8008d06:	f7ff fe93 	bl	8008a30 <_Balloc>
 8008d0a:	b930      	cbnz	r0, 8008d1a <__multiply+0x42>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	4b41      	ldr	r3, [pc, #260]	@ (8008e14 <__multiply+0x13c>)
 8008d10:	4841      	ldr	r0, [pc, #260]	@ (8008e18 <__multiply+0x140>)
 8008d12:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008d16:	f000 fdd3 	bl	80098c0 <__assert_func>
 8008d1a:	f100 0414 	add.w	r4, r0, #20
 8008d1e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008d22:	4623      	mov	r3, r4
 8008d24:	2200      	movs	r2, #0
 8008d26:	4573      	cmp	r3, lr
 8008d28:	d320      	bcc.n	8008d6c <__multiply+0x94>
 8008d2a:	f107 0814 	add.w	r8, r7, #20
 8008d2e:	f109 0114 	add.w	r1, r9, #20
 8008d32:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008d36:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008d3a:	9302      	str	r3, [sp, #8]
 8008d3c:	1beb      	subs	r3, r5, r7
 8008d3e:	3b15      	subs	r3, #21
 8008d40:	f023 0303 	bic.w	r3, r3, #3
 8008d44:	3304      	adds	r3, #4
 8008d46:	3715      	adds	r7, #21
 8008d48:	42bd      	cmp	r5, r7
 8008d4a:	bf38      	it	cc
 8008d4c:	2304      	movcc	r3, #4
 8008d4e:	9301      	str	r3, [sp, #4]
 8008d50:	9b02      	ldr	r3, [sp, #8]
 8008d52:	9103      	str	r1, [sp, #12]
 8008d54:	428b      	cmp	r3, r1
 8008d56:	d80c      	bhi.n	8008d72 <__multiply+0x9a>
 8008d58:	2e00      	cmp	r6, #0
 8008d5a:	dd03      	ble.n	8008d64 <__multiply+0x8c>
 8008d5c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d055      	beq.n	8008e10 <__multiply+0x138>
 8008d64:	6106      	str	r6, [r0, #16]
 8008d66:	b005      	add	sp, #20
 8008d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d6c:	f843 2b04 	str.w	r2, [r3], #4
 8008d70:	e7d9      	b.n	8008d26 <__multiply+0x4e>
 8008d72:	f8b1 a000 	ldrh.w	sl, [r1]
 8008d76:	f1ba 0f00 	cmp.w	sl, #0
 8008d7a:	d01f      	beq.n	8008dbc <__multiply+0xe4>
 8008d7c:	46c4      	mov	ip, r8
 8008d7e:	46a1      	mov	r9, r4
 8008d80:	2700      	movs	r7, #0
 8008d82:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008d86:	f8d9 3000 	ldr.w	r3, [r9]
 8008d8a:	fa1f fb82 	uxth.w	fp, r2
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d94:	443b      	add	r3, r7
 8008d96:	f8d9 7000 	ldr.w	r7, [r9]
 8008d9a:	0c12      	lsrs	r2, r2, #16
 8008d9c:	0c3f      	lsrs	r7, r7, #16
 8008d9e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008da2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dac:	4565      	cmp	r5, ip
 8008dae:	f849 3b04 	str.w	r3, [r9], #4
 8008db2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008db6:	d8e4      	bhi.n	8008d82 <__multiply+0xaa>
 8008db8:	9b01      	ldr	r3, [sp, #4]
 8008dba:	50e7      	str	r7, [r4, r3]
 8008dbc:	9b03      	ldr	r3, [sp, #12]
 8008dbe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008dc2:	3104      	adds	r1, #4
 8008dc4:	f1b9 0f00 	cmp.w	r9, #0
 8008dc8:	d020      	beq.n	8008e0c <__multiply+0x134>
 8008dca:	6823      	ldr	r3, [r4, #0]
 8008dcc:	4647      	mov	r7, r8
 8008dce:	46a4      	mov	ip, r4
 8008dd0:	f04f 0a00 	mov.w	sl, #0
 8008dd4:	f8b7 b000 	ldrh.w	fp, [r7]
 8008dd8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008ddc:	fb09 220b 	mla	r2, r9, fp, r2
 8008de0:	4452      	add	r2, sl
 8008de2:	b29b      	uxth	r3, r3
 8008de4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008de8:	f84c 3b04 	str.w	r3, [ip], #4
 8008dec:	f857 3b04 	ldr.w	r3, [r7], #4
 8008df0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008df4:	f8bc 3000 	ldrh.w	r3, [ip]
 8008df8:	fb09 330a 	mla	r3, r9, sl, r3
 8008dfc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008e00:	42bd      	cmp	r5, r7
 8008e02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e06:	d8e5      	bhi.n	8008dd4 <__multiply+0xfc>
 8008e08:	9a01      	ldr	r2, [sp, #4]
 8008e0a:	50a3      	str	r3, [r4, r2]
 8008e0c:	3404      	adds	r4, #4
 8008e0e:	e79f      	b.n	8008d50 <__multiply+0x78>
 8008e10:	3e01      	subs	r6, #1
 8008e12:	e7a1      	b.n	8008d58 <__multiply+0x80>
 8008e14:	08009c1e 	.word	0x08009c1e
 8008e18:	08009c8f 	.word	0x08009c8f

08008e1c <__pow5mult>:
 8008e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e20:	4615      	mov	r5, r2
 8008e22:	f012 0203 	ands.w	r2, r2, #3
 8008e26:	4607      	mov	r7, r0
 8008e28:	460e      	mov	r6, r1
 8008e2a:	d007      	beq.n	8008e3c <__pow5mult+0x20>
 8008e2c:	4c25      	ldr	r4, [pc, #148]	@ (8008ec4 <__pow5mult+0xa8>)
 8008e2e:	3a01      	subs	r2, #1
 8008e30:	2300      	movs	r3, #0
 8008e32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e36:	f7ff fe5d 	bl	8008af4 <__multadd>
 8008e3a:	4606      	mov	r6, r0
 8008e3c:	10ad      	asrs	r5, r5, #2
 8008e3e:	d03d      	beq.n	8008ebc <__pow5mult+0xa0>
 8008e40:	69fc      	ldr	r4, [r7, #28]
 8008e42:	b97c      	cbnz	r4, 8008e64 <__pow5mult+0x48>
 8008e44:	2010      	movs	r0, #16
 8008e46:	f7ff fd2b 	bl	80088a0 <malloc>
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	61f8      	str	r0, [r7, #28]
 8008e4e:	b928      	cbnz	r0, 8008e5c <__pow5mult+0x40>
 8008e50:	4b1d      	ldr	r3, [pc, #116]	@ (8008ec8 <__pow5mult+0xac>)
 8008e52:	481e      	ldr	r0, [pc, #120]	@ (8008ecc <__pow5mult+0xb0>)
 8008e54:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008e58:	f000 fd32 	bl	80098c0 <__assert_func>
 8008e5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e60:	6004      	str	r4, [r0, #0]
 8008e62:	60c4      	str	r4, [r0, #12]
 8008e64:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008e68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e6c:	b94c      	cbnz	r4, 8008e82 <__pow5mult+0x66>
 8008e6e:	f240 2171 	movw	r1, #625	@ 0x271
 8008e72:	4638      	mov	r0, r7
 8008e74:	f7ff ff1a 	bl	8008cac <__i2b>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e7e:	4604      	mov	r4, r0
 8008e80:	6003      	str	r3, [r0, #0]
 8008e82:	f04f 0900 	mov.w	r9, #0
 8008e86:	07eb      	lsls	r3, r5, #31
 8008e88:	d50a      	bpl.n	8008ea0 <__pow5mult+0x84>
 8008e8a:	4631      	mov	r1, r6
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	4638      	mov	r0, r7
 8008e90:	f7ff ff22 	bl	8008cd8 <__multiply>
 8008e94:	4631      	mov	r1, r6
 8008e96:	4680      	mov	r8, r0
 8008e98:	4638      	mov	r0, r7
 8008e9a:	f7ff fe09 	bl	8008ab0 <_Bfree>
 8008e9e:	4646      	mov	r6, r8
 8008ea0:	106d      	asrs	r5, r5, #1
 8008ea2:	d00b      	beq.n	8008ebc <__pow5mult+0xa0>
 8008ea4:	6820      	ldr	r0, [r4, #0]
 8008ea6:	b938      	cbnz	r0, 8008eb8 <__pow5mult+0x9c>
 8008ea8:	4622      	mov	r2, r4
 8008eaa:	4621      	mov	r1, r4
 8008eac:	4638      	mov	r0, r7
 8008eae:	f7ff ff13 	bl	8008cd8 <__multiply>
 8008eb2:	6020      	str	r0, [r4, #0]
 8008eb4:	f8c0 9000 	str.w	r9, [r0]
 8008eb8:	4604      	mov	r4, r0
 8008eba:	e7e4      	b.n	8008e86 <__pow5mult+0x6a>
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ec2:	bf00      	nop
 8008ec4:	08009e8c 	.word	0x08009e8c
 8008ec8:	08009baf 	.word	0x08009baf
 8008ecc:	08009c8f 	.word	0x08009c8f

08008ed0 <__lshift>:
 8008ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ed4:	460c      	mov	r4, r1
 8008ed6:	6849      	ldr	r1, [r1, #4]
 8008ed8:	6923      	ldr	r3, [r4, #16]
 8008eda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ede:	68a3      	ldr	r3, [r4, #8]
 8008ee0:	4607      	mov	r7, r0
 8008ee2:	4691      	mov	r9, r2
 8008ee4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ee8:	f108 0601 	add.w	r6, r8, #1
 8008eec:	42b3      	cmp	r3, r6
 8008eee:	db0b      	blt.n	8008f08 <__lshift+0x38>
 8008ef0:	4638      	mov	r0, r7
 8008ef2:	f7ff fd9d 	bl	8008a30 <_Balloc>
 8008ef6:	4605      	mov	r5, r0
 8008ef8:	b948      	cbnz	r0, 8008f0e <__lshift+0x3e>
 8008efa:	4602      	mov	r2, r0
 8008efc:	4b28      	ldr	r3, [pc, #160]	@ (8008fa0 <__lshift+0xd0>)
 8008efe:	4829      	ldr	r0, [pc, #164]	@ (8008fa4 <__lshift+0xd4>)
 8008f00:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008f04:	f000 fcdc 	bl	80098c0 <__assert_func>
 8008f08:	3101      	adds	r1, #1
 8008f0a:	005b      	lsls	r3, r3, #1
 8008f0c:	e7ee      	b.n	8008eec <__lshift+0x1c>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	f100 0114 	add.w	r1, r0, #20
 8008f14:	f100 0210 	add.w	r2, r0, #16
 8008f18:	4618      	mov	r0, r3
 8008f1a:	4553      	cmp	r3, sl
 8008f1c:	db33      	blt.n	8008f86 <__lshift+0xb6>
 8008f1e:	6920      	ldr	r0, [r4, #16]
 8008f20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f24:	f104 0314 	add.w	r3, r4, #20
 8008f28:	f019 091f 	ands.w	r9, r9, #31
 8008f2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f34:	d02b      	beq.n	8008f8e <__lshift+0xbe>
 8008f36:	f1c9 0e20 	rsb	lr, r9, #32
 8008f3a:	468a      	mov	sl, r1
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	6818      	ldr	r0, [r3, #0]
 8008f40:	fa00 f009 	lsl.w	r0, r0, r9
 8008f44:	4310      	orrs	r0, r2
 8008f46:	f84a 0b04 	str.w	r0, [sl], #4
 8008f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f4e:	459c      	cmp	ip, r3
 8008f50:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f54:	d8f3      	bhi.n	8008f3e <__lshift+0x6e>
 8008f56:	ebac 0304 	sub.w	r3, ip, r4
 8008f5a:	3b15      	subs	r3, #21
 8008f5c:	f023 0303 	bic.w	r3, r3, #3
 8008f60:	3304      	adds	r3, #4
 8008f62:	f104 0015 	add.w	r0, r4, #21
 8008f66:	4560      	cmp	r0, ip
 8008f68:	bf88      	it	hi
 8008f6a:	2304      	movhi	r3, #4
 8008f6c:	50ca      	str	r2, [r1, r3]
 8008f6e:	b10a      	cbz	r2, 8008f74 <__lshift+0xa4>
 8008f70:	f108 0602 	add.w	r6, r8, #2
 8008f74:	3e01      	subs	r6, #1
 8008f76:	4638      	mov	r0, r7
 8008f78:	612e      	str	r6, [r5, #16]
 8008f7a:	4621      	mov	r1, r4
 8008f7c:	f7ff fd98 	bl	8008ab0 <_Bfree>
 8008f80:	4628      	mov	r0, r5
 8008f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f86:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	e7c5      	b.n	8008f1a <__lshift+0x4a>
 8008f8e:	3904      	subs	r1, #4
 8008f90:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f94:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f98:	459c      	cmp	ip, r3
 8008f9a:	d8f9      	bhi.n	8008f90 <__lshift+0xc0>
 8008f9c:	e7ea      	b.n	8008f74 <__lshift+0xa4>
 8008f9e:	bf00      	nop
 8008fa0:	08009c1e 	.word	0x08009c1e
 8008fa4:	08009c8f 	.word	0x08009c8f

08008fa8 <__mcmp>:
 8008fa8:	690a      	ldr	r2, [r1, #16]
 8008faa:	4603      	mov	r3, r0
 8008fac:	6900      	ldr	r0, [r0, #16]
 8008fae:	1a80      	subs	r0, r0, r2
 8008fb0:	b530      	push	{r4, r5, lr}
 8008fb2:	d10e      	bne.n	8008fd2 <__mcmp+0x2a>
 8008fb4:	3314      	adds	r3, #20
 8008fb6:	3114      	adds	r1, #20
 8008fb8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008fbc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008fc0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008fc4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008fc8:	4295      	cmp	r5, r2
 8008fca:	d003      	beq.n	8008fd4 <__mcmp+0x2c>
 8008fcc:	d205      	bcs.n	8008fda <__mcmp+0x32>
 8008fce:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd2:	bd30      	pop	{r4, r5, pc}
 8008fd4:	42a3      	cmp	r3, r4
 8008fd6:	d3f3      	bcc.n	8008fc0 <__mcmp+0x18>
 8008fd8:	e7fb      	b.n	8008fd2 <__mcmp+0x2a>
 8008fda:	2001      	movs	r0, #1
 8008fdc:	e7f9      	b.n	8008fd2 <__mcmp+0x2a>
	...

08008fe0 <__mdiff>:
 8008fe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe4:	4689      	mov	r9, r1
 8008fe6:	4606      	mov	r6, r0
 8008fe8:	4611      	mov	r1, r2
 8008fea:	4648      	mov	r0, r9
 8008fec:	4614      	mov	r4, r2
 8008fee:	f7ff ffdb 	bl	8008fa8 <__mcmp>
 8008ff2:	1e05      	subs	r5, r0, #0
 8008ff4:	d112      	bne.n	800901c <__mdiff+0x3c>
 8008ff6:	4629      	mov	r1, r5
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	f7ff fd19 	bl	8008a30 <_Balloc>
 8008ffe:	4602      	mov	r2, r0
 8009000:	b928      	cbnz	r0, 800900e <__mdiff+0x2e>
 8009002:	4b3f      	ldr	r3, [pc, #252]	@ (8009100 <__mdiff+0x120>)
 8009004:	f240 2137 	movw	r1, #567	@ 0x237
 8009008:	483e      	ldr	r0, [pc, #248]	@ (8009104 <__mdiff+0x124>)
 800900a:	f000 fc59 	bl	80098c0 <__assert_func>
 800900e:	2301      	movs	r3, #1
 8009010:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009014:	4610      	mov	r0, r2
 8009016:	b003      	add	sp, #12
 8009018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800901c:	bfbc      	itt	lt
 800901e:	464b      	movlt	r3, r9
 8009020:	46a1      	movlt	r9, r4
 8009022:	4630      	mov	r0, r6
 8009024:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009028:	bfba      	itte	lt
 800902a:	461c      	movlt	r4, r3
 800902c:	2501      	movlt	r5, #1
 800902e:	2500      	movge	r5, #0
 8009030:	f7ff fcfe 	bl	8008a30 <_Balloc>
 8009034:	4602      	mov	r2, r0
 8009036:	b918      	cbnz	r0, 8009040 <__mdiff+0x60>
 8009038:	4b31      	ldr	r3, [pc, #196]	@ (8009100 <__mdiff+0x120>)
 800903a:	f240 2145 	movw	r1, #581	@ 0x245
 800903e:	e7e3      	b.n	8009008 <__mdiff+0x28>
 8009040:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009044:	6926      	ldr	r6, [r4, #16]
 8009046:	60c5      	str	r5, [r0, #12]
 8009048:	f109 0310 	add.w	r3, r9, #16
 800904c:	f109 0514 	add.w	r5, r9, #20
 8009050:	f104 0e14 	add.w	lr, r4, #20
 8009054:	f100 0b14 	add.w	fp, r0, #20
 8009058:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800905c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009060:	9301      	str	r3, [sp, #4]
 8009062:	46d9      	mov	r9, fp
 8009064:	f04f 0c00 	mov.w	ip, #0
 8009068:	9b01      	ldr	r3, [sp, #4]
 800906a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800906e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009072:	9301      	str	r3, [sp, #4]
 8009074:	fa1f f38a 	uxth.w	r3, sl
 8009078:	4619      	mov	r1, r3
 800907a:	b283      	uxth	r3, r0
 800907c:	1acb      	subs	r3, r1, r3
 800907e:	0c00      	lsrs	r0, r0, #16
 8009080:	4463      	add	r3, ip
 8009082:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009086:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800908a:	b29b      	uxth	r3, r3
 800908c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009090:	4576      	cmp	r6, lr
 8009092:	f849 3b04 	str.w	r3, [r9], #4
 8009096:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800909a:	d8e5      	bhi.n	8009068 <__mdiff+0x88>
 800909c:	1b33      	subs	r3, r6, r4
 800909e:	3b15      	subs	r3, #21
 80090a0:	f023 0303 	bic.w	r3, r3, #3
 80090a4:	3415      	adds	r4, #21
 80090a6:	3304      	adds	r3, #4
 80090a8:	42a6      	cmp	r6, r4
 80090aa:	bf38      	it	cc
 80090ac:	2304      	movcc	r3, #4
 80090ae:	441d      	add	r5, r3
 80090b0:	445b      	add	r3, fp
 80090b2:	461e      	mov	r6, r3
 80090b4:	462c      	mov	r4, r5
 80090b6:	4544      	cmp	r4, r8
 80090b8:	d30e      	bcc.n	80090d8 <__mdiff+0xf8>
 80090ba:	f108 0103 	add.w	r1, r8, #3
 80090be:	1b49      	subs	r1, r1, r5
 80090c0:	f021 0103 	bic.w	r1, r1, #3
 80090c4:	3d03      	subs	r5, #3
 80090c6:	45a8      	cmp	r8, r5
 80090c8:	bf38      	it	cc
 80090ca:	2100      	movcc	r1, #0
 80090cc:	440b      	add	r3, r1
 80090ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80090d2:	b191      	cbz	r1, 80090fa <__mdiff+0x11a>
 80090d4:	6117      	str	r7, [r2, #16]
 80090d6:	e79d      	b.n	8009014 <__mdiff+0x34>
 80090d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80090dc:	46e6      	mov	lr, ip
 80090de:	0c08      	lsrs	r0, r1, #16
 80090e0:	fa1c fc81 	uxtah	ip, ip, r1
 80090e4:	4471      	add	r1, lr
 80090e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80090ea:	b289      	uxth	r1, r1
 80090ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80090f0:	f846 1b04 	str.w	r1, [r6], #4
 80090f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80090f8:	e7dd      	b.n	80090b6 <__mdiff+0xd6>
 80090fa:	3f01      	subs	r7, #1
 80090fc:	e7e7      	b.n	80090ce <__mdiff+0xee>
 80090fe:	bf00      	nop
 8009100:	08009c1e 	.word	0x08009c1e
 8009104:	08009c8f 	.word	0x08009c8f

08009108 <__ulp>:
 8009108:	b082      	sub	sp, #8
 800910a:	ed8d 0b00 	vstr	d0, [sp]
 800910e:	9a01      	ldr	r2, [sp, #4]
 8009110:	4b0f      	ldr	r3, [pc, #60]	@ (8009150 <__ulp+0x48>)
 8009112:	4013      	ands	r3, r2
 8009114:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009118:	2b00      	cmp	r3, #0
 800911a:	dc08      	bgt.n	800912e <__ulp+0x26>
 800911c:	425b      	negs	r3, r3
 800911e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009122:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009126:	da04      	bge.n	8009132 <__ulp+0x2a>
 8009128:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800912c:	4113      	asrs	r3, r2
 800912e:	2200      	movs	r2, #0
 8009130:	e008      	b.n	8009144 <__ulp+0x3c>
 8009132:	f1a2 0314 	sub.w	r3, r2, #20
 8009136:	2b1e      	cmp	r3, #30
 8009138:	bfda      	itte	le
 800913a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800913e:	40da      	lsrle	r2, r3
 8009140:	2201      	movgt	r2, #1
 8009142:	2300      	movs	r3, #0
 8009144:	4619      	mov	r1, r3
 8009146:	4610      	mov	r0, r2
 8009148:	ec41 0b10 	vmov	d0, r0, r1
 800914c:	b002      	add	sp, #8
 800914e:	4770      	bx	lr
 8009150:	7ff00000 	.word	0x7ff00000

08009154 <__b2d>:
 8009154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009158:	6906      	ldr	r6, [r0, #16]
 800915a:	f100 0814 	add.w	r8, r0, #20
 800915e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009162:	1f37      	subs	r7, r6, #4
 8009164:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009168:	4610      	mov	r0, r2
 800916a:	f7ff fd53 	bl	8008c14 <__hi0bits>
 800916e:	f1c0 0320 	rsb	r3, r0, #32
 8009172:	280a      	cmp	r0, #10
 8009174:	600b      	str	r3, [r1, #0]
 8009176:	491b      	ldr	r1, [pc, #108]	@ (80091e4 <__b2d+0x90>)
 8009178:	dc15      	bgt.n	80091a6 <__b2d+0x52>
 800917a:	f1c0 0c0b 	rsb	ip, r0, #11
 800917e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009182:	45b8      	cmp	r8, r7
 8009184:	ea43 0501 	orr.w	r5, r3, r1
 8009188:	bf34      	ite	cc
 800918a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800918e:	2300      	movcs	r3, #0
 8009190:	3015      	adds	r0, #21
 8009192:	fa02 f000 	lsl.w	r0, r2, r0
 8009196:	fa23 f30c 	lsr.w	r3, r3, ip
 800919a:	4303      	orrs	r3, r0
 800919c:	461c      	mov	r4, r3
 800919e:	ec45 4b10 	vmov	d0, r4, r5
 80091a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a6:	45b8      	cmp	r8, r7
 80091a8:	bf3a      	itte	cc
 80091aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80091ae:	f1a6 0708 	subcc.w	r7, r6, #8
 80091b2:	2300      	movcs	r3, #0
 80091b4:	380b      	subs	r0, #11
 80091b6:	d012      	beq.n	80091de <__b2d+0x8a>
 80091b8:	f1c0 0120 	rsb	r1, r0, #32
 80091bc:	fa23 f401 	lsr.w	r4, r3, r1
 80091c0:	4082      	lsls	r2, r0
 80091c2:	4322      	orrs	r2, r4
 80091c4:	4547      	cmp	r7, r8
 80091c6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80091ca:	bf8c      	ite	hi
 80091cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80091d0:	2200      	movls	r2, #0
 80091d2:	4083      	lsls	r3, r0
 80091d4:	40ca      	lsrs	r2, r1
 80091d6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80091da:	4313      	orrs	r3, r2
 80091dc:	e7de      	b.n	800919c <__b2d+0x48>
 80091de:	ea42 0501 	orr.w	r5, r2, r1
 80091e2:	e7db      	b.n	800919c <__b2d+0x48>
 80091e4:	3ff00000 	.word	0x3ff00000

080091e8 <__d2b>:
 80091e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091ec:	460f      	mov	r7, r1
 80091ee:	2101      	movs	r1, #1
 80091f0:	ec59 8b10 	vmov	r8, r9, d0
 80091f4:	4616      	mov	r6, r2
 80091f6:	f7ff fc1b 	bl	8008a30 <_Balloc>
 80091fa:	4604      	mov	r4, r0
 80091fc:	b930      	cbnz	r0, 800920c <__d2b+0x24>
 80091fe:	4602      	mov	r2, r0
 8009200:	4b23      	ldr	r3, [pc, #140]	@ (8009290 <__d2b+0xa8>)
 8009202:	4824      	ldr	r0, [pc, #144]	@ (8009294 <__d2b+0xac>)
 8009204:	f240 310f 	movw	r1, #783	@ 0x30f
 8009208:	f000 fb5a 	bl	80098c0 <__assert_func>
 800920c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009210:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009214:	b10d      	cbz	r5, 800921a <__d2b+0x32>
 8009216:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800921a:	9301      	str	r3, [sp, #4]
 800921c:	f1b8 0300 	subs.w	r3, r8, #0
 8009220:	d023      	beq.n	800926a <__d2b+0x82>
 8009222:	4668      	mov	r0, sp
 8009224:	9300      	str	r3, [sp, #0]
 8009226:	f7ff fd14 	bl	8008c52 <__lo0bits>
 800922a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800922e:	b1d0      	cbz	r0, 8009266 <__d2b+0x7e>
 8009230:	f1c0 0320 	rsb	r3, r0, #32
 8009234:	fa02 f303 	lsl.w	r3, r2, r3
 8009238:	430b      	orrs	r3, r1
 800923a:	40c2      	lsrs	r2, r0
 800923c:	6163      	str	r3, [r4, #20]
 800923e:	9201      	str	r2, [sp, #4]
 8009240:	9b01      	ldr	r3, [sp, #4]
 8009242:	61a3      	str	r3, [r4, #24]
 8009244:	2b00      	cmp	r3, #0
 8009246:	bf0c      	ite	eq
 8009248:	2201      	moveq	r2, #1
 800924a:	2202      	movne	r2, #2
 800924c:	6122      	str	r2, [r4, #16]
 800924e:	b1a5      	cbz	r5, 800927a <__d2b+0x92>
 8009250:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009254:	4405      	add	r5, r0
 8009256:	603d      	str	r5, [r7, #0]
 8009258:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800925c:	6030      	str	r0, [r6, #0]
 800925e:	4620      	mov	r0, r4
 8009260:	b003      	add	sp, #12
 8009262:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009266:	6161      	str	r1, [r4, #20]
 8009268:	e7ea      	b.n	8009240 <__d2b+0x58>
 800926a:	a801      	add	r0, sp, #4
 800926c:	f7ff fcf1 	bl	8008c52 <__lo0bits>
 8009270:	9b01      	ldr	r3, [sp, #4]
 8009272:	6163      	str	r3, [r4, #20]
 8009274:	3020      	adds	r0, #32
 8009276:	2201      	movs	r2, #1
 8009278:	e7e8      	b.n	800924c <__d2b+0x64>
 800927a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800927e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009282:	6038      	str	r0, [r7, #0]
 8009284:	6918      	ldr	r0, [r3, #16]
 8009286:	f7ff fcc5 	bl	8008c14 <__hi0bits>
 800928a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800928e:	e7e5      	b.n	800925c <__d2b+0x74>
 8009290:	08009c1e 	.word	0x08009c1e
 8009294:	08009c8f 	.word	0x08009c8f

08009298 <__ratio>:
 8009298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800929c:	b085      	sub	sp, #20
 800929e:	e9cd 1000 	strd	r1, r0, [sp]
 80092a2:	a902      	add	r1, sp, #8
 80092a4:	f7ff ff56 	bl	8009154 <__b2d>
 80092a8:	9800      	ldr	r0, [sp, #0]
 80092aa:	a903      	add	r1, sp, #12
 80092ac:	ec55 4b10 	vmov	r4, r5, d0
 80092b0:	f7ff ff50 	bl	8009154 <__b2d>
 80092b4:	9b01      	ldr	r3, [sp, #4]
 80092b6:	6919      	ldr	r1, [r3, #16]
 80092b8:	9b00      	ldr	r3, [sp, #0]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	1ac9      	subs	r1, r1, r3
 80092be:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80092c2:	1a9b      	subs	r3, r3, r2
 80092c4:	ec5b ab10 	vmov	sl, fp, d0
 80092c8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	bfce      	itee	gt
 80092d0:	462a      	movgt	r2, r5
 80092d2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80092d6:	465a      	movle	r2, fp
 80092d8:	462f      	mov	r7, r5
 80092da:	46d9      	mov	r9, fp
 80092dc:	bfcc      	ite	gt
 80092de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80092e2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80092e6:	464b      	mov	r3, r9
 80092e8:	4652      	mov	r2, sl
 80092ea:	4620      	mov	r0, r4
 80092ec:	4639      	mov	r1, r7
 80092ee:	f7f7 fab5 	bl	800085c <__aeabi_ddiv>
 80092f2:	ec41 0b10 	vmov	d0, r0, r1
 80092f6:	b005      	add	sp, #20
 80092f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080092fc <__copybits>:
 80092fc:	3901      	subs	r1, #1
 80092fe:	b570      	push	{r4, r5, r6, lr}
 8009300:	1149      	asrs	r1, r1, #5
 8009302:	6914      	ldr	r4, [r2, #16]
 8009304:	3101      	adds	r1, #1
 8009306:	f102 0314 	add.w	r3, r2, #20
 800930a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800930e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009312:	1f05      	subs	r5, r0, #4
 8009314:	42a3      	cmp	r3, r4
 8009316:	d30c      	bcc.n	8009332 <__copybits+0x36>
 8009318:	1aa3      	subs	r3, r4, r2
 800931a:	3b11      	subs	r3, #17
 800931c:	f023 0303 	bic.w	r3, r3, #3
 8009320:	3211      	adds	r2, #17
 8009322:	42a2      	cmp	r2, r4
 8009324:	bf88      	it	hi
 8009326:	2300      	movhi	r3, #0
 8009328:	4418      	add	r0, r3
 800932a:	2300      	movs	r3, #0
 800932c:	4288      	cmp	r0, r1
 800932e:	d305      	bcc.n	800933c <__copybits+0x40>
 8009330:	bd70      	pop	{r4, r5, r6, pc}
 8009332:	f853 6b04 	ldr.w	r6, [r3], #4
 8009336:	f845 6f04 	str.w	r6, [r5, #4]!
 800933a:	e7eb      	b.n	8009314 <__copybits+0x18>
 800933c:	f840 3b04 	str.w	r3, [r0], #4
 8009340:	e7f4      	b.n	800932c <__copybits+0x30>

08009342 <__any_on>:
 8009342:	f100 0214 	add.w	r2, r0, #20
 8009346:	6900      	ldr	r0, [r0, #16]
 8009348:	114b      	asrs	r3, r1, #5
 800934a:	4298      	cmp	r0, r3
 800934c:	b510      	push	{r4, lr}
 800934e:	db11      	blt.n	8009374 <__any_on+0x32>
 8009350:	dd0a      	ble.n	8009368 <__any_on+0x26>
 8009352:	f011 011f 	ands.w	r1, r1, #31
 8009356:	d007      	beq.n	8009368 <__any_on+0x26>
 8009358:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800935c:	fa24 f001 	lsr.w	r0, r4, r1
 8009360:	fa00 f101 	lsl.w	r1, r0, r1
 8009364:	428c      	cmp	r4, r1
 8009366:	d10b      	bne.n	8009380 <__any_on+0x3e>
 8009368:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800936c:	4293      	cmp	r3, r2
 800936e:	d803      	bhi.n	8009378 <__any_on+0x36>
 8009370:	2000      	movs	r0, #0
 8009372:	bd10      	pop	{r4, pc}
 8009374:	4603      	mov	r3, r0
 8009376:	e7f7      	b.n	8009368 <__any_on+0x26>
 8009378:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800937c:	2900      	cmp	r1, #0
 800937e:	d0f5      	beq.n	800936c <__any_on+0x2a>
 8009380:	2001      	movs	r0, #1
 8009382:	e7f6      	b.n	8009372 <__any_on+0x30>

08009384 <__ascii_wctomb>:
 8009384:	4603      	mov	r3, r0
 8009386:	4608      	mov	r0, r1
 8009388:	b141      	cbz	r1, 800939c <__ascii_wctomb+0x18>
 800938a:	2aff      	cmp	r2, #255	@ 0xff
 800938c:	d904      	bls.n	8009398 <__ascii_wctomb+0x14>
 800938e:	228a      	movs	r2, #138	@ 0x8a
 8009390:	601a      	str	r2, [r3, #0]
 8009392:	f04f 30ff 	mov.w	r0, #4294967295
 8009396:	4770      	bx	lr
 8009398:	700a      	strb	r2, [r1, #0]
 800939a:	2001      	movs	r0, #1
 800939c:	4770      	bx	lr

0800939e <__sfputc_r>:
 800939e:	6893      	ldr	r3, [r2, #8]
 80093a0:	3b01      	subs	r3, #1
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	b410      	push	{r4}
 80093a6:	6093      	str	r3, [r2, #8]
 80093a8:	da08      	bge.n	80093bc <__sfputc_r+0x1e>
 80093aa:	6994      	ldr	r4, [r2, #24]
 80093ac:	42a3      	cmp	r3, r4
 80093ae:	db01      	blt.n	80093b4 <__sfputc_r+0x16>
 80093b0:	290a      	cmp	r1, #10
 80093b2:	d103      	bne.n	80093bc <__sfputc_r+0x1e>
 80093b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093b8:	f000 b9de 	b.w	8009778 <__swbuf_r>
 80093bc:	6813      	ldr	r3, [r2, #0]
 80093be:	1c58      	adds	r0, r3, #1
 80093c0:	6010      	str	r0, [r2, #0]
 80093c2:	7019      	strb	r1, [r3, #0]
 80093c4:	4608      	mov	r0, r1
 80093c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <__sfputs_r>:
 80093cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ce:	4606      	mov	r6, r0
 80093d0:	460f      	mov	r7, r1
 80093d2:	4614      	mov	r4, r2
 80093d4:	18d5      	adds	r5, r2, r3
 80093d6:	42ac      	cmp	r4, r5
 80093d8:	d101      	bne.n	80093de <__sfputs_r+0x12>
 80093da:	2000      	movs	r0, #0
 80093dc:	e007      	b.n	80093ee <__sfputs_r+0x22>
 80093de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093e2:	463a      	mov	r2, r7
 80093e4:	4630      	mov	r0, r6
 80093e6:	f7ff ffda 	bl	800939e <__sfputc_r>
 80093ea:	1c43      	adds	r3, r0, #1
 80093ec:	d1f3      	bne.n	80093d6 <__sfputs_r+0xa>
 80093ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080093f0 <_vfiprintf_r>:
 80093f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f4:	460d      	mov	r5, r1
 80093f6:	b09d      	sub	sp, #116	@ 0x74
 80093f8:	4614      	mov	r4, r2
 80093fa:	4698      	mov	r8, r3
 80093fc:	4606      	mov	r6, r0
 80093fe:	b118      	cbz	r0, 8009408 <_vfiprintf_r+0x18>
 8009400:	6a03      	ldr	r3, [r0, #32]
 8009402:	b90b      	cbnz	r3, 8009408 <_vfiprintf_r+0x18>
 8009404:	f7fd ff1a 	bl	800723c <__sinit>
 8009408:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800940a:	07d9      	lsls	r1, r3, #31
 800940c:	d405      	bmi.n	800941a <_vfiprintf_r+0x2a>
 800940e:	89ab      	ldrh	r3, [r5, #12]
 8009410:	059a      	lsls	r2, r3, #22
 8009412:	d402      	bmi.n	800941a <_vfiprintf_r+0x2a>
 8009414:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009416:	f7fe f84e 	bl	80074b6 <__retarget_lock_acquire_recursive>
 800941a:	89ab      	ldrh	r3, [r5, #12]
 800941c:	071b      	lsls	r3, r3, #28
 800941e:	d501      	bpl.n	8009424 <_vfiprintf_r+0x34>
 8009420:	692b      	ldr	r3, [r5, #16]
 8009422:	b99b      	cbnz	r3, 800944c <_vfiprintf_r+0x5c>
 8009424:	4629      	mov	r1, r5
 8009426:	4630      	mov	r0, r6
 8009428:	f000 f9e4 	bl	80097f4 <__swsetup_r>
 800942c:	b170      	cbz	r0, 800944c <_vfiprintf_r+0x5c>
 800942e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009430:	07dc      	lsls	r4, r3, #31
 8009432:	d504      	bpl.n	800943e <_vfiprintf_r+0x4e>
 8009434:	f04f 30ff 	mov.w	r0, #4294967295
 8009438:	b01d      	add	sp, #116	@ 0x74
 800943a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800943e:	89ab      	ldrh	r3, [r5, #12]
 8009440:	0598      	lsls	r0, r3, #22
 8009442:	d4f7      	bmi.n	8009434 <_vfiprintf_r+0x44>
 8009444:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009446:	f7fe f837 	bl	80074b8 <__retarget_lock_release_recursive>
 800944a:	e7f3      	b.n	8009434 <_vfiprintf_r+0x44>
 800944c:	2300      	movs	r3, #0
 800944e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009450:	2320      	movs	r3, #32
 8009452:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009456:	f8cd 800c 	str.w	r8, [sp, #12]
 800945a:	2330      	movs	r3, #48	@ 0x30
 800945c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800960c <_vfiprintf_r+0x21c>
 8009460:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009464:	f04f 0901 	mov.w	r9, #1
 8009468:	4623      	mov	r3, r4
 800946a:	469a      	mov	sl, r3
 800946c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009470:	b10a      	cbz	r2, 8009476 <_vfiprintf_r+0x86>
 8009472:	2a25      	cmp	r2, #37	@ 0x25
 8009474:	d1f9      	bne.n	800946a <_vfiprintf_r+0x7a>
 8009476:	ebba 0b04 	subs.w	fp, sl, r4
 800947a:	d00b      	beq.n	8009494 <_vfiprintf_r+0xa4>
 800947c:	465b      	mov	r3, fp
 800947e:	4622      	mov	r2, r4
 8009480:	4629      	mov	r1, r5
 8009482:	4630      	mov	r0, r6
 8009484:	f7ff ffa2 	bl	80093cc <__sfputs_r>
 8009488:	3001      	adds	r0, #1
 800948a:	f000 80a7 	beq.w	80095dc <_vfiprintf_r+0x1ec>
 800948e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009490:	445a      	add	r2, fp
 8009492:	9209      	str	r2, [sp, #36]	@ 0x24
 8009494:	f89a 3000 	ldrb.w	r3, [sl]
 8009498:	2b00      	cmp	r3, #0
 800949a:	f000 809f 	beq.w	80095dc <_vfiprintf_r+0x1ec>
 800949e:	2300      	movs	r3, #0
 80094a0:	f04f 32ff 	mov.w	r2, #4294967295
 80094a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094a8:	f10a 0a01 	add.w	sl, sl, #1
 80094ac:	9304      	str	r3, [sp, #16]
 80094ae:	9307      	str	r3, [sp, #28]
 80094b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80094b6:	4654      	mov	r4, sl
 80094b8:	2205      	movs	r2, #5
 80094ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094be:	4853      	ldr	r0, [pc, #332]	@ (800960c <_vfiprintf_r+0x21c>)
 80094c0:	f7f6 fe8e 	bl	80001e0 <memchr>
 80094c4:	9a04      	ldr	r2, [sp, #16]
 80094c6:	b9d8      	cbnz	r0, 8009500 <_vfiprintf_r+0x110>
 80094c8:	06d1      	lsls	r1, r2, #27
 80094ca:	bf44      	itt	mi
 80094cc:	2320      	movmi	r3, #32
 80094ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094d2:	0713      	lsls	r3, r2, #28
 80094d4:	bf44      	itt	mi
 80094d6:	232b      	movmi	r3, #43	@ 0x2b
 80094d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094dc:	f89a 3000 	ldrb.w	r3, [sl]
 80094e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80094e2:	d015      	beq.n	8009510 <_vfiprintf_r+0x120>
 80094e4:	9a07      	ldr	r2, [sp, #28]
 80094e6:	4654      	mov	r4, sl
 80094e8:	2000      	movs	r0, #0
 80094ea:	f04f 0c0a 	mov.w	ip, #10
 80094ee:	4621      	mov	r1, r4
 80094f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094f4:	3b30      	subs	r3, #48	@ 0x30
 80094f6:	2b09      	cmp	r3, #9
 80094f8:	d94b      	bls.n	8009592 <_vfiprintf_r+0x1a2>
 80094fa:	b1b0      	cbz	r0, 800952a <_vfiprintf_r+0x13a>
 80094fc:	9207      	str	r2, [sp, #28]
 80094fe:	e014      	b.n	800952a <_vfiprintf_r+0x13a>
 8009500:	eba0 0308 	sub.w	r3, r0, r8
 8009504:	fa09 f303 	lsl.w	r3, r9, r3
 8009508:	4313      	orrs	r3, r2
 800950a:	9304      	str	r3, [sp, #16]
 800950c:	46a2      	mov	sl, r4
 800950e:	e7d2      	b.n	80094b6 <_vfiprintf_r+0xc6>
 8009510:	9b03      	ldr	r3, [sp, #12]
 8009512:	1d19      	adds	r1, r3, #4
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	9103      	str	r1, [sp, #12]
 8009518:	2b00      	cmp	r3, #0
 800951a:	bfbb      	ittet	lt
 800951c:	425b      	neglt	r3, r3
 800951e:	f042 0202 	orrlt.w	r2, r2, #2
 8009522:	9307      	strge	r3, [sp, #28]
 8009524:	9307      	strlt	r3, [sp, #28]
 8009526:	bfb8      	it	lt
 8009528:	9204      	strlt	r2, [sp, #16]
 800952a:	7823      	ldrb	r3, [r4, #0]
 800952c:	2b2e      	cmp	r3, #46	@ 0x2e
 800952e:	d10a      	bne.n	8009546 <_vfiprintf_r+0x156>
 8009530:	7863      	ldrb	r3, [r4, #1]
 8009532:	2b2a      	cmp	r3, #42	@ 0x2a
 8009534:	d132      	bne.n	800959c <_vfiprintf_r+0x1ac>
 8009536:	9b03      	ldr	r3, [sp, #12]
 8009538:	1d1a      	adds	r2, r3, #4
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	9203      	str	r2, [sp, #12]
 800953e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009542:	3402      	adds	r4, #2
 8009544:	9305      	str	r3, [sp, #20]
 8009546:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800961c <_vfiprintf_r+0x22c>
 800954a:	7821      	ldrb	r1, [r4, #0]
 800954c:	2203      	movs	r2, #3
 800954e:	4650      	mov	r0, sl
 8009550:	f7f6 fe46 	bl	80001e0 <memchr>
 8009554:	b138      	cbz	r0, 8009566 <_vfiprintf_r+0x176>
 8009556:	9b04      	ldr	r3, [sp, #16]
 8009558:	eba0 000a 	sub.w	r0, r0, sl
 800955c:	2240      	movs	r2, #64	@ 0x40
 800955e:	4082      	lsls	r2, r0
 8009560:	4313      	orrs	r3, r2
 8009562:	3401      	adds	r4, #1
 8009564:	9304      	str	r3, [sp, #16]
 8009566:	f814 1b01 	ldrb.w	r1, [r4], #1
 800956a:	4829      	ldr	r0, [pc, #164]	@ (8009610 <_vfiprintf_r+0x220>)
 800956c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009570:	2206      	movs	r2, #6
 8009572:	f7f6 fe35 	bl	80001e0 <memchr>
 8009576:	2800      	cmp	r0, #0
 8009578:	d03f      	beq.n	80095fa <_vfiprintf_r+0x20a>
 800957a:	4b26      	ldr	r3, [pc, #152]	@ (8009614 <_vfiprintf_r+0x224>)
 800957c:	bb1b      	cbnz	r3, 80095c6 <_vfiprintf_r+0x1d6>
 800957e:	9b03      	ldr	r3, [sp, #12]
 8009580:	3307      	adds	r3, #7
 8009582:	f023 0307 	bic.w	r3, r3, #7
 8009586:	3308      	adds	r3, #8
 8009588:	9303      	str	r3, [sp, #12]
 800958a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800958c:	443b      	add	r3, r7
 800958e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009590:	e76a      	b.n	8009468 <_vfiprintf_r+0x78>
 8009592:	fb0c 3202 	mla	r2, ip, r2, r3
 8009596:	460c      	mov	r4, r1
 8009598:	2001      	movs	r0, #1
 800959a:	e7a8      	b.n	80094ee <_vfiprintf_r+0xfe>
 800959c:	2300      	movs	r3, #0
 800959e:	3401      	adds	r4, #1
 80095a0:	9305      	str	r3, [sp, #20]
 80095a2:	4619      	mov	r1, r3
 80095a4:	f04f 0c0a 	mov.w	ip, #10
 80095a8:	4620      	mov	r0, r4
 80095aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095ae:	3a30      	subs	r2, #48	@ 0x30
 80095b0:	2a09      	cmp	r2, #9
 80095b2:	d903      	bls.n	80095bc <_vfiprintf_r+0x1cc>
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d0c6      	beq.n	8009546 <_vfiprintf_r+0x156>
 80095b8:	9105      	str	r1, [sp, #20]
 80095ba:	e7c4      	b.n	8009546 <_vfiprintf_r+0x156>
 80095bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80095c0:	4604      	mov	r4, r0
 80095c2:	2301      	movs	r3, #1
 80095c4:	e7f0      	b.n	80095a8 <_vfiprintf_r+0x1b8>
 80095c6:	ab03      	add	r3, sp, #12
 80095c8:	9300      	str	r3, [sp, #0]
 80095ca:	462a      	mov	r2, r5
 80095cc:	4b12      	ldr	r3, [pc, #72]	@ (8009618 <_vfiprintf_r+0x228>)
 80095ce:	a904      	add	r1, sp, #16
 80095d0:	4630      	mov	r0, r6
 80095d2:	f7fd f9f1 	bl	80069b8 <_printf_float>
 80095d6:	4607      	mov	r7, r0
 80095d8:	1c78      	adds	r0, r7, #1
 80095da:	d1d6      	bne.n	800958a <_vfiprintf_r+0x19a>
 80095dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095de:	07d9      	lsls	r1, r3, #31
 80095e0:	d405      	bmi.n	80095ee <_vfiprintf_r+0x1fe>
 80095e2:	89ab      	ldrh	r3, [r5, #12]
 80095e4:	059a      	lsls	r2, r3, #22
 80095e6:	d402      	bmi.n	80095ee <_vfiprintf_r+0x1fe>
 80095e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095ea:	f7fd ff65 	bl	80074b8 <__retarget_lock_release_recursive>
 80095ee:	89ab      	ldrh	r3, [r5, #12]
 80095f0:	065b      	lsls	r3, r3, #25
 80095f2:	f53f af1f 	bmi.w	8009434 <_vfiprintf_r+0x44>
 80095f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095f8:	e71e      	b.n	8009438 <_vfiprintf_r+0x48>
 80095fa:	ab03      	add	r3, sp, #12
 80095fc:	9300      	str	r3, [sp, #0]
 80095fe:	462a      	mov	r2, r5
 8009600:	4b05      	ldr	r3, [pc, #20]	@ (8009618 <_vfiprintf_r+0x228>)
 8009602:	a904      	add	r1, sp, #16
 8009604:	4630      	mov	r0, r6
 8009606:	f7fd fc6f 	bl	8006ee8 <_printf_i>
 800960a:	e7e4      	b.n	80095d6 <_vfiprintf_r+0x1e6>
 800960c:	08009ce8 	.word	0x08009ce8
 8009610:	08009cf2 	.word	0x08009cf2
 8009614:	080069b9 	.word	0x080069b9
 8009618:	080093cd 	.word	0x080093cd
 800961c:	08009cee 	.word	0x08009cee

08009620 <__sflush_r>:
 8009620:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009628:	0716      	lsls	r6, r2, #28
 800962a:	4605      	mov	r5, r0
 800962c:	460c      	mov	r4, r1
 800962e:	d454      	bmi.n	80096da <__sflush_r+0xba>
 8009630:	684b      	ldr	r3, [r1, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	dc02      	bgt.n	800963c <__sflush_r+0x1c>
 8009636:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009638:	2b00      	cmp	r3, #0
 800963a:	dd48      	ble.n	80096ce <__sflush_r+0xae>
 800963c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800963e:	2e00      	cmp	r6, #0
 8009640:	d045      	beq.n	80096ce <__sflush_r+0xae>
 8009642:	2300      	movs	r3, #0
 8009644:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009648:	682f      	ldr	r7, [r5, #0]
 800964a:	6a21      	ldr	r1, [r4, #32]
 800964c:	602b      	str	r3, [r5, #0]
 800964e:	d030      	beq.n	80096b2 <__sflush_r+0x92>
 8009650:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009652:	89a3      	ldrh	r3, [r4, #12]
 8009654:	0759      	lsls	r1, r3, #29
 8009656:	d505      	bpl.n	8009664 <__sflush_r+0x44>
 8009658:	6863      	ldr	r3, [r4, #4]
 800965a:	1ad2      	subs	r2, r2, r3
 800965c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800965e:	b10b      	cbz	r3, 8009664 <__sflush_r+0x44>
 8009660:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009662:	1ad2      	subs	r2, r2, r3
 8009664:	2300      	movs	r3, #0
 8009666:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009668:	6a21      	ldr	r1, [r4, #32]
 800966a:	4628      	mov	r0, r5
 800966c:	47b0      	blx	r6
 800966e:	1c43      	adds	r3, r0, #1
 8009670:	89a3      	ldrh	r3, [r4, #12]
 8009672:	d106      	bne.n	8009682 <__sflush_r+0x62>
 8009674:	6829      	ldr	r1, [r5, #0]
 8009676:	291d      	cmp	r1, #29
 8009678:	d82b      	bhi.n	80096d2 <__sflush_r+0xb2>
 800967a:	4a2a      	ldr	r2, [pc, #168]	@ (8009724 <__sflush_r+0x104>)
 800967c:	40ca      	lsrs	r2, r1
 800967e:	07d6      	lsls	r6, r2, #31
 8009680:	d527      	bpl.n	80096d2 <__sflush_r+0xb2>
 8009682:	2200      	movs	r2, #0
 8009684:	6062      	str	r2, [r4, #4]
 8009686:	04d9      	lsls	r1, r3, #19
 8009688:	6922      	ldr	r2, [r4, #16]
 800968a:	6022      	str	r2, [r4, #0]
 800968c:	d504      	bpl.n	8009698 <__sflush_r+0x78>
 800968e:	1c42      	adds	r2, r0, #1
 8009690:	d101      	bne.n	8009696 <__sflush_r+0x76>
 8009692:	682b      	ldr	r3, [r5, #0]
 8009694:	b903      	cbnz	r3, 8009698 <__sflush_r+0x78>
 8009696:	6560      	str	r0, [r4, #84]	@ 0x54
 8009698:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800969a:	602f      	str	r7, [r5, #0]
 800969c:	b1b9      	cbz	r1, 80096ce <__sflush_r+0xae>
 800969e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80096a2:	4299      	cmp	r1, r3
 80096a4:	d002      	beq.n	80096ac <__sflush_r+0x8c>
 80096a6:	4628      	mov	r0, r5
 80096a8:	f7fe fd76 	bl	8008198 <_free_r>
 80096ac:	2300      	movs	r3, #0
 80096ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80096b0:	e00d      	b.n	80096ce <__sflush_r+0xae>
 80096b2:	2301      	movs	r3, #1
 80096b4:	4628      	mov	r0, r5
 80096b6:	47b0      	blx	r6
 80096b8:	4602      	mov	r2, r0
 80096ba:	1c50      	adds	r0, r2, #1
 80096bc:	d1c9      	bne.n	8009652 <__sflush_r+0x32>
 80096be:	682b      	ldr	r3, [r5, #0]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d0c6      	beq.n	8009652 <__sflush_r+0x32>
 80096c4:	2b1d      	cmp	r3, #29
 80096c6:	d001      	beq.n	80096cc <__sflush_r+0xac>
 80096c8:	2b16      	cmp	r3, #22
 80096ca:	d11e      	bne.n	800970a <__sflush_r+0xea>
 80096cc:	602f      	str	r7, [r5, #0]
 80096ce:	2000      	movs	r0, #0
 80096d0:	e022      	b.n	8009718 <__sflush_r+0xf8>
 80096d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096d6:	b21b      	sxth	r3, r3
 80096d8:	e01b      	b.n	8009712 <__sflush_r+0xf2>
 80096da:	690f      	ldr	r7, [r1, #16]
 80096dc:	2f00      	cmp	r7, #0
 80096de:	d0f6      	beq.n	80096ce <__sflush_r+0xae>
 80096e0:	0793      	lsls	r3, r2, #30
 80096e2:	680e      	ldr	r6, [r1, #0]
 80096e4:	bf08      	it	eq
 80096e6:	694b      	ldreq	r3, [r1, #20]
 80096e8:	600f      	str	r7, [r1, #0]
 80096ea:	bf18      	it	ne
 80096ec:	2300      	movne	r3, #0
 80096ee:	eba6 0807 	sub.w	r8, r6, r7
 80096f2:	608b      	str	r3, [r1, #8]
 80096f4:	f1b8 0f00 	cmp.w	r8, #0
 80096f8:	dde9      	ble.n	80096ce <__sflush_r+0xae>
 80096fa:	6a21      	ldr	r1, [r4, #32]
 80096fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80096fe:	4643      	mov	r3, r8
 8009700:	463a      	mov	r2, r7
 8009702:	4628      	mov	r0, r5
 8009704:	47b0      	blx	r6
 8009706:	2800      	cmp	r0, #0
 8009708:	dc08      	bgt.n	800971c <__sflush_r+0xfc>
 800970a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800970e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009712:	81a3      	strh	r3, [r4, #12]
 8009714:	f04f 30ff 	mov.w	r0, #4294967295
 8009718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800971c:	4407      	add	r7, r0
 800971e:	eba8 0800 	sub.w	r8, r8, r0
 8009722:	e7e7      	b.n	80096f4 <__sflush_r+0xd4>
 8009724:	20400001 	.word	0x20400001

08009728 <_fflush_r>:
 8009728:	b538      	push	{r3, r4, r5, lr}
 800972a:	690b      	ldr	r3, [r1, #16]
 800972c:	4605      	mov	r5, r0
 800972e:	460c      	mov	r4, r1
 8009730:	b913      	cbnz	r3, 8009738 <_fflush_r+0x10>
 8009732:	2500      	movs	r5, #0
 8009734:	4628      	mov	r0, r5
 8009736:	bd38      	pop	{r3, r4, r5, pc}
 8009738:	b118      	cbz	r0, 8009742 <_fflush_r+0x1a>
 800973a:	6a03      	ldr	r3, [r0, #32]
 800973c:	b90b      	cbnz	r3, 8009742 <_fflush_r+0x1a>
 800973e:	f7fd fd7d 	bl	800723c <__sinit>
 8009742:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d0f3      	beq.n	8009732 <_fflush_r+0xa>
 800974a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800974c:	07d0      	lsls	r0, r2, #31
 800974e:	d404      	bmi.n	800975a <_fflush_r+0x32>
 8009750:	0599      	lsls	r1, r3, #22
 8009752:	d402      	bmi.n	800975a <_fflush_r+0x32>
 8009754:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009756:	f7fd feae 	bl	80074b6 <__retarget_lock_acquire_recursive>
 800975a:	4628      	mov	r0, r5
 800975c:	4621      	mov	r1, r4
 800975e:	f7ff ff5f 	bl	8009620 <__sflush_r>
 8009762:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009764:	07da      	lsls	r2, r3, #31
 8009766:	4605      	mov	r5, r0
 8009768:	d4e4      	bmi.n	8009734 <_fflush_r+0xc>
 800976a:	89a3      	ldrh	r3, [r4, #12]
 800976c:	059b      	lsls	r3, r3, #22
 800976e:	d4e1      	bmi.n	8009734 <_fflush_r+0xc>
 8009770:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009772:	f7fd fea1 	bl	80074b8 <__retarget_lock_release_recursive>
 8009776:	e7dd      	b.n	8009734 <_fflush_r+0xc>

08009778 <__swbuf_r>:
 8009778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800977a:	460e      	mov	r6, r1
 800977c:	4614      	mov	r4, r2
 800977e:	4605      	mov	r5, r0
 8009780:	b118      	cbz	r0, 800978a <__swbuf_r+0x12>
 8009782:	6a03      	ldr	r3, [r0, #32]
 8009784:	b90b      	cbnz	r3, 800978a <__swbuf_r+0x12>
 8009786:	f7fd fd59 	bl	800723c <__sinit>
 800978a:	69a3      	ldr	r3, [r4, #24]
 800978c:	60a3      	str	r3, [r4, #8]
 800978e:	89a3      	ldrh	r3, [r4, #12]
 8009790:	071a      	lsls	r2, r3, #28
 8009792:	d501      	bpl.n	8009798 <__swbuf_r+0x20>
 8009794:	6923      	ldr	r3, [r4, #16]
 8009796:	b943      	cbnz	r3, 80097aa <__swbuf_r+0x32>
 8009798:	4621      	mov	r1, r4
 800979a:	4628      	mov	r0, r5
 800979c:	f000 f82a 	bl	80097f4 <__swsetup_r>
 80097a0:	b118      	cbz	r0, 80097aa <__swbuf_r+0x32>
 80097a2:	f04f 37ff 	mov.w	r7, #4294967295
 80097a6:	4638      	mov	r0, r7
 80097a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097aa:	6823      	ldr	r3, [r4, #0]
 80097ac:	6922      	ldr	r2, [r4, #16]
 80097ae:	1a98      	subs	r0, r3, r2
 80097b0:	6963      	ldr	r3, [r4, #20]
 80097b2:	b2f6      	uxtb	r6, r6
 80097b4:	4283      	cmp	r3, r0
 80097b6:	4637      	mov	r7, r6
 80097b8:	dc05      	bgt.n	80097c6 <__swbuf_r+0x4e>
 80097ba:	4621      	mov	r1, r4
 80097bc:	4628      	mov	r0, r5
 80097be:	f7ff ffb3 	bl	8009728 <_fflush_r>
 80097c2:	2800      	cmp	r0, #0
 80097c4:	d1ed      	bne.n	80097a2 <__swbuf_r+0x2a>
 80097c6:	68a3      	ldr	r3, [r4, #8]
 80097c8:	3b01      	subs	r3, #1
 80097ca:	60a3      	str	r3, [r4, #8]
 80097cc:	6823      	ldr	r3, [r4, #0]
 80097ce:	1c5a      	adds	r2, r3, #1
 80097d0:	6022      	str	r2, [r4, #0]
 80097d2:	701e      	strb	r6, [r3, #0]
 80097d4:	6962      	ldr	r2, [r4, #20]
 80097d6:	1c43      	adds	r3, r0, #1
 80097d8:	429a      	cmp	r2, r3
 80097da:	d004      	beq.n	80097e6 <__swbuf_r+0x6e>
 80097dc:	89a3      	ldrh	r3, [r4, #12]
 80097de:	07db      	lsls	r3, r3, #31
 80097e0:	d5e1      	bpl.n	80097a6 <__swbuf_r+0x2e>
 80097e2:	2e0a      	cmp	r6, #10
 80097e4:	d1df      	bne.n	80097a6 <__swbuf_r+0x2e>
 80097e6:	4621      	mov	r1, r4
 80097e8:	4628      	mov	r0, r5
 80097ea:	f7ff ff9d 	bl	8009728 <_fflush_r>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	d0d9      	beq.n	80097a6 <__swbuf_r+0x2e>
 80097f2:	e7d6      	b.n	80097a2 <__swbuf_r+0x2a>

080097f4 <__swsetup_r>:
 80097f4:	b538      	push	{r3, r4, r5, lr}
 80097f6:	4b29      	ldr	r3, [pc, #164]	@ (800989c <__swsetup_r+0xa8>)
 80097f8:	4605      	mov	r5, r0
 80097fa:	6818      	ldr	r0, [r3, #0]
 80097fc:	460c      	mov	r4, r1
 80097fe:	b118      	cbz	r0, 8009808 <__swsetup_r+0x14>
 8009800:	6a03      	ldr	r3, [r0, #32]
 8009802:	b90b      	cbnz	r3, 8009808 <__swsetup_r+0x14>
 8009804:	f7fd fd1a 	bl	800723c <__sinit>
 8009808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800980c:	0719      	lsls	r1, r3, #28
 800980e:	d422      	bmi.n	8009856 <__swsetup_r+0x62>
 8009810:	06da      	lsls	r2, r3, #27
 8009812:	d407      	bmi.n	8009824 <__swsetup_r+0x30>
 8009814:	2209      	movs	r2, #9
 8009816:	602a      	str	r2, [r5, #0]
 8009818:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800981c:	81a3      	strh	r3, [r4, #12]
 800981e:	f04f 30ff 	mov.w	r0, #4294967295
 8009822:	e033      	b.n	800988c <__swsetup_r+0x98>
 8009824:	0758      	lsls	r0, r3, #29
 8009826:	d512      	bpl.n	800984e <__swsetup_r+0x5a>
 8009828:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800982a:	b141      	cbz	r1, 800983e <__swsetup_r+0x4a>
 800982c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009830:	4299      	cmp	r1, r3
 8009832:	d002      	beq.n	800983a <__swsetup_r+0x46>
 8009834:	4628      	mov	r0, r5
 8009836:	f7fe fcaf 	bl	8008198 <_free_r>
 800983a:	2300      	movs	r3, #0
 800983c:	6363      	str	r3, [r4, #52]	@ 0x34
 800983e:	89a3      	ldrh	r3, [r4, #12]
 8009840:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009844:	81a3      	strh	r3, [r4, #12]
 8009846:	2300      	movs	r3, #0
 8009848:	6063      	str	r3, [r4, #4]
 800984a:	6923      	ldr	r3, [r4, #16]
 800984c:	6023      	str	r3, [r4, #0]
 800984e:	89a3      	ldrh	r3, [r4, #12]
 8009850:	f043 0308 	orr.w	r3, r3, #8
 8009854:	81a3      	strh	r3, [r4, #12]
 8009856:	6923      	ldr	r3, [r4, #16]
 8009858:	b94b      	cbnz	r3, 800986e <__swsetup_r+0x7a>
 800985a:	89a3      	ldrh	r3, [r4, #12]
 800985c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009864:	d003      	beq.n	800986e <__swsetup_r+0x7a>
 8009866:	4621      	mov	r1, r4
 8009868:	4628      	mov	r0, r5
 800986a:	f000 f893 	bl	8009994 <__smakebuf_r>
 800986e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009872:	f013 0201 	ands.w	r2, r3, #1
 8009876:	d00a      	beq.n	800988e <__swsetup_r+0x9a>
 8009878:	2200      	movs	r2, #0
 800987a:	60a2      	str	r2, [r4, #8]
 800987c:	6962      	ldr	r2, [r4, #20]
 800987e:	4252      	negs	r2, r2
 8009880:	61a2      	str	r2, [r4, #24]
 8009882:	6922      	ldr	r2, [r4, #16]
 8009884:	b942      	cbnz	r2, 8009898 <__swsetup_r+0xa4>
 8009886:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800988a:	d1c5      	bne.n	8009818 <__swsetup_r+0x24>
 800988c:	bd38      	pop	{r3, r4, r5, pc}
 800988e:	0799      	lsls	r1, r3, #30
 8009890:	bf58      	it	pl
 8009892:	6962      	ldrpl	r2, [r4, #20]
 8009894:	60a2      	str	r2, [r4, #8]
 8009896:	e7f4      	b.n	8009882 <__swsetup_r+0x8e>
 8009898:	2000      	movs	r0, #0
 800989a:	e7f7      	b.n	800988c <__swsetup_r+0x98>
 800989c:	200001a0 	.word	0x200001a0

080098a0 <_sbrk_r>:
 80098a0:	b538      	push	{r3, r4, r5, lr}
 80098a2:	4d06      	ldr	r5, [pc, #24]	@ (80098bc <_sbrk_r+0x1c>)
 80098a4:	2300      	movs	r3, #0
 80098a6:	4604      	mov	r4, r0
 80098a8:	4608      	mov	r0, r1
 80098aa:	602b      	str	r3, [r5, #0]
 80098ac:	f7f8 ffda 	bl	8002864 <_sbrk>
 80098b0:	1c43      	adds	r3, r0, #1
 80098b2:	d102      	bne.n	80098ba <_sbrk_r+0x1a>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	b103      	cbz	r3, 80098ba <_sbrk_r+0x1a>
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	bd38      	pop	{r3, r4, r5, pc}
 80098bc:	200004f0 	.word	0x200004f0

080098c0 <__assert_func>:
 80098c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098c2:	4614      	mov	r4, r2
 80098c4:	461a      	mov	r2, r3
 80098c6:	4b09      	ldr	r3, [pc, #36]	@ (80098ec <__assert_func+0x2c>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4605      	mov	r5, r0
 80098cc:	68d8      	ldr	r0, [r3, #12]
 80098ce:	b14c      	cbz	r4, 80098e4 <__assert_func+0x24>
 80098d0:	4b07      	ldr	r3, [pc, #28]	@ (80098f0 <__assert_func+0x30>)
 80098d2:	9100      	str	r1, [sp, #0]
 80098d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098d8:	4906      	ldr	r1, [pc, #24]	@ (80098f4 <__assert_func+0x34>)
 80098da:	462b      	mov	r3, r5
 80098dc:	f000 f822 	bl	8009924 <fiprintf>
 80098e0:	f000 f8b6 	bl	8009a50 <abort>
 80098e4:	4b04      	ldr	r3, [pc, #16]	@ (80098f8 <__assert_func+0x38>)
 80098e6:	461c      	mov	r4, r3
 80098e8:	e7f3      	b.n	80098d2 <__assert_func+0x12>
 80098ea:	bf00      	nop
 80098ec:	200001a0 	.word	0x200001a0
 80098f0:	08009cf9 	.word	0x08009cf9
 80098f4:	08009d06 	.word	0x08009d06
 80098f8:	08009d34 	.word	0x08009d34

080098fc <_calloc_r>:
 80098fc:	b570      	push	{r4, r5, r6, lr}
 80098fe:	fba1 5402 	umull	r5, r4, r1, r2
 8009902:	b934      	cbnz	r4, 8009912 <_calloc_r+0x16>
 8009904:	4629      	mov	r1, r5
 8009906:	f7fe fff5 	bl	80088f4 <_malloc_r>
 800990a:	4606      	mov	r6, r0
 800990c:	b928      	cbnz	r0, 800991a <_calloc_r+0x1e>
 800990e:	4630      	mov	r0, r6
 8009910:	bd70      	pop	{r4, r5, r6, pc}
 8009912:	220c      	movs	r2, #12
 8009914:	6002      	str	r2, [r0, #0]
 8009916:	2600      	movs	r6, #0
 8009918:	e7f9      	b.n	800990e <_calloc_r+0x12>
 800991a:	462a      	mov	r2, r5
 800991c:	4621      	mov	r1, r4
 800991e:	f7fd fd18 	bl	8007352 <memset>
 8009922:	e7f4      	b.n	800990e <_calloc_r+0x12>

08009924 <fiprintf>:
 8009924:	b40e      	push	{r1, r2, r3}
 8009926:	b503      	push	{r0, r1, lr}
 8009928:	4601      	mov	r1, r0
 800992a:	ab03      	add	r3, sp, #12
 800992c:	4805      	ldr	r0, [pc, #20]	@ (8009944 <fiprintf+0x20>)
 800992e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009932:	6800      	ldr	r0, [r0, #0]
 8009934:	9301      	str	r3, [sp, #4]
 8009936:	f7ff fd5b 	bl	80093f0 <_vfiprintf_r>
 800993a:	b002      	add	sp, #8
 800993c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009940:	b003      	add	sp, #12
 8009942:	4770      	bx	lr
 8009944:	200001a0 	.word	0x200001a0

08009948 <__swhatbuf_r>:
 8009948:	b570      	push	{r4, r5, r6, lr}
 800994a:	460c      	mov	r4, r1
 800994c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009950:	2900      	cmp	r1, #0
 8009952:	b096      	sub	sp, #88	@ 0x58
 8009954:	4615      	mov	r5, r2
 8009956:	461e      	mov	r6, r3
 8009958:	da0d      	bge.n	8009976 <__swhatbuf_r+0x2e>
 800995a:	89a3      	ldrh	r3, [r4, #12]
 800995c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009960:	f04f 0100 	mov.w	r1, #0
 8009964:	bf14      	ite	ne
 8009966:	2340      	movne	r3, #64	@ 0x40
 8009968:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800996c:	2000      	movs	r0, #0
 800996e:	6031      	str	r1, [r6, #0]
 8009970:	602b      	str	r3, [r5, #0]
 8009972:	b016      	add	sp, #88	@ 0x58
 8009974:	bd70      	pop	{r4, r5, r6, pc}
 8009976:	466a      	mov	r2, sp
 8009978:	f000 f848 	bl	8009a0c <_fstat_r>
 800997c:	2800      	cmp	r0, #0
 800997e:	dbec      	blt.n	800995a <__swhatbuf_r+0x12>
 8009980:	9901      	ldr	r1, [sp, #4]
 8009982:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009986:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800998a:	4259      	negs	r1, r3
 800998c:	4159      	adcs	r1, r3
 800998e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009992:	e7eb      	b.n	800996c <__swhatbuf_r+0x24>

08009994 <__smakebuf_r>:
 8009994:	898b      	ldrh	r3, [r1, #12]
 8009996:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009998:	079d      	lsls	r5, r3, #30
 800999a:	4606      	mov	r6, r0
 800999c:	460c      	mov	r4, r1
 800999e:	d507      	bpl.n	80099b0 <__smakebuf_r+0x1c>
 80099a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80099a4:	6023      	str	r3, [r4, #0]
 80099a6:	6123      	str	r3, [r4, #16]
 80099a8:	2301      	movs	r3, #1
 80099aa:	6163      	str	r3, [r4, #20]
 80099ac:	b003      	add	sp, #12
 80099ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099b0:	ab01      	add	r3, sp, #4
 80099b2:	466a      	mov	r2, sp
 80099b4:	f7ff ffc8 	bl	8009948 <__swhatbuf_r>
 80099b8:	9f00      	ldr	r7, [sp, #0]
 80099ba:	4605      	mov	r5, r0
 80099bc:	4639      	mov	r1, r7
 80099be:	4630      	mov	r0, r6
 80099c0:	f7fe ff98 	bl	80088f4 <_malloc_r>
 80099c4:	b948      	cbnz	r0, 80099da <__smakebuf_r+0x46>
 80099c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099ca:	059a      	lsls	r2, r3, #22
 80099cc:	d4ee      	bmi.n	80099ac <__smakebuf_r+0x18>
 80099ce:	f023 0303 	bic.w	r3, r3, #3
 80099d2:	f043 0302 	orr.w	r3, r3, #2
 80099d6:	81a3      	strh	r3, [r4, #12]
 80099d8:	e7e2      	b.n	80099a0 <__smakebuf_r+0xc>
 80099da:	89a3      	ldrh	r3, [r4, #12]
 80099dc:	6020      	str	r0, [r4, #0]
 80099de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099e2:	81a3      	strh	r3, [r4, #12]
 80099e4:	9b01      	ldr	r3, [sp, #4]
 80099e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80099ea:	b15b      	cbz	r3, 8009a04 <__smakebuf_r+0x70>
 80099ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099f0:	4630      	mov	r0, r6
 80099f2:	f000 f81d 	bl	8009a30 <_isatty_r>
 80099f6:	b128      	cbz	r0, 8009a04 <__smakebuf_r+0x70>
 80099f8:	89a3      	ldrh	r3, [r4, #12]
 80099fa:	f023 0303 	bic.w	r3, r3, #3
 80099fe:	f043 0301 	orr.w	r3, r3, #1
 8009a02:	81a3      	strh	r3, [r4, #12]
 8009a04:	89a3      	ldrh	r3, [r4, #12]
 8009a06:	431d      	orrs	r5, r3
 8009a08:	81a5      	strh	r5, [r4, #12]
 8009a0a:	e7cf      	b.n	80099ac <__smakebuf_r+0x18>

08009a0c <_fstat_r>:
 8009a0c:	b538      	push	{r3, r4, r5, lr}
 8009a0e:	4d07      	ldr	r5, [pc, #28]	@ (8009a2c <_fstat_r+0x20>)
 8009a10:	2300      	movs	r3, #0
 8009a12:	4604      	mov	r4, r0
 8009a14:	4608      	mov	r0, r1
 8009a16:	4611      	mov	r1, r2
 8009a18:	602b      	str	r3, [r5, #0]
 8009a1a:	f7f8 fefb 	bl	8002814 <_fstat>
 8009a1e:	1c43      	adds	r3, r0, #1
 8009a20:	d102      	bne.n	8009a28 <_fstat_r+0x1c>
 8009a22:	682b      	ldr	r3, [r5, #0]
 8009a24:	b103      	cbz	r3, 8009a28 <_fstat_r+0x1c>
 8009a26:	6023      	str	r3, [r4, #0]
 8009a28:	bd38      	pop	{r3, r4, r5, pc}
 8009a2a:	bf00      	nop
 8009a2c:	200004f0 	.word	0x200004f0

08009a30 <_isatty_r>:
 8009a30:	b538      	push	{r3, r4, r5, lr}
 8009a32:	4d06      	ldr	r5, [pc, #24]	@ (8009a4c <_isatty_r+0x1c>)
 8009a34:	2300      	movs	r3, #0
 8009a36:	4604      	mov	r4, r0
 8009a38:	4608      	mov	r0, r1
 8009a3a:	602b      	str	r3, [r5, #0]
 8009a3c:	f7f8 fefa 	bl	8002834 <_isatty>
 8009a40:	1c43      	adds	r3, r0, #1
 8009a42:	d102      	bne.n	8009a4a <_isatty_r+0x1a>
 8009a44:	682b      	ldr	r3, [r5, #0]
 8009a46:	b103      	cbz	r3, 8009a4a <_isatty_r+0x1a>
 8009a48:	6023      	str	r3, [r4, #0]
 8009a4a:	bd38      	pop	{r3, r4, r5, pc}
 8009a4c:	200004f0 	.word	0x200004f0

08009a50 <abort>:
 8009a50:	b508      	push	{r3, lr}
 8009a52:	2006      	movs	r0, #6
 8009a54:	f000 f82c 	bl	8009ab0 <raise>
 8009a58:	2001      	movs	r0, #1
 8009a5a:	f7f8 fea7 	bl	80027ac <_exit>

08009a5e <_raise_r>:
 8009a5e:	291f      	cmp	r1, #31
 8009a60:	b538      	push	{r3, r4, r5, lr}
 8009a62:	4605      	mov	r5, r0
 8009a64:	460c      	mov	r4, r1
 8009a66:	d904      	bls.n	8009a72 <_raise_r+0x14>
 8009a68:	2316      	movs	r3, #22
 8009a6a:	6003      	str	r3, [r0, #0]
 8009a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a70:	bd38      	pop	{r3, r4, r5, pc}
 8009a72:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a74:	b112      	cbz	r2, 8009a7c <_raise_r+0x1e>
 8009a76:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a7a:	b94b      	cbnz	r3, 8009a90 <_raise_r+0x32>
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	f000 f831 	bl	8009ae4 <_getpid_r>
 8009a82:	4622      	mov	r2, r4
 8009a84:	4601      	mov	r1, r0
 8009a86:	4628      	mov	r0, r5
 8009a88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a8c:	f000 b818 	b.w	8009ac0 <_kill_r>
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	d00a      	beq.n	8009aaa <_raise_r+0x4c>
 8009a94:	1c59      	adds	r1, r3, #1
 8009a96:	d103      	bne.n	8009aa0 <_raise_r+0x42>
 8009a98:	2316      	movs	r3, #22
 8009a9a:	6003      	str	r3, [r0, #0]
 8009a9c:	2001      	movs	r0, #1
 8009a9e:	e7e7      	b.n	8009a70 <_raise_r+0x12>
 8009aa0:	2100      	movs	r1, #0
 8009aa2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	4798      	blx	r3
 8009aaa:	2000      	movs	r0, #0
 8009aac:	e7e0      	b.n	8009a70 <_raise_r+0x12>
	...

08009ab0 <raise>:
 8009ab0:	4b02      	ldr	r3, [pc, #8]	@ (8009abc <raise+0xc>)
 8009ab2:	4601      	mov	r1, r0
 8009ab4:	6818      	ldr	r0, [r3, #0]
 8009ab6:	f7ff bfd2 	b.w	8009a5e <_raise_r>
 8009aba:	bf00      	nop
 8009abc:	200001a0 	.word	0x200001a0

08009ac0 <_kill_r>:
 8009ac0:	b538      	push	{r3, r4, r5, lr}
 8009ac2:	4d07      	ldr	r5, [pc, #28]	@ (8009ae0 <_kill_r+0x20>)
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	4608      	mov	r0, r1
 8009aca:	4611      	mov	r1, r2
 8009acc:	602b      	str	r3, [r5, #0]
 8009ace:	f7f8 fe5d 	bl	800278c <_kill>
 8009ad2:	1c43      	adds	r3, r0, #1
 8009ad4:	d102      	bne.n	8009adc <_kill_r+0x1c>
 8009ad6:	682b      	ldr	r3, [r5, #0]
 8009ad8:	b103      	cbz	r3, 8009adc <_kill_r+0x1c>
 8009ada:	6023      	str	r3, [r4, #0]
 8009adc:	bd38      	pop	{r3, r4, r5, pc}
 8009ade:	bf00      	nop
 8009ae0:	200004f0 	.word	0x200004f0

08009ae4 <_getpid_r>:
 8009ae4:	f7f8 be4a 	b.w	800277c <_getpid>

08009ae8 <_init>:
 8009ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aea:	bf00      	nop
 8009aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aee:	bc08      	pop	{r3}
 8009af0:	469e      	mov	lr, r3
 8009af2:	4770      	bx	lr

08009af4 <_fini>:
 8009af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009af6:	bf00      	nop
 8009af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009afa:	bc08      	pop	{r3}
 8009afc:	469e      	mov	lr, r3
 8009afe:	4770      	bx	lr
