// Seed: 3054642045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(id_5 > id_4 or posedge id_8) begin
    cover (1 == 1 || (id_6 ? id_12 : id_12) || id_12);
  end
  wire id_13;
  assign id_1#(.id_9(id_8 - 1)) = id_9 === id_5;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    module_1,
    id_4,
    id_5
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1 or negedge id_3) id_1 = id_2;
  module_0(
      id_4, id_4, id_5, id_2, id_3, id_2, id_1, id_2, id_2, id_3, id_3, id_2
  );
endmodule
