// Seed: 1987512783
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  id_4(
      .id_0((id_3)),
      .id_1(id_1),
      .id_2(1),
      .id_3(1),
      .id_4(1'b0 * 1),
      .id_5(id_3[1]),
      .id_6(1),
      .id_7(id_3),
      .id_8(1),
      .id_9(1'b0),
      .id_10(id_2 == id_1),
      .id_11(id_2),
      .id_12(1),
      .id_13(1)
  );
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3
    , id_7,
    input supply0 id_4,
    output wor id_5
);
  assign id_7 = 1 | 1'b0;
  uwire id_8 = 1'h0;
  wire  id_9;
  wire  id_10;
  id_11(
      .id_0(1 == id_7), .id_1(id_1 == 1), .id_2(1), .id_3(1)
  ); module_0(
      id_9, id_7
  );
  wire id_12;
  assign #1 id_8 = ~id_4;
endmodule
