// Seed: 641929552
module module_0 ();
  parameter id_1 = 1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd64
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wand id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  assign id_5 = 1;
  wire id_6;
  assign id_1[id_2] = id_3 | 1'h0;
  assign id_3[-1]   = 1;
  xor primCall (id_1, id_3, id_5, id_6);
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 #(
    parameter id_10 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire _id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire [id_10 : -1] id_17 = id_15;
  wire id_18;
  assign id_15 = id_2;
  wire id_19 = id_11;
  wire id_20 = id_12;
  module_0 modCall_1 ();
  wire id_21;
  ;
  assign id_4 = id_4;
  logic id_22;
  logic [-1 : -1] id_23;
  ;
endmodule
