#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Feb 12 15:12:32 2020
# Process ID: 14861
# Current directory: /home/myronm/Desktop/wupper-interlaken/firmware/scripts/interlaken_top
# Command line: vivado
# Log file: /home/myronm/Desktop/wupper-interlaken/firmware/scripts/interlaken_top/vivado.log
# Journal file: /home/myronm/Desktop/wupper-interlaken/firmware/scripts/interlaken_top/vivado.jou
#-----------------------------------------------------------
start_gui
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/crToHost_fileset.tcl
couldn't read file "../filesets/crToHost_fileset.tcl": no such file or directory
    while executing
"source ../filesets/crToHost_fileset.tcl"
    (file "./FLX709_import_vivado.tcl" line 13)
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/decoding_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/FELIX_package.vhd \
##   decoding/decoding.vhd \
##   decoding/FullToAxis.vhd \
##   decoding/8b10_dec.vhd \
##   decoding/ByteToAxiStream.vhd \
##   decoding/DecoderHDLC.vhd \
##   decoding/DecodingEpathGBT.vhd \
##   decoding/AlignmentPulseGen.vhd \
##   decoding/Decoder8b10b.vhd \
##   decoding/DecodingEgroupGBT.vhd \
##   decoding/DecodingGearBox.vhd \
##   centralRouter/pulse_fall_pw01.vhd \
##   centralRouter/pulse_pdxx_pwxx.vhd \
##   CRC20/crc.vhd \
##   centralRouter/TTCtoHost_channel.vhd \
##   decoding/DecodingGearBox.vhd \
##   AxisUtils/Axis32Fifo.vhd]
## set SIM_FILES [concat $SIM_FILES \
##   UVVMExample/tb/crc20_datagen.vhd \
##   UVVMExample/tb/crc20_tb.vhd \
##   UVVMExample/tb/DecodingGearBox_tb.vhd \
##   UVVMExample/tb/GBTLinkToHost_tb.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   axis32_fifo_bif.xci \
##   TTCtoHostFIFO.xci]
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   pcie/data_width_package_512.vhd \
##   pcie/data_width_package_256.vhd \
##   templates/pcie_package.vhd \
##   templates/dma_control.vhd \
##   packages/centralRouter_package.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd \
##   pcie/register_map_sync.vhd \
##   pcie/WupperFifos.vhd]
## set SIM_FILES [concat $SIM_FILES \
##   Wupper/wupper_tb.vhd]
## set WCFG_FILES [concat $WCFG_FILES \
##   Wupper/wupper_tb_behav.wcfg]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl \
##   ip_cores/virtex7/pcie3_ultrascale_7039_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/card_type_specific_ios.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   housekeeping/housekeeping_module.vhd \
##   housekeeping/i2c_interface.vhd \
##   housekeeping/clock_and_reset.vhd \
##   housekeeping/debug_port_module.vhd \
##   housekeeping/GenericConstantsToRegs.vhd \
##   i2c_master/i2c.vhd \
##   housekeeping/gc_multichannel_frequency_meter.vhd \
##   housekeeping/gc_pulse_synchronizer.vhd \
##   housekeeping/gc_pulse_synchronizer2.vhd \
##   housekeeping/gc_sync_ffs.vhd \
##   i2c_master/I2C_Master_PEX.vhd \
##   spi/LMK03200_spi.vhd \
##   spi/LMK03200_wrapper.vhd \
##   shared/pex_init.vhd \
##   flash/flash_wrapper.vhd \
##   flash/flash_ipcore_bnl.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
invalid command name "interlaken/axis_utils/axi_stream_package.vhd"
    while executing
"interlaken/axis_utils/axi_stream_package.vhd \
  #files"
    invoked from within
"set VHDL_FILES [concat $VHDL_FILES \
  #packages
    #axis_utils
    interlaken/axis_utils/axi_stream_package.vhd \
  #files
    #axis_utils
    inter..."
    (file "../filesets/interlaken_fileset.tcl" line 2)

    while executing
"source ../filesets/interlaken_fileset.tcl"
    (file "./FLX709_import_vivado.tcl" line 17)
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/decoding_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/FELIX_package.vhd \
##   decoding/decoding.vhd \
##   decoding/FullToAxis.vhd \
##   decoding/8b10_dec.vhd \
##   decoding/ByteToAxiStream.vhd \
##   decoding/DecoderHDLC.vhd \
##   decoding/DecodingEpathGBT.vhd \
##   decoding/AlignmentPulseGen.vhd \
##   decoding/Decoder8b10b.vhd \
##   decoding/DecodingEgroupGBT.vhd \
##   decoding/DecodingGearBox.vhd \
##   centralRouter/pulse_fall_pw01.vhd \
##   centralRouter/pulse_pdxx_pwxx.vhd \
##   CRC20/crc.vhd \
##   centralRouter/TTCtoHost_channel.vhd \
##   decoding/DecodingGearBox.vhd \
##   AxisUtils/Axis32Fifo.vhd]
## set SIM_FILES [concat $SIM_FILES \
##   UVVMExample/tb/crc20_datagen.vhd \
##   UVVMExample/tb/crc20_tb.vhd \
##   UVVMExample/tb/DecodingGearBox_tb.vhd \
##   UVVMExample/tb/GBTLinkToHost_tb.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   axis32_fifo_bif.xci \
##   TTCtoHostFIFO.xci]
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   pcie/data_width_package_512.vhd \
##   pcie/data_width_package_256.vhd \
##   templates/pcie_package.vhd \
##   templates/dma_control.vhd \
##   packages/centralRouter_package.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd \
##   pcie/register_map_sync.vhd \
##   pcie/WupperFifos.vhd]
## set SIM_FILES [concat $SIM_FILES \
##   Wupper/wupper_tb.vhd]
## set WCFG_FILES [concat $WCFG_FILES \
##   Wupper/wupper_tb_behav.wcfg]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl \
##   ip_cores/virtex7/pcie3_ultrascale_7039_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/card_type_specific_ios.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   housekeeping/housekeeping_module.vhd \
##   housekeeping/i2c_interface.vhd \
##   housekeeping/clock_and_reset.vhd \
##   housekeeping/debug_port_module.vhd \
##   housekeeping/GenericConstantsToRegs.vhd \
##   i2c_master/i2c.vhd \
##   housekeeping/gc_multichannel_frequency_meter.vhd \
##   housekeeping/gc_pulse_synchronizer.vhd \
##   housekeeping/gc_pulse_synchronizer2.vhd \
##   housekeeping/gc_sync_ffs.vhd \
##   i2c_master/I2C_Master_PEX.vhd \
##   spi/LMK03200_spi.vhd \
##   spi/LMK03200_wrapper.vhd \
##   shared/pex_init.vhd \
##   flash/flash_wrapper.vhd \
##   flash/flash_ipcore_bnl.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
can't read "XDC_FILES": no such variable
    while executing
"concat $XDC_FILES \
    firmware/contstrains/pcie_dma_top_VC709.xdc \
    firmware/contstrains/probes.xdc \
    firmware/contstrains/Core1990_Constrai..."
    invoked from within
"set XDC_FILES [concat $XDC_FILES \
    firmware/contstrains/pcie_dma_top_VC709.xdc \
    firmware/contstrains/probes.xdc \
    firmware/contstrains/Co..."
    (file "../filesets/interlaken_fileset.tcl" line 43)

    while executing
"source ../filesets/interlaken_fileset.tcl"
    (file "./FLX709_import_vivado.tcl" line 17)
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/decoding_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/FELIX_package.vhd \
##   decoding/decoding.vhd \
##   decoding/FullToAxis.vhd \
##   decoding/8b10_dec.vhd \
##   decoding/ByteToAxiStream.vhd \
##   decoding/DecoderHDLC.vhd \
##   decoding/DecodingEpathGBT.vhd \
##   decoding/AlignmentPulseGen.vhd \
##   decoding/Decoder8b10b.vhd \
##   decoding/DecodingEgroupGBT.vhd \
##   decoding/DecodingGearBox.vhd \
##   centralRouter/pulse_fall_pw01.vhd \
##   centralRouter/pulse_pdxx_pwxx.vhd \
##   CRC20/crc.vhd \
##   centralRouter/TTCtoHost_channel.vhd \
##   decoding/DecodingGearBox.vhd \
##   AxisUtils/Axis32Fifo.vhd]
## set SIM_FILES [concat $SIM_FILES \
##   UVVMExample/tb/crc20_datagen.vhd \
##   UVVMExample/tb/crc20_tb.vhd \
##   UVVMExample/tb/DecodingGearBox_tb.vhd \
##   UVVMExample/tb/GBTLinkToHost_tb.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   axis32_fifo_bif.xci \
##   TTCtoHostFIFO.xci]
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   pcie/data_width_package_512.vhd \
##   pcie/data_width_package_256.vhd \
##   templates/pcie_package.vhd \
##   templates/dma_control.vhd \
##   packages/centralRouter_package.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd \
##   pcie/register_map_sync.vhd \
##   pcie/WupperFifos.vhd]
## set SIM_FILES [concat $SIM_FILES \
##   Wupper/wupper_tb.vhd]
## set WCFG_FILES [concat $WCFG_FILES \
##   Wupper/wupper_tb_behav.wcfg]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl \
##   ip_cores/virtex7/pcie3_ultrascale_7039_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/card_type_specific_ios.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   housekeeping/housekeeping_module.vhd \
##   housekeeping/i2c_interface.vhd \
##   housekeeping/clock_and_reset.vhd \
##   housekeeping/debug_port_module.vhd \
##   housekeeping/GenericConstantsToRegs.vhd \
##   i2c_master/i2c.vhd \
##   housekeeping/gc_multichannel_frequency_meter.vhd \
##   housekeeping/gc_pulse_synchronizer.vhd \
##   housekeeping/gc_pulse_synchronizer2.vhd \
##   housekeeping/gc_sync_ffs.vhd \
##   i2c_master/I2C_Master_PEX.vhd \
##   spi/LMK03200_spi.vhd \
##   spi/LMK03200_wrapper.vhd \
##   shared/pex_init.vhd \
##   flash/flash_wrapper.vhd \
##   flash/flash_ipcore_bnl.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
ERROR: [Common 17-69] Command failed: File '/home/myronm/Desktop/wupper-interlaken/firmware/sources/packages/FELIX_package.vhd' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   pcie/data_width_package_512.vhd \
##   pcie/data_width_package_256.vhd \
##   templates/pcie_package.vhd \
##   templates/dma_control.vhd \
##   packages/centralRouter_package.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd \
##   pcie/register_map_sync.vhd \
##   pcie/WupperFifos.vhd]
## set SIM_FILES [concat $SIM_FILES \
##   Wupper/wupper_tb.vhd]
## set WCFG_FILES [concat $WCFG_FILES \
##   Wupper/wupper_tb_behav.wcfg]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl \
##   ip_cores/virtex7/pcie3_ultrascale_7039_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/card_type_specific_ios.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   housekeeping/housekeeping_module.vhd \
##   housekeeping/i2c_interface.vhd \
##   housekeeping/clock_and_reset.vhd \
##   housekeeping/debug_port_module.vhd \
##   housekeeping/GenericConstantsToRegs.vhd \
##   i2c_master/i2c.vhd \
##   housekeeping/gc_multichannel_frequency_meter.vhd \
##   housekeeping/gc_pulse_synchronizer.vhd \
##   housekeeping/gc_pulse_synchronizer2.vhd \
##   housekeeping/gc_sync_ffs.vhd \
##   i2c_master/I2C_Master_PEX.vhd \
##   spi/LMK03200_spi.vhd \
##   spi/LMK03200_wrapper.vhd \
##   shared/pex_init.vhd \
##   flash/flash_wrapper.vhd \
##   flash/flash_ipcore_bnl.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
ERROR: [Common 17-69] Command failed: File '/home/myronm/Desktop/wupper-interlaken/firmware/sources/pcie/data_width_package_512.vhd' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl \
##   ip_cores/virtex7/pcie3_ultrascale_7039_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/card_type_specific_ios.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   housekeeping/housekeeping_module.vhd \
##   housekeeping/i2c_interface.vhd \
##   housekeeping/clock_and_reset.vhd \
##   housekeeping/debug_port_module.vhd \
##   housekeeping/GenericConstantsToRegs.vhd \
##   i2c_master/i2c.vhd \
##   housekeeping/gc_multichannel_frequency_meter.vhd \
##   housekeeping/gc_pulse_synchronizer.vhd \
##   housekeeping/gc_pulse_synchronizer2.vhd \
##   housekeeping/gc_sync_ffs.vhd \
##   i2c_master/I2C_Master_PEX.vhd \
##   spi/LMK03200_spi.vhd \
##   spi/LMK03200_wrapper.vhd \
##   shared/pex_init.vhd \
##   flash/flash_wrapper.vhd \
##   flash/flash_ipcore_bnl.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
ERROR: [Common 17-69] Command failed: File '/home/myronm/Desktop/wupper-interlaken/firmware/sources/shared/card_type_specific_ios.vhd' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl \
##   ip_cores/virtex7/pcie3_ultrascale_7039_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   housekeeping/housekeeping_module.vhd \
##   housekeeping/i2c_interface.vhd \
##   housekeeping/clock_and_reset.vhd \
##   housekeeping/debug_port_module.vhd \
##   housekeeping/GenericConstantsToRegs.vhd \
##   i2c_master/i2c.vhd \
##   housekeeping/gc_multichannel_frequency_meter.vhd \
##   housekeeping/gc_pulse_synchronizer.vhd \
##   housekeeping/gc_pulse_synchronizer2.vhd \
##   housekeeping/gc_sync_ffs.vhd \
##   i2c_master/I2C_Master_PEX.vhd \
##   spi/LMK03200_spi.vhd \
##   spi/LMK03200_wrapper.vhd \
##   shared/pex_init.vhd \
##   flash/flash_wrapper.vhd \
##   flash/flash_ipcore_bnl.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
ERROR: [Common 17-69] Command failed: File '/home/myronm/Desktop/wupper-interlaken/firmware/sources/shared/xadc_drp.vhd' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl \
##   ip_cores/virtex7/pcie3_ultrascale_7039_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   housekeeping/housekeeping_module.vhd \
##   housekeeping/i2c_interface.vhd \
##   housekeeping/clock_and_reset.vhd \
##   housekeeping/debug_port_module.vhd \
##   housekeeping/GenericConstantsToRegs.vhd \
##   i2c_master/i2c.vhd \
##   housekeeping/gc_multichannel_frequency_meter.vhd \
##   housekeeping/gc_pulse_synchronizer.vhd \
##   housekeeping/gc_pulse_synchronizer2.vhd \
##   housekeeping/gc_sync_ffs.vhd \
##   i2c_master/I2C_Master_PEX.vhd \
##   spi/LMK03200_spi.vhd \
##   spi/LMK03200_wrapper.vhd \
##   shared/pex_init.vhd \
##   flash/flash_wrapper.vhd \
##   flash/flash_ipcore_bnl.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
ERROR: [Common 17-69] Command failed: File '/home/myronm/Desktop/wupper-interlaken/firmware/sources/housekeeping/housekeeping_module.vhd' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl \
##   ip_cores/virtex7/pcie3_ultrascale_7039_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   housekeeping/i2c_interface.vhd \
##   housekeeping/clock_and_reset.vhd \
##   i2c_master/i2c.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
ERROR: [Common 17-69] Command failed: File '/home/myronm/Desktop/wupper-interlaken/firmware/sources/housekeeping/i2c_interface.vhd' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl \
##   ip_cores/virtex7/pcie3_ultrascale_7039_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/housekeeping.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   shared/i2c_interface.vhd \
##   shared/i2c.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
ERROR: [Common 17-69] Command failed: File '/home/myronm/Desktop/wupper-interlaken/firmware/sources/ip_cores/virtex7/pcie3_ultrascale_7038_stub.vhdl' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/housekeeping.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   shared/i2c_interface.vhd \
##   shared/i2c.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   clk_wiz_40_0.xci \
##   clk_wiz_200_0.xci \
##   clk_wiz_156_0.xci \
##   clk_wiz_100_0.xci \
##   clk_wiz_250.xci]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set VHDL_FILES_VU37P [concat $VHDL_FILES_VU37P \
##   ip_cores/kintexUltrascale/xadc_wiz_0_stub.vhdl]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
## set VHDL_FILES_V7 [concat $VHDL_FILES_V7 \
##   ip_cores/virtex7/system_management_wiz_0_stub.vhdl]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
ERROR: [Common 17-69] Command failed: File '/home/myronm/Desktop/wupper-interlaken/firmware/sources/ip_cores/virtex7/system_management_wiz_0_stub.vhdl' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/housekeeping.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   shared/i2c_interface.vhd \
##   shared/i2c.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   ]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
## foreach VERILOG_FILE $VERILOG_FILES {
## 	read_verilog -library work ${firmware_dir}/sources/${VERILOG_FILE}
## }
## foreach XCI_FILE $XCI_FILES {
## 	import_ip ${core_dir}/${XCI_FILE}
## }
ERROR: [Coretcl 2-1074] Could not find import file '/home/myronm/Desktop/wupper-interlaken/firmware/scripts/interlaken_top/../..//sources/ip_cores/virtex7//clk_wiz_regmap.xci'
ERROR: [Common 17-69] Command failed: import IP failed in 0 out of 0 cases. See the Messages window for details.


    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_regmap.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/housekeeping.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   shared/i2c_interface.vhd \
##   shared/i2c.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   ]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
## foreach VERILOG_FILE $VERILOG_FILES {
## 	read_verilog -library work ${firmware_dir}/sources/${VERILOG_FILE}
## }
## foreach XCI_FILE $XCI_FILES {
## 	import_ip ${core_dir}/${XCI_FILE}
## }
ERROR: [Coretcl 2-1074] Could not find import file '/home/myronm/Desktop/wupper-interlaken/firmware/scripts/interlaken_top/../..//sources/ip_cores/virtex7//clk_wiz_regmap.xci'
ERROR: [Common 17-69] Command failed: import IP failed in 0 out of 0 cases. See the Messages window for details.


    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_40.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/housekeeping.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   shared/i2c_interface.vhd \
##   shared/i2c.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   ]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     firmware/simulation/crc-32_tb.vhd \
##     firmware/simulation/decoder_tb.vhd \
##     firmware/simulation/deframing_burst_tb.vhd \
##     firmware/simulation/deframing_meta.tb.vhd \
##     firmware/simulation/descrambler_tb.vhd \
##     firmware/simulation/interlaken_receiver_tb.vhd \
##     firmware/simulation/encoder_tb.vhd \
##     firmware/simulation/framing_burst_tb.vhd \
##     firmware/simulation/framing_meta_tb.vhd \
##     firmware/simulation/interlaken_transmitter_tb.vhd \
##     firmware/simulation/scrambler_tb.vhd \
##     firmware/simulation/interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     firmware/contstrains/pcie_dma_top_VC709.xdc \
##     firmware/contstrains/probes.xdc \
##     firmware/contstrains/Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
## foreach VERILOG_FILE $VERILOG_FILES {
## 	read_verilog -library work ${firmware_dir}/sources/${VERILOG_FILE}
## }
## foreach XCI_FILE $XCI_FILES {
## 	import_ip ${core_dir}/${XCI_FILE}
## }
import_ip: Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 6435.523 ; gain = 229.043 ; free physical = 125 ; free virtual = 4558
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
## foreach XDC_FILE $XDC_FILES {
## 	read_xdc -verbose ${firmware_dir}/constraints/${XDC_FILE}
## }
ERROR: [Common 17-275] File does not exist [/home/myronm/Desktop/wupper-interlaken/firmware/constraints/firmware/contstrains/pcie_dma_top_VC709.xdc]

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_40.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/housekeeping.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   shared/i2c_interface.vhd \
##   shared/i2c.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   ]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     crc-32_tb.vhd \
##     decoder_tb.vhd \
##     deframing_burst_tb.vhd \
##     deframing_meta.tb.vhd \
##     descrambler_tb.vhd \
##     interlaken_receiver_tb.vhd \
##     encoder_tb.vhd \
##     framing_burst_tb.vhd \
##     framing_meta_tb.vhd \
##     interlaken_transmitter_tb.vhd \
##     scrambler_tb.vhd \
##     interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     pcie_dma_top_VC709.xdc \
##     probes.xdc \
##     Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
## foreach VERILOG_FILE $VERILOG_FILES {
## 	read_verilog -library work ${firmware_dir}/sources/${VERILOG_FILE}
## }
## foreach XCI_FILE $XCI_FILES {
## 	import_ip ${core_dir}/${XCI_FILE}
## }
## foreach XDC_FILE $XDC_FILES {
## 	read_xdc -verbose ${firmware_dir}/constraints/${XDC_FILE}
## }
## set_property SOURCE_SET sources_1 [get_filesets sim_1]
## foreach EXCLUDE_SIM_FILE $EXCLUDE_SIM_FILES {
## 	set_property used_in_simulation false [get_files  ${firmware_dir}/sources/$EXCLUDE_SIM_FILE]
## }
## foreach SIM_FILE $SIM_FILES {
## 	add_files -fileset sim_1 -force -norecurse ${firmware_dir}/simulation/$SIM_FILE
## 	set_property library work [get_files  ${firmware_dir}/simulation/$SIM_FILE]
## 	#set_property FILE_TYPE {VHDL 2008} [get_files  ${firmware_dir}/simulation/$SIM_FILE]
## }
ERROR: [Vivado 12-172] File or Directory '/home/myronm/Desktop/wupper-interlaken/firmware/scripts/interlaken_top/../..//simulation/deframing_meta.tb.vhd' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_40.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/housekeeping.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   shared/i2c_interface.vhd \
##   shared/i2c.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   ]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     crc-32_tb.vhd \
##     decoder_tb.vhd \
##     deframing_burst_tb.vhd \
##     deframing_meta_tb.vhd \
##     descrambler_tb.vhd \
##     interlaken_receiver_tb.vhd \
##     encoder_tb.vhd \
##     framing_burst_tb.vhd \
##     framing_meta_tb.vhd \
##     interlaken_transmitter_tb.vhd \
##     scrambler_tb.vhd \
##     interlaken_interface_tb.vhd \
## ]
## set WCFG_FILES [concat $WCFG_FILES \
##      firmware/simulation/testbench_interlaken_interface_behav.wcfg \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     pcie_dma_top_VC709.xdc \
##     probes.xdc \
##     Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
## foreach VERILOG_FILE $VERILOG_FILES {
## 	read_verilog -library work ${firmware_dir}/sources/${VERILOG_FILE}
## }
## foreach XCI_FILE $XCI_FILES {
## 	import_ip ${core_dir}/${XCI_FILE}
## }
## foreach XDC_FILE $XDC_FILES {
## 	read_xdc -verbose ${firmware_dir}/constraints/${XDC_FILE}
## }
## set_property SOURCE_SET sources_1 [get_filesets sim_1]
## foreach EXCLUDE_SIM_FILE $EXCLUDE_SIM_FILES {
## 	set_property used_in_simulation false [get_files  ${firmware_dir}/sources/$EXCLUDE_SIM_FILE]
## }
## foreach SIM_FILE $SIM_FILES {
## 	add_files -fileset sim_1 -force -norecurse ${firmware_dir}/simulation/$SIM_FILE
## 	set_property library work [get_files  ${firmware_dir}/simulation/$SIM_FILE]
## 	#set_property FILE_TYPE {VHDL 2008} [get_files  ${firmware_dir}/simulation/$SIM_FILE]
## }
## foreach WCFG_FILE $WCFG_FILES {
## 	add_files -fileset sim_1 -force -norecurse ${firmware_dir}/simulation/$WCFG_FILE
## }
ERROR: [Vivado 12-172] File or Directory '/home/myronm/Desktop/wupper-interlaken/firmware/scripts/interlaken_top/../..//simulation/firmware/simulation/testbench_interlaken_interface_behav.wcfg' does not exist

    while executing
"source ../helper/vivado_import_generic.tcl"
    (file "./FLX709_import_vivado.tcl" line 19)
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
source ./FLX709_import_vivado.tcl
# source ../helper/clear_filesets.tcl
## set XCI_FILES ""
## set VHDL_FILES ""
## set VERILOG_FILES ""
## set SIM_FILES ""
## set EXCLUDE_SIM_FILES ""
## set WCFG_FILES ""
## set XCI_FILES_V7 ""
## set VHDL_FILES_V7 ""
## set SIM_FILES_V7 ""
## set XCI_FILES_KU ""
## set VHDL_FILES_KU ""
## set SIM_FILES_KU ""
## set XCI_FILES_VU9P ""
## set VHDL_FILES_VU9P ""
## set SIM_FILES_VU9P ""
## set XCI_FILES_VU37P ""
## set VHDL_FILES_VU37P ""
## set SIM_FILES_VU37P ""
## set XDC_FILES_VC709 ""
## set XDC_FILES_HTG710 ""
## set XDC_FILES_BNL711 ""
## set XDC_FILES_BNL712 ""
## set XDC_FILES_VCU128 ""
## set XDC_FILES_XUPP3R_VU9P ""
# set PROJECT_NAME FLX709_INTERLAKEN
# set BOARD_TYPE 709
# set TOPLEVEL wupper_interlaken_top
# source ../filesets/wupper_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   packages/pcie_package.vhd \
##   pcie/dma_control.vhd \
##   pcie/pcie_clocking.vhd \
##   pcie/pcie_slow_clock.vhd \
##   pcie/dma_read_write.vhd \
##   pcie/intr_ctrl.vhd \
##   pcie/wupper_core.vhd \
##   pcie/pcie_ep_wrap.vhd \
##   pcie/wupper.vhd \
##   pcie/pcie_init.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   clk_wiz_40.xci]
## set VHDL_FILES_KU [concat $VHDL_FILES_KU \
##   ip_cores/kintexUltrascale/pcie_x8_gen3_3_0_stub.vhdl]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   pcie3_ultrascale_7038.xci \
##   pcie3_ultrascale_7039.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   pcie_x8_gen3_3_0.xci\
##   fifo16KB_256bit.xci \
##   fifo128KB_256bit.xci]
## set XCI_FILES_VU9P [concat $XCI_FILES_VU9P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   fifo32KB_512bit.xci \
##   fifo256KB_512bit.xci\
##   ila_0.xci\
##   pcie4c_uscale_plus_0.xci]
# source ../filesets/housekeeping_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##   shared/housekeeping.vhd \
##   shared/xadc_drp.vhd \
##   shared/dna.vhd \
##   shared/i2c_interface.vhd \
##   shared/i2c.vhd]
## set XCI_FILES [concat $XCI_FILES \
##   I2C_RDFifo.xci \
##   I2C_WRFifo.xci \
##   ]
## set XCI_FILES_KU [concat $XCI_FILES_KU \
##   system_management_wiz_0.xci]
## set XCI_FILES_VU37P [concat $XCI_FILES_VU37P \
##   system_management_wiz_0.xci]
## set XCI_FILES_V7 [concat $XCI_FILES_V7 \
##   xadc_wiz_0.xci]
# source ../filesets/interlaken_fileset.tcl
## set VHDL_FILES [concat $VHDL_FILES \
##     interlaken/axis_utils/axi_stream_package.vhd \
##     interlaken/axis_utils/axis64Fifo.vhd \
##     interlaken/crc/crc-24.vhd \
##     interlaken/crc/crc-32.vhd \
##     interlaken/receiver/decoder.vhd \
##     interlaken/receiver/deframing_burst.vhd \
##     interlaken/receiver/deframing_meta.vhd \
##     interlaken/receiver/descrambler.vhd \
##     interlaken/receiver/interlaken_receiver.vhd \
##     interlaken/receiver/interlaken_receiver_multiChannel.vhd \
##     interlaken/transceiver/transceiver_10g_64b67b_block_sync_sm.vhd \
##     interlaken/transmitter/encoder.vhd \
##     interlaken/transmitter/framing_burst.vhd \
##     interlaken/transmitter/framing_meta.vhd \
##     interlaken/transmitter/interlaken_transmitter.vhd \
##     interlaken/transmitter/interlaken_transmitter_multiChannel.vhd \
##     interlaken/transmitter/scrambler.vhd \
##     interlaken/interface/interlaken_interface.vhd \
## ]
## set SIM_FILES [concat $SIM_FILES \
##     crc-32_tb.vhd \
##     decoder_tb.vhd \
##     deframing_burst_tb.vhd \
##     deframing_meta_tb.vhd \
##     descrambler_tb.vhd \
##     interlaken_receiver_tb.vhd \
##     encoder_tb.vhd \
##     framing_burst_tb.vhd \
##     framing_meta_tb.vhd \
##     interlaken_transmitter_tb.vhd \
##     scrambler_tb.vhd \
##     interlaken_interface_tb.vhd \
## ]
## set XDC_FILES_VC709 [concat $XDC_FILES_VC709 \
##     pcie_dma_top_VC709.xdc \
##     probes.xdc \
##     Core1990_Constraints.xdc \
## ]  
# source ../helper/vivado_import_generic.tcl
## set scriptdir [pwd]
## set firmware_dir $scriptdir/../../
## set project_dir $firmware_dir/Projects/$PROJECT_NAME
## if {$BOARD_TYPE == 711 || $BOARD_TYPE == 712} {
## 	set PART xcku115-flvf1924-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/kintexUltrascale/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_KU]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_KU]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_KU]
## } elseif {$BOARD_TYPE == 709 || $BOARD_TYPE == 710} {
## 	set PART xc7vx690tffg1761-2
## 	set core_dir $firmware_dir/sources/ip_cores/virtex7/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_V7]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_V7]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_V7]
## } elseif {$BOARD_TYPE == 128} {
## 	set PART xcvu37p-fsvh2892-2-e-es1
## 	set core_dir $firmware_dir/sources/ip_cores/VU37P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU37P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU37P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU37P]
## } elseif {$BOARD_TYPE == 800} {
## 	set PART xcvu9p-flgb2104-2-e
## 	set core_dir $firmware_dir/sources/ip_cores/VU9P/
## 	set XCI_FILES [concat $XCI_FILES $XCI_FILES_VU9P]
## 	set VHDL_FILES [concat $VHDL_FILES $VHDL_FILES_VU9P]
## 	set SIM_FILES [concat $SIM_FILES $SIM_FILES_VU9P]
## } else {
## 	puts "Error: BOARD_TYPE should be 128, 709, 710, 711 or 712"
## 	return;
## }
## if {$BOARD_TYPE == 709} {
## 	set XDC_FILES $XDC_FILES_VC709
## }
## if {$BOARD_TYPE == 710} {
## 	set XDC_FILES $XDC_FILES_HTG710
## }
## if {$BOARD_TYPE == 711} {
## 	set XDC_FILES $XDC_FILES_BNL711
## }
## if {$BOARD_TYPE == 712} {
## 	set XDC_FILES $XDC_FILES_BNL712
## }
## if {$BOARD_TYPE == 128} {
## 	set XDC_FILES $XDC_FILES_VCU128
## }
## if {$BOARD_TYPE == 800} {
## 	set XDC_FILES $XDC_FILES_XUPP3R_VU9P
## }
## close_project -quiet
## create_project -force -part $PART $PROJECT_NAME $firmware_dir/Projects/$PROJECT_NAME
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
## set_property target_language VHDL [current_project]
## set_property default_lib work [current_project]
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
## foreach VHDL_FILE $VHDL_FILES {
## 	read_vhdl -library work ${firmware_dir}/sources/${VHDL_FILE}
## 	#set_property FILE_TYPE {VHDL 2008} [get_files ${firmware_dir}/sources/${VHDL_FILE}]
## }
## foreach VERILOG_FILE $VERILOG_FILES {
## 	read_verilog -library work ${firmware_dir}/sources/${VERILOG_FILE}
## }
## foreach XCI_FILE $XCI_FILES {
## 	import_ip ${core_dir}/${XCI_FILE}
## }
## foreach XDC_FILE $XDC_FILES {
## 	read_xdc -verbose ${firmware_dir}/constraints/${XDC_FILE}
## }
## set_property SOURCE_SET sources_1 [get_filesets sim_1]
## foreach EXCLUDE_SIM_FILE $EXCLUDE_SIM_FILES {
## 	set_property used_in_simulation false [get_files  ${firmware_dir}/sources/$EXCLUDE_SIM_FILE]
## }
## foreach SIM_FILE $SIM_FILES {
## 	add_files -fileset sim_1 -force -norecurse ${firmware_dir}/simulation/$SIM_FILE
## 	set_property library work [get_files  ${firmware_dir}/simulation/$SIM_FILE]
## 	#set_property FILE_TYPE {VHDL 2008} [get_files  ${firmware_dir}/simulation/$SIM_FILE]
## }
## foreach WCFG_FILE $WCFG_FILES {
## 	add_files -fileset sim_1 -force -norecurse ${firmware_dir}/simulation/$WCFG_FILE
## }
## if {[info exists TOPLEVEL_SIM]} {
##     set_property top $TOPLEVEL_SIM [get_filesets sim_1]
## }
## update_compile_order -fileset sim_1
## set_property -name {xsim.simulate.runtime} -value {5 us} -objects [current_fileset -simset]
## close [ open $firmware_dir/constraints/felix_probes.xdc w ]
## read_xdc -verbose $firmware_dir/constraints/felix_probes.xdc
## set_property target_constrs_file $firmware_dir/constraints/felix_probes.xdc [current_fileset -constrset]
## set_property top $TOPLEVEL [current_fileset]
## upgrade_ip [get_ips]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
## generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'I2C_RDFifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'I2C_RDFifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'I2C_RDFifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'I2C_RDFifo'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'I2C_WRFifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'I2C_WRFifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'I2C_WRFifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'I2C_WRFifo'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_40'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_40'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_40'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_40'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_40'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo128KB_256bit'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo128KB_256bit'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo128KB_256bit'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo128KB_256bit'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo16KB_256bit'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo16KB_256bit'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo16KB_256bit'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo16KB_256bit'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_x8_gen3_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_x8_gen3_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_x8_gen3_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_x8_gen3_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_0'...
## export_ip_user_files -of_objects [get_ips] -no_script -force -quiet
## set xcifiles [get_files *.xci]
## foreach ip [get_ips] {
##     set run [create_ip_run [get_ips $ip]]
##     launch_run $run
## }
[Wed Feb 12 15:37:51 2020] Launched I2C_RDFifo_synth_1...
Run output will be captured here: /home/myronm/Desktop/wupper-interlaken/firmware/Projects/FLX709_INTERLAKEN/FLX709_INTERLAKEN.runs/I2C_RDFifo_synth_1/runme.log
[Wed Feb 12 15:37:51 2020] Launched I2C_WRFifo_synth_1...
Run output will be captured here: /home/myronm/Desktop/wupper-interlaken/firmware/Projects/FLX709_INTERLAKEN/FLX709_INTERLAKEN.runs/I2C_WRFifo_synth_1/runme.log
[Wed Feb 12 15:37:51 2020] Launched clk_wiz_40_synth_1...
Run output will be captured here: /home/myronm/Desktop/wupper-interlaken/firmware/Projects/FLX709_INTERLAKEN/FLX709_INTERLAKEN.runs/clk_wiz_40_synth_1/runme.log
[Wed Feb 12 15:37:51 2020] Launched fifo128KB_256bit_synth_1...
Run output will be captured here: /home/myronm/Desktop/wupper-interlaken/firmware/Projects/FLX709_INTERLAKEN/FLX709_INTERLAKEN.runs/fifo128KB_256bit_synth_1/runme.log
[Wed Feb 12 15:37:52 2020] Launched fifo16KB_256bit_synth_1...
Run output will be captured here: /home/myronm/Desktop/wupper-interlaken/firmware/Projects/FLX709_INTERLAKEN/FLX709_INTERLAKEN.runs/fifo16KB_256bit_synth_1/runme.log
[Wed Feb 12 15:37:52 2020] Launched pcie_x8_gen3_3_0_synth_1...
Run output will be captured here: /home/myronm/Desktop/wupper-interlaken/firmware/Projects/FLX709_INTERLAKEN/FLX709_INTERLAKEN.runs/pcie_x8_gen3_3_0_synth_1/runme.log
[Wed Feb 12 15:37:52 2020] Launched xadc_wiz_0_synth_1...
Run output will be captured here: /home/myronm/Desktop/wupper-interlaken/firmware/Projects/FLX709_INTERLAKEN/FLX709_INTERLAKEN.runs/xadc_wiz_0_synth_1/runme.log
## export_simulation -of_objects [get_ips] -force -quiet
# puts "INFO: Done!"
INFO: Done!
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
