
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036977                       # Number of seconds simulated
sim_ticks                                 36977349900                       # Number of ticks simulated
final_tick                               563943713085                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259399                       # Simulator instruction rate (inst/s)
host_op_rate                                   335539                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2975348                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913824                       # Number of bytes of host memory used
host_seconds                                 12427.91                       # Real time elapsed on the host
sim_insts                                  3223792580                       # Number of instructions simulated
sim_ops                                    4170048062                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2397696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       540160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1886464                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4830208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1102464                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1102464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18732                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14738                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37736                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8613                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8613                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64842289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14607861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51016744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               130626127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58847                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             159233                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29814576                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29814576                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29814576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64842289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14607861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51016744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              160440703                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88674701                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080422                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25256905                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117852                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12966371                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12128569                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277863                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89898                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31183932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172395969                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080422                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15406432                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37909118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11383266                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7216238                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15270898                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       908517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85527279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47618161     55.68%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333004      3.90%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2688787      3.14%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6543920      7.65%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1768770      2.07%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2277751      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651293      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925288      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18720305     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85527279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350499                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944139                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32621386                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7025647                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36456713                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247388                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9176143                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311837                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42165                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206095220                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79506                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9176143                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35009477                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1494015                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1998516                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34259218                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3589908                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198843163                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33034                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1487979                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2183                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278390078                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928272815                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928272815                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107694487                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41051                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23199                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9840986                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18527089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9451264                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147714                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2794244                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188041915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39529                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149401929                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294795                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64926369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198283199                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85527279                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746834                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887056                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30174791     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18332840     21.44%     56.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11834351     13.84%     70.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8852677     10.35%     80.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7649143      8.94%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3936485      4.60%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3389900      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632777      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724315      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85527279                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873848     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177107     14.41%     85.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178178     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124468396     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126778      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14826146      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7964075      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149401929                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684831                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229141                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385855070                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253008445                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145595556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150631070                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560505                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7293118                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2425488                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9176143                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         629154                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82423                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188081444                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       408533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18527089                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9451264                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22995                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          633                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1265979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191544                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457523                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147026482                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13916254                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375444                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21664501                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20743219                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7748247                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658043                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145691662                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145595556                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94878276                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267855755                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641906                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354214                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65273042                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2123024                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76351136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30122523     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20963424     27.46%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533511     11.18%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4798552      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3909504      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1581169      2.07%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1876003      2.46%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948144      1.24%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3618306      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76351136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3618306                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260815309                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385347025                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3147422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886747                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886747                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127717                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127717                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661425752                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201208542                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190200700                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88674701                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        33236968                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27135711                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2217722                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14137546                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        13104838                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3443932                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97604                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34412700                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             180538286                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           33236968                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16548770                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39161174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11565780                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5476345                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16764221                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       871309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     88379966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49218792     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3226840      3.65%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4827969      5.46%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3334687      3.77%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2333660      2.64%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2274461      2.57%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1382238      1.56%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2929811      3.32%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18851508     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     88379966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374819                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035962                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35380175                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5717905                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37406004                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       546449                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9329432                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5584984                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          332                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     216275641                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1666                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9329432                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37376945                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         514878                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2338806                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35915322                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2904579                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     209830209                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1212652                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       988068                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    294352288                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    976768504                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    976768504                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181253782                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       113098441                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37843                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18065                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8615151                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19245566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9840591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116666                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3286387                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195539004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36071                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        156207057                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       310031                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65140181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    199426569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     88379966                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767449                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.914319                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31791871     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17509733     19.81%     55.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12924444     14.62%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8470934      9.58%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8449109      9.56%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4096717      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3631921      4.11%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       677809      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       827428      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88379966                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         851312     71.27%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168745     14.13%     85.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174442     14.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130674859     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1973118      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18006      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15358126      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8182948      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     156207057                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761574                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1194499                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    402298609                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    260715678                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    151904826                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     157401556                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       489875                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7467656                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6534                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2350770                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9329432                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         265890                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50997                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195575079                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       747251                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19245566                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9840591                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18065                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1350532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1206719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2557251                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153360023                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14355515                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2847033                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22350403                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21797425                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7994888                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729468                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             151970240                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            151904826                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         98441501                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        279685587                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713057                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351972                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105386379                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129904002                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65671293                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2235507                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     79050534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643303                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172446                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30433637     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22542276     28.52%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8510207     10.77%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4772362      6.04%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4054945      5.13%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1812720      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1737008      2.20%     93.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1180234      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4007145      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     79050534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105386379                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129904002                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19267725                       # Number of memory references committed
system.switch_cpus1.commit.loads             11777908                       # Number of loads committed
system.switch_cpus1.commit.membars              18006                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18847723                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116947076                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2686837                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4007145                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270618684                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          400486043                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 294735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105386379                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129904002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105386379                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841425                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841425                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188460                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188460                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       688783997                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      211326016                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198739764                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36012                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88674701                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31574839                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27611573                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2000161                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15801968                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        15189899                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2269654                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        63514                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     37251500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175741210                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31574839                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17459553                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36171069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9816220                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4433803                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         18362901                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       792370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85661060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.169859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49489991     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1790795      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3274192      3.82%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3076691      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5065685      5.91%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5278629      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1251092      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          939983      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15494002     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85661060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356075                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981864                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        38426015                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4291657                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35004595                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       139827                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7798962                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3428179                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5737                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196576463                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1370                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7798962                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        40035903                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1600300                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       476389                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33519365                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2230137                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191411492                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        763030                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       899572                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    254093206                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    871225565                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    871225565                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165420778                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        88672403                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22505                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        11018                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5970534                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29489619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6398018                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       106985                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2162963                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181161354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        22018                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152946467                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       204679                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     54283527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    149055349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85661060                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785484                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840296                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29718270     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15954139     18.62%     53.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13934962     16.27%     69.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8522774      9.95%     79.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8922318     10.42%     89.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5251868      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2316436      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       615490      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       424803      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85661060                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         600560     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        194039     21.41%     87.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       111876     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119936622     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1203440      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        11002      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26363423     17.24%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5431980      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152946467                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724804                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             906475                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392665146                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    235467368                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147966817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153852942                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       374569                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8411888                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1021                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          469                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1565945                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7798962                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         953486                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64028                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181183372                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       212758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29489619                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6398018                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        11018                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          236                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          469                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1068773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1174832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2243605                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150096526                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     25341243                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2849939                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30641374                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22689485                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5300131                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692665                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148132297                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147966817                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90906008                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        221748675                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668647                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409951                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    111165014                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126258541                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     54925517                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        22000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2005464                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77862098                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621566                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.319346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35865320     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16479519     21.17%     67.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9228889     11.85%     79.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3120835      4.01%     83.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2993255      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1249351      1.60%     88.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3344204      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       972060      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4608665      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77862098                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    111165014                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126258541                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25909798                       # Number of memory references committed
system.switch_cpus2.commit.loads             21077725                       # Number of loads committed
system.switch_cpus2.commit.membars              11000                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19773899                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110210198                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1704927                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4608665                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254437491                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          370173648                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3013641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          111165014                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126258541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    111165014                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797685                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797685                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.253627                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.253627                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       694407258                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193905187                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      202705751                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         22000                       # number of misc regfile writes
system.l20.replacements                         18747                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727318                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28987                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.091179                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          244.459730                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.357979                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3667.337952                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6318.844339                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023873                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000914                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.358138                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617075                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53930                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53930                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19882                       # number of Writeback hits
system.l20.Writeback_hits::total                19882                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53930                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53930                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53930                       # number of overall hits
system.l20.overall_hits::total                  53930                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18732                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18746                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18732                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18746                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18732                       # number of overall misses
system.l20.overall_misses::total                18746                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1432717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2527024848                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2528457565                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1432717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2527024848                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2528457565                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1432717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2527024848                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2528457565                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72662                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72676                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19882                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19882                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72662                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72676                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72662                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72676                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257796                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.257939                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257796                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.257939                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257796                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.257939                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134904.166560                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134879.844500                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134904.166560                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134879.844500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134904.166560                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134879.844500                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3526                       # number of writebacks
system.l20.writebacks::total                     3526                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18732                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18746                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18732                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18746                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18732                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18746                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2350500299                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2351802396                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2350500299                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2351802396                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2350500299                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2351802396                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257796                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.257939                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257796                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.257939                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257796                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.257939                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125480.477205                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 125456.225115                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 125480.477205                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 125456.225115                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 125480.477205                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 125456.225115                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4237                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          317943                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14477                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.961940                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.930816                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.634723                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1958.595677                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.832614                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7783.006171                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046868                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001527                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.191269                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000277                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.760059                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30583                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30583                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9969                       # number of Writeback hits
system.l21.Writeback_hits::total                 9969                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30583                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30583                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30583                       # number of overall hits
system.l21.overall_hits::total                  30583                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4220                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4237                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4220                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4237                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4220                       # number of overall misses
system.l21.overall_misses::total                 4237                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2264411                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    533745446                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      536009857                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2264411                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    533745446                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       536009857                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2264411                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    533745446                       # number of overall miss cycles
system.l21.overall_miss_latency::total      536009857                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34803                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34820                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9969                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9969                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34803                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34820                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34803                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34820                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121254                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121683                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121254                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121683                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121254                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121683                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 133200.647059                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 126479.963507                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 126506.928723                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 133200.647059                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 126479.963507                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 126506.928723                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 133200.647059                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 126479.963507                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 126506.928723                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2738                       # number of writebacks
system.l21.writebacks::total                     2738                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4220                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4237                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4220                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4237                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4220                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4237                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2105552                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    493997241                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    496102793                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2105552                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    493997241                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    496102793                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2105552                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    493997241                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    496102793                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121254                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121683                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121254                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121683                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121254                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121683                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       123856                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117060.957583                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 117088.221147                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       123856                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 117060.957583                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 117088.221147                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       123856                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 117060.957583                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 117088.221147                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14753                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          205298                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27041                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.592101                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          414.355118                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.174589                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6135.879149                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5729.591144                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033720                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000665                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.499339                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.466275                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40314                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40314                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11360                       # number of Writeback hits
system.l22.Writeback_hits::total                11360                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40314                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40314                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40314                       # number of overall hits
system.l22.overall_hits::total                  40314                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14738                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14753                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14738                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14753                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14738                       # number of overall misses
system.l22.overall_misses::total                14753                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1699940                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1770487602                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1772187542                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1699940                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1770487602                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1772187542                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1699940                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1770487602                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1772187542                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        55052                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              55067                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11360                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11360                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        55052                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               55067                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        55052                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              55067                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.267711                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267910                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.267711                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267910                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.267711                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267910                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 120130.791288                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 120123.875957                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 120130.791288                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 120123.875957                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 120130.791288                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 120123.875957                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2349                       # number of writebacks
system.l22.writebacks::total                     2349                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14738                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14753                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14738                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14753                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14738                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14753                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1559020                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1631516698                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1633075718                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1559020                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1631516698                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1633075718                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1559020                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1631516698                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1633075718                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267711                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267910                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.267711                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267910                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.267711                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267910                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 103934.666667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110701.363686                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 110694.483698                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 103934.666667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 110701.363686                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 110694.483698                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 103934.666667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 110701.363686                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 110694.483698                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995430                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015278498                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042813.879276                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995430                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15270881                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15270881                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15270881                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15270881                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15270881                       # number of overall hits
system.cpu0.icache.overall_hits::total       15270881                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1736363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1736363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15270898                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15270898                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15270898                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15270898                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15270898                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15270898                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       102139                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       102139                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72662                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180561132                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72918                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2476.221674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515800                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484200                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900452                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099548                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568757                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568757                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561462                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561462                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561462                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561462                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157231                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157231                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157231                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157231                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157231                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157231                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8916703945                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8916703945                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8916703945                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8916703945                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8916703945                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8916703945                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725988                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718693                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718693                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718693                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718693                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014659                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014659                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008874                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008874                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008874                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008874                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56710.851836                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56710.851836                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56710.851836                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56710.851836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56710.851836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56710.851836                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19882                       # number of writebacks
system.cpu0.dcache.writebacks::total            19882                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84569                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84569                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84569                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84569                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84569                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84569                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72662                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72662                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72662                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72662                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72662                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2956302309                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2956302309                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2956302309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2956302309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2956302309                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2956302309                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004101                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004101                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40685.672139                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40685.672139                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40685.672139                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40685.672139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40685.672139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40685.672139                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.998944                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018060487                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198834.745140                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.998944                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025639                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740383                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16764201                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16764201                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16764201                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16764201                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16764201                       # number of overall hits
system.cpu1.icache.overall_hits::total       16764201                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2522555                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2522555                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2522555                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2522555                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2522555                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2522555                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16764221                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16764221                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16764221                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16764221                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16764221                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16764221                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 126127.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 126127.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 126127.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 126127.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 126127.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 126127.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2298430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2298430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2298430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2298430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2298430                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2298430                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135201.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135201.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34803                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164787822                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35059                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4700.300123                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.132989                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.867011                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902863                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097137                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10928454                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10928454                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7453805                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7453805                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18034                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18034                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18006                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18006                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18382259                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18382259                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18382259                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18382259                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69968                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69968                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69968                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69968                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69968                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69968                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2357816765                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2357816765                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2357816765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2357816765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2357816765                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2357816765                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10998422                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10998422                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7453805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7453805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18452227                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18452227                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18452227                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18452227                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006362                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006362                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33698.501672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33698.501672                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33698.501672                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33698.501672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33698.501672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33698.501672                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9969                       # number of writebacks
system.cpu1.dcache.writebacks::total             9969                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35165                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35165                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35165                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35165                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35165                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35165                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34803                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34803                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34803                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34803                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34803                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34803                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    773655998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    773655998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    773655998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    773655998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    773655998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    773655998                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22229.577852                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22229.577852                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22229.577852                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22229.577852                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22229.577852                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22229.577852                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.975382                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924347548                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1705438.280443                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.975382                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023999                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868550                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18362885                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18362885                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18362885                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18362885                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18362885                       # number of overall hits
system.cpu2.icache.overall_hits::total       18362885                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1888620                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1888620                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1888620                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1888620                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1888620                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1888620                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18362901                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18362901                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18362901                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18362901                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18362901                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18362901                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 118038.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 118038.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 118038.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1727974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1727974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1727974                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 115198.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55052                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231764750                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55308                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4190.438092                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.999541                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.000459                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.839842                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.160158                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     23015706                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23015706                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4810050                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4810050                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11021                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11021                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        11000                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        11000                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27825756                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27825756                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27825756                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27825756                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       172381                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       172381                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172381                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172381                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172381                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172381                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12564995060                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12564995060                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12564995060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12564995060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12564995060                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12564995060                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     23188087                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23188087                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4810050                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4810050                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        11021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        11021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        11000                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        11000                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27998137                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27998137                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27998137                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27998137                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007434                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007434                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006157                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006157                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006157                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006157                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 72890.835185                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72890.835185                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 72890.835185                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72890.835185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 72890.835185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72890.835185                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11360                       # number of writebacks
system.cpu2.dcache.writebacks::total            11360                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       117329                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       117329                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       117329                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       117329                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       117329                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       117329                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55052                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55052                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55052                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55052                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2062138693                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2062138693                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2062138693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2062138693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2062138693                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2062138693                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37458.015930                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37458.015930                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37458.015930                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37458.015930                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37458.015930                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37458.015930                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
