# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../proyectoVHDL.srcs/sources_1/new/async_rst_ckt.vhd" \
"../../../../proyectoVHDL.srcs/sources_1/new/my_i2c_master.vhd" \
"../../../../proyectoVHDL.srcs/sources_1/new/synchronizer.vhd" \
"../../../../proyectoVHDL.srcs/sim_1/new/Tb_nonsynth.vhd" \

# Do not sort compile order
nosort
