// Seed: 1336525133
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output supply0 id_2
);
  wire id_4;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output wor id_2,
    input wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7,
    output wor id_8,
    output supply1 id_9,
    input wor id_10,
    input uwire id_11,
    input wor id_12,
    output uwire id_13,
    output tri0 id_14,
    output wor id_15,
    input wand id_16,
    output wand id_17,
    input tri id_18,
    input tri1 id_19,
    input wor id_20,
    input tri0 id_21,
    input supply1 id_22,
    input tri id_23,
    output tri id_24,
    input supply1 id_25,
    input supply0 id_26,
    input wire id_27,
    input uwire id_28,
    output wand id_29
);
  wire id_31;
  module_0(
      id_6, id_1, id_5
  );
endmodule
