0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/dff/dff.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/dff/dff.srcs/sim_1/imports/dff/tb_dff.v,1702794273,verilog,,,,tb_dff,,,,,,,,
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/dff/dff.srcs/sources_1/imports/dff/dff.v,1702655450,verilog,,C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/dff/dff.srcs/sim_1/imports/dff/tb_dff.v,,dff,,,,,,,,
