Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Oct 19 23:59:39 2015
| Host         : savage.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ChipInterface_timing_summary_routed.rpt -rpx ChipInterface_timing_summary_routed.rpx
| Design       : ChipInterface
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: SYSCLK_P (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_reduced_reg/C (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: uart_sampling_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.449        0.000                      0                 1300        0.097        0.000                      0                 1300        1.100        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
ck/clock_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clock_clk_wiz_0_0       {0.000 18.500}       37.000          27.027          
  clk_out2_clock_clk_wiz_0_0       {0.000 100.000}      200.000         5.000           
  clkfbout_clock_clk_wiz_0_0       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ck/clock_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clock_clk_wiz_0_0            27.449        0.000                      0                 1289        0.097        0.000                      0                 1289       18.100        0.000                       0                   227  
  clk_out2_clock_clk_wiz_0_0           197.945        0.000                      0                   11        0.159        0.000                      0                   11       13.360        0.000                       0                     8  
  clkfbout_clock_clk_wiz_0_0                                                                                                                                                         3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ck/clock_i/clk_wiz_0/inst/clk_in1
  To Clock:  ck/clock_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ck/clock_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ck/clock_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_clk_wiz_0_0
  To Clock:  clk_out1_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.449ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 0.633ns (7.090%)  route 8.295ns (92.910%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 38.640 - 37.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.873     1.875    encoder/CLK
    SLICE_X170Y31        FDCE                                         r  encoder/horiz_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y31        FDCE (Prop_fdce_C_Q)         0.236     2.111 r  encoder/horiz_count_reg[2]/Q
                         net (fo=12, routed)          0.483     2.594    encoder/horiz_count[2]
    SLICE_X171Y30        LUT6 (Prop_lut6_I2_O)        0.123     2.717 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.232     2.949    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X171Y30        LUT5 (Prop_lut5_I2_O)        0.052     3.001 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.520     3.521    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X172Y26        LUT6 (Prop_lut6_I0_O)        0.136     3.657 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         6.224     9.881    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/enb
    SLICE_X113Y12        LUT6 (Prop_lut6_I1_O)        0.043     9.924 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__18/O
                         net (fo=1, routed)           0.355    10.279    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__18_n_0
    SLICE_X113Y12        LUT6 (Prop_lut6_I2_O)        0.043    10.322 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           0.482    10.803    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0
    RAMB36_X6Y2          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.638    38.640    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X6Y2          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.019    38.659    
                         clock uncertainty           -0.079    38.581    
    RAMB36_X6Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.253    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                 27.449    

Slack (MET) :             27.470ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 0.633ns (7.053%)  route 8.341ns (92.947%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 38.634 - 37.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.873     1.875    encoder/CLK
    SLICE_X170Y31        FDCE                                         r  encoder/horiz_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y31        FDCE (Prop_fdce_C_Q)         0.236     2.111 r  encoder/horiz_count_reg[2]/Q
                         net (fo=12, routed)          0.483     2.594    encoder/horiz_count[2]
    SLICE_X171Y30        LUT6 (Prop_lut6_I2_O)        0.123     2.717 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.232     2.949    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X171Y30        LUT5 (Prop_lut5_I2_O)        0.052     3.001 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.520     3.521    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X172Y26        LUT6 (Prop_lut6_I0_O)        0.136     3.657 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         6.288     9.944    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/enb
    SLICE_X116Y12        LUT6 (Prop_lut6_I1_O)        0.043     9.987 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__16/O
                         net (fo=1, routed)           0.363    10.350    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__16_n_0
    SLICE_X116Y12        LUT6 (Prop_lut6_I2_O)        0.043    10.393 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.456    10.849    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0
    RAMB36_X7Y1          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.632    38.634    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X7Y1          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.092    38.726    
                         clock uncertainty           -0.079    38.648    
    RAMB36_X7Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.320    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                 27.470    

Slack (MET) :             27.502ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 0.633ns (7.130%)  route 8.245ns (92.870%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 38.643 - 37.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.873     1.875    encoder/CLK
    SLICE_X170Y31        FDCE                                         r  encoder/horiz_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y31        FDCE (Prop_fdce_C_Q)         0.236     2.111 r  encoder/horiz_count_reg[2]/Q
                         net (fo=12, routed)          0.483     2.594    encoder/horiz_count[2]
    SLICE_X171Y30        LUT6 (Prop_lut6_I2_O)        0.123     2.717 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.232     2.949    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X171Y30        LUT5 (Prop_lut5_I2_O)        0.052     3.001 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.520     3.521    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X172Y26        LUT6 (Prop_lut6_I0_O)        0.136     3.657 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         6.114     9.770    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/enb
    SLICE_X115Y11        LUT6 (Prop_lut6_I1_O)        0.043     9.813 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__20/O
                         net (fo=1, routed)           0.276    10.090    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__20_n_0
    SLICE_X114Y11        LUT6 (Prop_lut6_I2_O)        0.043    10.133 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.621    10.753    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0
    RAMB36_X6Y1          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.641    38.643    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clkb
    RAMB36_X6Y1          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.019    38.662    
                         clock uncertainty           -0.079    38.584    
    RAMB36_X6Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.256    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.256    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 27.502    

Slack (MET) :             27.563ns  (required time - arrival time)
  Source:                 encoder/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.309ns (3.501%)  route 8.516ns (96.499%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 38.643 - 37.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.865     1.867    encoder/CLK
    SLICE_X171Y24        FDCE                                         r  encoder/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y24        FDCE (Prop_fdce_C_Q)         0.223     2.090 r  encoder/addr_reg[14]/Q
                         net (fo=172, routed)         7.212     9.302    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[14]
    SLICE_X119Y14        LUT5 (Prop_lut5_I3_O)        0.043     9.345 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_10__13/O
                         net (fo=1, routed)           0.355     9.700    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_10__13_n_0
    SLICE_X119Y14        LUT6 (Prop_lut6_I5_O)        0.043     9.743 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17/O
                         net (fo=1, routed)           0.949    10.692    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0
    RAMB36_X6Y0          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.641    38.643    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X6Y0          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.019    38.662    
                         clock uncertainty           -0.079    38.584    
    RAMB36_X6Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.256    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.256    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                 27.563    

Slack (MET) :             27.647ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 0.633ns (7.198%)  route 8.161ns (92.802%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 38.631 - 37.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.873     1.875    encoder/CLK
    SLICE_X170Y31        FDCE                                         r  encoder/horiz_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y31        FDCE (Prop_fdce_C_Q)         0.236     2.111 r  encoder/horiz_count_reg[2]/Q
                         net (fo=12, routed)          0.483     2.594    encoder/horiz_count[2]
    SLICE_X171Y30        LUT6 (Prop_lut6_I2_O)        0.123     2.717 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.232     2.949    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X171Y30        LUT5 (Prop_lut5_I2_O)        0.052     3.001 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.520     3.521    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X172Y26        LUT6 (Prop_lut6_I0_O)        0.136     3.657 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         6.276     9.932    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb
    SLICE_X117Y12        LUT6 (Prop_lut6_I1_O)        0.043     9.975 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__24/O
                         net (fo=1, routed)           0.355    10.330    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__24_n_0
    SLICE_X117Y12        LUT6 (Prop_lut6_I2_O)        0.043    10.373 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.296    10.669    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0
    RAMB36_X7Y2          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.629    38.631    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X7Y2          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.092    38.723    
                         clock uncertainty           -0.079    38.645    
    RAMB36_X7Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.317    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.317    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                 27.647    

Slack (MET) :             27.798ns  (required time - arrival time)
  Source:                 encoder/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 0.309ns (3.598%)  route 8.278ns (96.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 38.640 - 37.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.865     1.867    encoder/CLK
    SLICE_X171Y24        FDCE                                         r  encoder/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y24        FDCE (Prop_fdce_C_Q)         0.223     2.090 r  encoder/addr_reg[14]/Q
                         net (fo=172, routed)         6.841     8.931    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addrb[14]
    SLICE_X115Y22        LUT5 (Prop_lut5_I2_O)        0.043     8.974 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_10__20/O
                         net (fo=1, routed)           0.355     9.329    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_10__20_n_0
    SLICE_X115Y22        LUT6 (Prop_lut6_I5_O)        0.043     9.372 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           1.082    10.454    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0
    RAMB36_X5Y4          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.638    38.640    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.019    38.659    
                         clock uncertainty           -0.079    38.581    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.253    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                 27.798    

Slack (MET) :             28.205ns  (required time - arrival time)
  Source:                 encoder/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.174ns  (logic 0.404ns (4.942%)  route 7.770ns (95.058%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 38.633 - 37.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.865     1.867    encoder/CLK
    SLICE_X171Y24        FDCE                                         r  encoder/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y24        FDCE (Prop_fdce_C_Q)         0.223     2.090 f  encoder/addr_reg[14]/Q
                         net (fo=172, routed)         6.716     8.806    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[14]
    SLICE_X114Y22        LUT5 (Prop_lut5_I0_O)        0.047     8.853 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_8__80/O
                         net (fo=1, routed)           0.546     9.398    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_8__80_n_0
    SLICE_X114Y22        LUT6 (Prop_lut6_I1_O)        0.134     9.532 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77/O
                         net (fo=1, routed)           0.509    10.041    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77_n_0
    RAMB36_X6Y4          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.631    38.633    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X6Y4          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.019    38.652    
                         clock uncertainty           -0.079    38.574    
    RAMB36_X6Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.246    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.246    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                 28.205    

Slack (MET) :             28.245ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 0.633ns (7.795%)  route 7.488ns (92.205%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 38.628 - 37.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.873     1.875    encoder/CLK
    SLICE_X170Y31        FDCE                                         r  encoder/horiz_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y31        FDCE (Prop_fdce_C_Q)         0.236     2.111 r  encoder/horiz_count_reg[2]/Q
                         net (fo=12, routed)          0.483     2.594    encoder/horiz_count[2]
    SLICE_X171Y30        LUT6 (Prop_lut6_I2_O)        0.123     2.717 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.232     2.949    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X171Y30        LUT5 (Prop_lut5_I2_O)        0.052     3.001 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.520     3.521    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X172Y26        LUT6 (Prop_lut6_I0_O)        0.136     3.657 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         5.182     8.838    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb
    SLICE_X116Y27        LUT6 (Prop_lut6_I1_O)        0.043     8.881 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__22/O
                         net (fo=1, routed)           0.387     9.268    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_7__22_n_0
    SLICE_X116Y27        LUT6 (Prop_lut6_I0_O)        0.043     9.311 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18/O
                         net (fo=1, routed)           0.685     9.996    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0
    RAMB36_X6Y5          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.626    38.628    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X6Y5          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.019    38.647    
                         clock uncertainty           -0.079    38.569    
    RAMB36_X6Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.241    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.241    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                 28.245    

Slack (MET) :             28.388ns  (required time - arrival time)
  Source:                 encoder/horiz_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 0.633ns (7.867%)  route 7.413ns (92.133%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 38.624 - 37.000 ) 
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.873     1.875    encoder/CLK
    SLICE_X170Y31        FDCE                                         r  encoder/horiz_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y31        FDCE (Prop_fdce_C_Q)         0.236     2.111 r  encoder/horiz_count_reg[2]/Q
                         net (fo=12, routed)          0.483     2.594    encoder/horiz_count[2]
    SLICE_X171Y30        LUT6 (Prop_lut6_I2_O)        0.123     2.717 r  encoder/HDMI_TX_DE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.232     2.949    encoder/HDMI_TX_DE_OBUF_inst_i_4_n_0
    SLICE_X171Y30        LUT5 (Prop_lut5_I2_O)        0.052     3.001 r  encoder/HDMI_TX_DE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.520     3.521    encoder/HDMI_TX_DE_OBUF_inst_i_2_n_0
    SLICE_X172Y26        LUT6 (Prop_lut6_I0_O)        0.136     3.657 r  encoder/HDMI_TX_DE_OBUF_inst_i_1/O
                         net (fo=271, routed)         5.444     9.100    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/enb
    SLICE_X118Y25        LUT6 (Prop_lut6_I1_O)        0.043     9.143 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__23/O
                         net (fo=1, routed)           0.363     9.506    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_9__23_n_0
    SLICE_X118Y25        LUT6 (Prop_lut6_I2_O)        0.043     9.549 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19/O
                         net (fo=1, routed)           0.372     9.921    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0
    RAMB36_X7Y4          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.622    38.624    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X7Y4          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.092    38.716    
                         clock uncertainty           -0.079    38.638    
    RAMB36_X7Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.310    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                 28.388    

Slack (MET) :             28.394ns  (required time - arrival time)
  Source:                 encoder/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.000ns  (clk_out1_clock_clk_wiz_0_0 rise@37.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 0.408ns (5.107%)  route 7.581ns (94.893%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 38.637 - 37.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.865     1.867    encoder/CLK
    SLICE_X171Y24        FDCE                                         r  encoder/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y24        FDCE (Prop_fdce_C_Q)         0.223     2.090 f  encoder/addr_reg[14]/Q
                         net (fo=172, routed)         6.610     8.700    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[14]
    SLICE_X114Y17        LUT5 (Prop_lut5_I1_O)        0.051     8.751 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_8__21/O
                         net (fo=1, routed)           0.462     9.213    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_8__21_n_0
    SLICE_X114Y17        LUT6 (Prop_lut6_I1_O)        0.134     9.347 r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21/O
                         net (fo=1, routed)           0.509     9.856    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0
    RAMB36_X6Y3          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                     37.000    37.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    37.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791    38.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    34.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.344    36.919    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    37.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.635    38.637    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clkb
    RAMB36_X6Y3          RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.019    38.656    
                         clock uncertainty           -0.079    38.578    
    RAMB36_X6Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    38.250    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 28.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 encoder/addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.618%)  route 0.238ns (70.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.775ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.773     0.775    encoder/CLK
    SLICE_X171Y22        FDCE                                         r  encoder/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y22        FDCE (Prop_fdce_C_Q)         0.100     0.875 r  encoder/addr_reg[6]/Q
                         net (fo=87, routed)          0.238     1.113    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[6]
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.059     1.061    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.228     0.833    
    RAMB36_X10Y4         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.016    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 encoder/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.438%)  route 0.264ns (72.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.774     0.776    encoder/CLK
    SLICE_X171Y21        FDCE                                         r  encoder/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y21        FDCE (Prop_fdce_C_Q)         0.100     0.876 r  encoder/addr_reg[3]/Q
                         net (fo=87, routed)          0.264     1.140    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[3]
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.059     1.061    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.228     0.833    
    RAMB36_X10Y4         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.016    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 encoder/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.528%)  route 0.277ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.774     0.776    encoder/CLK
    SLICE_X171Y21        FDCE                                         r  encoder/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y21        FDCE (Prop_fdce_C_Q)         0.100     0.876 r  encoder/addr_reg[4]/Q
                         net (fo=87, routed)          0.277     1.153    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[4]
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.059     1.061    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.228     0.833    
    RAMB36_X10Y4         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.016    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 encoder/addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.118ns (30.237%)  route 0.272ns (69.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.775ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.773     0.775    encoder/CLK
    SLICE_X172Y22        FDCE                                         r  encoder/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y22        FDCE (Prop_fdce_C_Q)         0.118     0.893 r  encoder/addr_reg[7]/Q
                         net (fo=87, routed)          0.272     1.165    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[7]
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.059     1.061    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.228     0.833    
    RAMB36_X10Y4         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.016    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 encoder/vert_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/vert_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.171ns (71.353%)  route 0.069ns (28.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.771     0.773    encoder/CLK
    SLICE_X172Y25        FDCE                                         r  encoder/vert_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y25        FDCE (Prop_fdce_C_Q)         0.107     0.880 r  encoder/vert_count_reg[7]/Q
                         net (fo=6, routed)           0.069     0.949    encoder/vert_count[7]
    SLICE_X172Y25        LUT6 (Prop_lut6_I4_O)        0.064     1.013 r  encoder/vert_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.013    encoder/vert_count[8]_i_1_n_0
    SLICE_X172Y25        FDCE                                         r  encoder/vert_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.030     1.032    encoder/CLK
    SLICE_X172Y25        FDCE                                         r  encoder/vert_count_reg[8]/C
                         clock pessimism             -0.259     0.773    
    SLICE_X172Y25        FDCE (Hold_fdce_C_D)         0.087     0.860    encoder/vert_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 encoder/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.100ns (24.986%)  route 0.300ns (75.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.774     0.776    encoder/CLK
    SLICE_X171Y21        FDCE                                         r  encoder/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y21        FDCE (Prop_fdce_C_Q)         0.100     0.876 r  encoder/addr_reg[1]/Q
                         net (fo=87, routed)          0.300     1.176    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addrb[1]
    RAMB36_X10Y3         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.064     1.066    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X10Y3         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.228     0.838    
    RAMB36_X10Y3         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.021    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 encoder/addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.100ns (25.031%)  route 0.300ns (74.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.061ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.772     0.774    encoder/CLK
    SLICE_X171Y23        FDCE                                         r  encoder/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y23        FDCE (Prop_fdce_C_Q)         0.100     0.874 r  encoder/addr_reg[11]/Q
                         net (fo=256, routed)         0.300     1.174    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[11]
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.059     1.061    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X10Y4         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.228     0.833    
    RAMB36_X10Y4         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.016    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 encoder/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.100ns (24.517%)  route 0.308ns (75.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.775ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.773     0.775    encoder/CLK
    SLICE_X171Y22        FDCE                                         r  encoder/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y22        FDCE (Prop_fdce_C_Q)         0.100     0.875 r  encoder/addr_reg[5]/Q
                         net (fo=87, routed)          0.308     1.183    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addrb[5]
    RAMB36_X10Y3         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.064     1.066    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X10Y3         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.228     0.838    
    RAMB36_X10Y3         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.021    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 encoder/vert_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            encoder/vert_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.171ns (67.568%)  route 0.082ns (32.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.772     0.774    encoder/CLK
    SLICE_X170Y26        FDPE                                         r  encoder/vert_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y26        FDPE (Prop_fdpe_C_Q)         0.107     0.881 r  encoder/vert_count_reg[1]/Q
                         net (fo=14, routed)          0.082     0.963    encoder/vert_count[1]
    SLICE_X170Y26        LUT6 (Prop_lut6_I0_O)        0.064     1.027 r  encoder/vert_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.027    encoder/vert_count[3]_i_1_n_0
    SLICE_X170Y26        FDCE                                         r  encoder/vert_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.031     1.033    encoder/CLK
    SLICE_X170Y26        FDCE                                         r  encoder/vert_count_reg[3]/C
                         clock pessimism             -0.259     0.774    
    SLICE_X170Y26        FDCE (Hold_fdce_C_D)         0.087     0.861    encoder/vert_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 encoder/addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_clk_wiz_0_0  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk_out1_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.100ns (24.420%)  route 0.309ns (75.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         0.772     0.774    encoder/CLK
    SLICE_X171Y23        FDCE                                         r  encoder/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y23        FDCE (Prop_fdce_C_Q)         0.100     0.874 r  encoder/addr_reg[10]/Q
                         net (fo=87, routed)          0.309     1.183    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addrb[10]
    RAMB36_X10Y5         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out1_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=226, routed)         1.056     1.058    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clkb
    RAMB36_X10Y5         RAMB36E1                                     r  v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.228     0.830    
    RAMB36_X10Y5         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.013    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 18.500 }
Period(ns):         37.000
Sources:            { ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y11     v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y11     v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y7      v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y7      v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X8Y8      v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X8Y8      v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y8      v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y8      v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y13     v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         37.000      35.161     RAMB36_X7Y13     v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.000      176.360    MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X170Y31    encoder/horiz_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         18.500      18.100     SLICE_X170Y26    encoder/vert_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X172Y25    encoder/vert_count_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         18.500      18.100     SLICE_X170Y26    encoder/vert_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X172Y25    encoder/vert_count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         18.500      18.100     SLICE_X170Y31    encoder/horiz_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         18.500      18.150     SLICE_X168Y39    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         18.500      18.150     SLICE_X168Y39    v/fb/framebuffer_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X172Y22    encoder/addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X171Y23    encoder/addr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X171Y24    encoder/addr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X171Y24    encoder/addr_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X171Y24    encoder/addr_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X171Y24    encoder/addr_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X171Y21    encoder/addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X171Y21    encoder/addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X171Y21    encoder/addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X171Y21    encoder/addr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X170Y31    encoder/horiz_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         18.500      18.150     SLICE_X172Y30    encoder/horiz_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_clk_wiz_0_0
  To Clock:  clk_out2_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      197.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.945ns  (required time - arrival time)
  Source:                 clk_reduced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_reduced_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.309ns (15.570%)  route 1.676ns (84.430%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 201.581 - 200.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.718     1.720    clk
    SLICE_X45Y57         FDRE                                         r  clk_reduced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.223     1.943 r  clk_reduced_reg/Q
                         net (fo=24, routed)          0.700     2.643    clk_reduced
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.043     2.686 r  clk_reduced_i_2/O
                         net (fo=1, routed)           0.976     3.662    bus/counter_reg[3]
    SLICE_X45Y57         LUT2 (Prop_lut2_I0_O)        0.043     3.705 r  bus/clk_reduced_i_1/O
                         net (fo=1, routed)           0.000     3.705    bus_n_3
    SLICE_X45Y57         FDRE                                         r  clk_reduced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579   201.581    clk
    SLICE_X45Y57         FDRE                                         r  clk_reduced_reg/C
                         clock pessimism              0.139   201.720    
                         clock uncertainty           -0.105   201.615    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.034   201.649    clk_reduced_reg
  -------------------------------------------------------------------
                         required time                        201.650    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                197.945    

Slack (MET) :             198.571ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.266ns (26.619%)  route 0.733ns (73.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.714     1.716    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.223     1.939 f  counter_reg[1]/Q
                         net (fo=6, routed)           0.489     2.428    counter[1]
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.043     2.471 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.244     2.715    counter[4]_i_1_n_0
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.117   201.695    
                         clock uncertainty           -0.105   201.590    
    SLICE_X44Y63         FDRE (Setup_fdre_C_R)       -0.304   201.286    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        201.286    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                198.571    

Slack (MET) :             198.594ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.266ns (26.675%)  route 0.731ns (73.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.714     1.716    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.223     1.939 f  counter_reg[1]/Q
                         net (fo=6, routed)           0.489     2.428    counter[1]
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.043     2.471 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.242     2.713    counter[4]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.138   201.716    
                         clock uncertainty           -0.105   201.611    
    SLICE_X45Y63         FDRE (Setup_fdre_C_R)       -0.304   201.307    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        201.307    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                198.594    

Slack (MET) :             198.594ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.266ns (26.675%)  route 0.731ns (73.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.714     1.716    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.223     1.939 f  counter_reg[1]/Q
                         net (fo=6, routed)           0.489     2.428    counter[1]
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.043     2.471 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.242     2.713    counter[4]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.138   201.716    
                         clock uncertainty           -0.105   201.611    
    SLICE_X45Y63         FDRE (Setup_fdre_C_R)       -0.304   201.307    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        201.307    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                198.594    

Slack (MET) :             198.594ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.266ns (26.675%)  route 0.731ns (73.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.714     1.716    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.223     1.939 f  counter_reg[1]/Q
                         net (fo=6, routed)           0.489     2.428    counter[1]
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.043     2.471 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.242     2.713    counter[4]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.138   201.716    
                         clock uncertainty           -0.105   201.611    
    SLICE_X45Y63         FDRE (Setup_fdre_C_R)       -0.304   201.307    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        201.307    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                198.594    

Slack (MET) :             198.594ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.266ns (26.675%)  route 0.731ns (73.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.714     1.716    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.223     1.939 f  counter_reg[1]/Q
                         net (fo=6, routed)           0.489     2.428    counter[1]
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.043     2.471 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.242     2.713    counter[4]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.138   201.716    
                         clock uncertainty           -0.105   201.611    
    SLICE_X45Y63         FDRE (Setup_fdre_C_R)       -0.304   201.307    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        201.307    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                198.594    

Slack (MET) :             199.120ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.330ns (40.801%)  route 0.479ns (59.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.714     1.716    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.204     1.920 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.479     2.399    counter[2]
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.126     2.525 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.525    counter[3]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.138   201.716    
                         clock uncertainty           -0.105   201.611    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.033   201.644    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        201.645    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                199.120    

Slack (MET) :             199.131ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.338ns (41.082%)  route 0.485ns (58.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.714     1.716    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.204     1.920 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.485     2.405    counter[2]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.134     2.539 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.539    counter[2]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.138   201.716    
                         clock uncertainty           -0.105   201.611    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.058   201.669    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        201.669    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                199.131    

Slack (MET) :             199.133ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.342ns (41.666%)  route 0.479ns (58.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.714     1.716    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.204     1.920 r  counter_reg[2]/Q
                         net (fo=5, routed)           0.479     2.399    counter[2]
    SLICE_X45Y63         LUT5 (Prop_lut5_I0_O)        0.138     2.537 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.537    counter[4]_i_2_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.138   201.716    
                         clock uncertainty           -0.105   201.611    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.058   201.669    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        201.669    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                199.133    

Slack (MET) :             199.358ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out2_clock_clk_wiz_0_0 rise@200.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.266ns (46.573%)  route 0.305ns (53.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 201.578 - 200.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.952     1.952    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.520    -2.568 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.477    -0.091    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.714     1.716    clk
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.223     1.939 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.305     2.244    counter[0]
    SLICE_X44Y63         LUT1 (Prop_lut1_I0_O)        0.043     2.287 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.287    counter[0]_i_1_n_0
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.791   201.791    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.216   197.575 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.344   199.919    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   200.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           1.576   201.578    clk
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.138   201.716    
                         clock uncertainty           -0.105   201.611    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.034   201.645    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        201.646    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                199.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.130ns (53.075%)  route 0.115ns (46.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.100     0.839 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.115     0.954    counter[0]
    SLICE_X45Y63         LUT3 (Prop_lut3_I0_O)        0.030     0.984 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.984    counter[2]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.230     0.750    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.075     0.825    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.689%)  route 0.115ns (47.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.100     0.839 r  counter_reg[0]/Q
                         net (fo=7, routed)           0.115     0.954    counter[0]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.028     0.982 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.982    counter[1]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.230     0.750    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.060     0.810    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.130ns (46.438%)  route 0.150ns (53.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.100     0.839 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.150     0.989    counter[1]
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.030     1.019 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.019    counter[4]_i_2_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.241     0.739    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.075     0.814    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.053%)  route 0.150ns (53.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.100     0.839 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.150     0.989    counter[1]
    SLICE_X45Y63         LUT4 (Prop_lut4_I0_O)        0.028     1.017 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.017    counter[3]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.241     0.739    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.060     0.799    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.788%)  route 0.171ns (57.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.100     0.839 f  counter_reg[0]/Q
                         net (fo=7, routed)           0.171     1.010    counter[0]
    SLICE_X44Y63         LUT1 (Prop_lut1_I0_O)        0.028     1.038 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.038    counter[0]_i_1_n_0
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.241     0.739    
    SLICE_X44Y63         FDRE (Hold_fdre_C_D)         0.060     0.799    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.155ns (43.513%)  route 0.201ns (56.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.091     0.830 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.091     0.921    counter[4]
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.064     0.985 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.110     1.095    counter[4]_i_1_n_0
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X44Y63         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.230     0.750    
    SLICE_X44Y63         FDRE (Hold_fdre_C_R)        -0.014     0.736    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.155ns (43.771%)  route 0.199ns (56.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.091     0.830 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.091     0.921    counter[4]
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.064     0.985 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.108     1.093    counter[4]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.241     0.739    
    SLICE_X45Y63         FDRE (Hold_fdre_C_R)        -0.014     0.725    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.155ns (43.771%)  route 0.199ns (56.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.091     0.830 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.091     0.921    counter[4]
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.064     0.985 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.108     1.093    counter[4]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.241     0.739    
    SLICE_X45Y63         FDRE (Hold_fdre_C_R)        -0.014     0.725    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.155ns (43.771%)  route 0.199ns (56.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.091     0.830 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.091     0.921    counter[4]
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.064     0.985 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.108     1.093    counter[4]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.241     0.739    
    SLICE_X45Y63         FDRE (Hold_fdre_C_R)        -0.014     0.725    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out2_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.155ns (43.771%)  route 0.199ns (56.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          0.768     0.768    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.925    -1.157 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.133    -0.024    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.737     0.739    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.091     0.830 r  counter_reg[4]/Q
                         net (fo=3, routed)           0.091     0.921    counter[4]
    SLICE_X45Y63         LUT5 (Prop_lut5_I2_O)        0.064     0.985 r  counter[4]_i_1/O
                         net (fo=5, routed)           0.108     1.093    counter[4]_i_1_n_0
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sysclk_BUFG_inst/O
                         net (fo=13, routed)          1.038     1.038    ck/clock_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.267    -1.229 r  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.201    -0.028    ck/clock_i/clk_wiz_0/inst/clk_out2_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.002 r  ck/clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6, routed)           0.978     0.980    clk
    SLICE_X45Y63         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.241     0.739    
    SLICE_X45Y63         FDRE (Hold_fdre_C_R)        -0.014     0.725    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         200.000     198.592    BUFGCTRL_X0Y2    ck/clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         200.000     198.929    MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X45Y63     counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         200.000     199.250    SLICE_X45Y63     counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X45Y57     clk_reduced_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X44Y63     counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X45Y63     counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         200.000     199.300    SLICE_X45Y63     counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X45Y63     counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X45Y63     counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X45Y63     counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         100.000     99.600     SLICE_X45Y63     counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y57     clk_reduced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y57     clk_reduced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X44Y63     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y63     counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y63     counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X44Y63     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y57     clk_reduced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X44Y63     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X44Y63     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y63     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y63     counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y63     counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y63     counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y63     counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y63     counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         100.000     99.650     SLICE_X45Y63     counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_clk_wiz_0_0
  To Clock:  clkfbout_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.592      BUFGCTRL_X0Y3    ck/clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  ck/clock_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



