#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May  7 20:33:58 2018
# Process ID: 3612
# Current directory: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/wr_data_synth_1
# Command line: vivado.exe -log wr_data.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wr_data.tcl
# Log file: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/wr_data_synth_1/wr_data.vds
# Journal file: F:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.runs/wr_data_synth_1\vivado.jou
#-----------------------------------------------------------
source wr_data.tcl -notrace
