// Seed: 478254790
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_22;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri1 id_15,
    output tri0 id_16,
    input supply1 id_17,
    output supply0 id_18
);
  wire id_20;
  nor (id_6, id_10, id_13, id_20, id_4, id_17, id_14, id_8, id_12, id_7, id_15, id_5, id_3);
  module_0(
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
