# MultiplierEvaluation
VHDL code of 3 different multiplier circuits with varying degrees of sequential behaviour.

# Paper
```
@INPROCEEDINGS{8645854, 
author={O. E. {Perez-Cham} and C. S. {Montalvo} and A. S. {Nunez-Varela} and C. {Puente} and L. J. {Ontanon-Garcia}}, 
booktitle={2018 6th International Conference in Software Engineering Research and Innovation (CONISOFT)}, 
title={Source Code Metrics to Predict the Properties of FPGA/VHDL-Based Synthesized Products}, 
year={2018}, 
volume={}, 
number={}, 
pages={93-98}, 
keywords={field programmable gate arrays;hardware description languages;object-oriented programming;software metrics;source code (software);very high speed integrated circuits;source code metrics;FPGA/VHDL-based synthesized products;object oriented source code;Very High Speed Integrated Circuit Hardware Description Language;field programmable gate array;Measurement;Hardware design languages;Field programmable gate arrays;Hardware;Table lookup;Registers;Throughput}, 
doi={10.1109/CONISOFT.2018.8645854}, 
ISSN={}, 
month={Oct},}
```
