Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelTest_isim_beh.exe" -prj "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelTest_beh.prj" "work.TopLevelTest" 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf" into library work
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf" into library work
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelTest.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity UARTReceiverVHDL [uartreceivervhdl_default]
Compiling architecture behavioral of entity SevenSegDriverVHDL [sevensegdrivervhdl_default]
Compiling architecture behavioral of entity TopLevel [toplevel_default]
Compiling architecture behavior of entity topleveltest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevelTest_isim_beh.exe
Fuse Memory Usage: 46176 KB
Fuse CPU Usage: 609 ms
