Yosys 




This flow takes your Verilog code and converts it into a gate-level netlist, which is a structural description of your circuit using standard cells from the specified library. The process includes synthesis, optimization, and technology mapping to prepare the design for physical implementation.

<table>
  <tr>
    <th>Tool</th>
    <th>Purpose</th>
    <th>Status</th>
  </tr>
  <tr>
    <td>âš¡ Icarus Verilog + GTKWave</td>
    <td>Verilog simulation & waveform analysis</td>
    <td>âœ”ï¸ Verified</td>
  </tr>
  <tr>
    <td>ğŸ”§ Yosys</td>
    <td>RTL Synthesis</td>
    <td>âœ”ï¸ Verified</td>
  </tr>
</table>
