verilog xil_defaultlib --include "../../../../AWSteria_ClockDiv.srcs/sources_1/bd/ClockDiv_Block_Design/ipshared/c923" \
"../../../bd/ClockDiv_Block_Design/ip/ClockDiv_Block_Design_clk_wiz_0_0/ClockDiv_Block_Design_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/ClockDiv_Block_Design/ip/ClockDiv_Block_Design_clk_wiz_0_0/ClockDiv_Block_Design_clk_wiz_0_0.v" \
"../../../bd/ClockDiv_Block_Design/sim/ClockDiv_Block_Design.v" \

verilog xil_defaultlib "glbl.v"

nosort
