// Seed: 2998774112
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output tri0 id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  assign id_10 = -1'b0 >= id_14;
  assign id_5  = 1;
  wire [-1 'b0 : -1 'h0] id_15;
endmodule
module module_1 (
    output wand id_0
    , id_3,
    output wire id_1
    , id_4
);
  assign id_4 = id_3;
  parameter id_5 = 1;
  id_6 :
  assert property (@(posedge id_3) -1)
  else $clog2(27);
  ;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_4,
      id_3
  );
endmodule
