0.6
2019.2
Nov  6 2019
21:57:16
D:/Practice/LAB RESOURCES_UART/AHB_UART/AHBUART.v,1674494109,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/CORTEXM0DAP.v,,AHBUART,,,,,,,,
D:/Practice/LAB RESOURCES_UART/AHB_UART/baudgen.v,1674494109,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/cm0_dbg_reset_sync.v,,BAUDGEN,,,,,,,,
D:/Practice/LAB RESOURCES_UART/AHB_UART/fifo.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/AHB_UART/uart_rx.v,,FIFO,,,,,,,,
D:/Practice/LAB RESOURCES_UART/AHB_UART/uart_rx.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/AHB_UART/uart_tx.v,,UART_RX,,,,,,,,
D:/Practice/LAB RESOURCES_UART/AHB_UART/uart_tx.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCES/tb_uart.v,,UART_TX,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCES/AHB2BRAM.v,1674498802,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCES/AHBDCD.v,,AHB2MEM,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCES/AHBDCD.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCES/AHBLITE_SYS.v,,AHBDCD,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCES/AHBLITE_SYS.v,1674498214,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCES/AHBMUX.v,,AHBLITE_SYS,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCES/AHBMUX.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/AHB_UART/AHBUART.v,,AHBMUX,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCES/tb_uart.v,1674494110,verilog,,,,tb,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/CORTEXM0DAP.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/CORTEXM0DS.v,,CORTEXM0DAP,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/CORTEXM0DS.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/CORTEXM0INTEGRATION.v,,CORTEXM0DS,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/CORTEXM0INTEGRATION.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/AHB_UART/baudgen.v,,CORTEXM0INTEGRATION,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/cm0_dbg_reset_sync.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/cortexm0_wic.v,,cm0_dbg_reset_sync,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/cortexm0_wic.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/cortexm0ds_logic.v,,cortexm0_wic,,,,,,,,
D:/Practice/LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/cortexm0ds_logic.v,1674494110,verilog,,D:/Practice/LAB RESOURCES_UART/AHB_UART/fifo.v,,cortexm0ds_logic,,,,,,,,
D:/Practice/uart_arm_interface/uart_arm_interface.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
