{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 16:58:17 2024 " "Info: Processing started: Sun Jun 30 16:58:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[0\] " "Warning: Node \"port_io:inst8\|latch\[0\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[0\] " "Warning: Node \"port_io:inst4\|latch\[0\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[2\] " "Warning: Node \"port_io:inst8\|latch\[2\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[2\] " "Warning: Node \"port_io:inst4\|latch\[2\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[1\] " "Warning: Node \"port_io:inst8\|latch\[1\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[1\] " "Warning: Node \"port_io:inst4\|latch\[1\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[7\] " "Warning: Node \"port_io:inst4\|latch\[7\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[7\] " "Warning: Node \"port_io:inst8\|latch\[7\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[3\] " "Warning: Node \"port_io:inst4\|latch\[3\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[3\] " "Warning: Node \"port_io:inst8\|latch\[3\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[4\] " "Warning: Node \"port_io:inst4\|latch\[4\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[4\] " "Warning: Node \"port_io:inst8\|latch\[4\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[6\] " "Warning: Node \"port_io:inst4\|latch\[6\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[6\] " "Warning: Node \"port_io:inst8\|latch\[6\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst4\|latch\[5\] " "Warning: Node \"port_io:inst4\|latch\[5\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst8\|latch\[5\] " "Warning: Node \"port_io:inst8\|latch\[5\]\" is a latch" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "puc_241:inst6\|outp~0 " "Info: Detected gated clock \"puc_241:inst6\|outp~0\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|outp~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "puc_241:inst6\|outp~2 " "Info: Detected gated clock \"puc_241:inst6\|outp~2\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|outp~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst4\|Equal0~0 " "Info: Detected gated clock \"port_io:inst4\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst4\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "puc_241:inst6\|Equal14~1 " "Info: Detected gated clock \"puc_241:inst6\|Equal14~1\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 433 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|Equal14~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst4\|Equal0~2 " "Info: Detected gated clock \"port_io:inst4\|Equal0~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst4\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst4\|Equal0~1 " "Info: Detected gated clock \"port_io:inst4\|Equal0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst4\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "puc_241:inst6\|inp~0 " "Info: Detected gated clock \"puc_241:inst6\|inp~0\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|inp~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "puc_241:inst6\|outp~1 " "Info: Detected gated clock \"puc_241:inst6\|outp~1\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|outp~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "puc_241:inst6\|Equal0~5 " "Info: Detected gated clock \"puc_241:inst6\|Equal0~5\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 135 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[15\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[14\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[7\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "puc_241:inst6\|pres_state.fetch_dec_ex " "Info: Detected ripple clock \"puc_241:inst6\|pres_state.fetch_dec_ex\" as buffer" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "puc_241:inst6\|pres_state.fetch_dec_ex" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[1\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[12\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[11\] " "Info: Detected ripple clock \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register port_io:inst8\|latch\[2\] register ram_256x8:inst5\|memory\[211\]\[2\] 34.19 MHz 29.252 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 34.19 MHz between source register \"port_io:inst8\|latch\[2\]\" and destination register \"ram_256x8:inst5\|memory\[211\]\[2\]\" (period= 29.252 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.068 ns + Longest register register " "Info: + Longest register to register delay is 6.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst8\|latch\[2\] 1 REG LCCOMB_X35_Y22_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 1; REG Node = 'port_io:inst8\|latch\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst8|latch[2] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.271 ns) 0.534 ns inst10\[2\]~14 2 COMB LCCOMB_X35_Y22_N28 1 " "Info: 2: + IC(0.263 ns) + CELL(0.271 ns) = 0.534 ns; Loc. = LCCOMB_X35_Y22_N28; Fanout = 1; COMB Node = 'inst10\[2\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { port_io:inst8|latch[2] inst10[2]~14 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 0.937 ns inst10\[2\]~15 3 COMB LCCOMB_X35_Y22_N4 1 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 0.937 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 1; COMB Node = 'inst10\[2\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { inst10[2]~14 inst10[2]~15 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.150 ns) 2.269 ns inst10\[2\]~17 4 COMB LCCOMB_X23_Y22_N20 3 " "Info: 4: + IC(1.182 ns) + CELL(0.150 ns) = 2.269 ns; Loc. = LCCOMB_X23_Y22_N20; Fanout = 3; COMB Node = 'inst10\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { inst10[2]~15 inst10[2]~17 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.149 ns) 3.590 ns inst10\[2\]~47 5 COMB LCCOMB_X35_Y22_N6 259 " "Info: 5: + IC(1.172 ns) + CELL(0.149 ns) = 3.590 ns; Loc. = LCCOMB_X35_Y22_N6; Fanout = 259; COMB Node = 'inst10\[2\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { inst10[2]~17 inst10[2]~47 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.112 ns) + CELL(0.366 ns) 6.068 ns ram_256x8:inst5\|memory\[211\]\[2\] 6 REG LCFF_X35_Y23_N9 1 " "Info: 6: + IC(2.112 ns) + CELL(0.366 ns) = 6.068 ns; Loc. = LCFF_X35_Y23_N9; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[211\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { inst10[2]~47 ram_256x8:inst5|memory[211][2] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.086 ns ( 17.90 % ) " "Info: Total cell delay = 1.086 ns ( 17.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.982 ns ( 82.10 % ) " "Info: Total interconnect delay = 4.982 ns ( 82.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { port_io:inst8|latch[2] inst10[2]~14 inst10[2]~15 inst10[2]~17 inst10[2]~47 ram_256x8:inst5|memory[211][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { port_io:inst8|latch[2] {} inst10[2]~14 {} inst10[2]~15 {} inst10[2]~17 {} inst10[2]~47 {} ram_256x8:inst5|memory[211][2] {} } { 0.000ns 0.263ns 0.253ns 1.182ns 1.172ns 2.112ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.149ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.594 ns - Smallest " "Info: - Smallest clock skew is -8.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.658 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2262 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2262; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns ram_256x8:inst5\|memory\[211\]\[2\] 3 REG LCFF_X35_Y23_N9 1 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X35_Y23_N9; Fanout = 1; REG Node = 'ram_256x8:inst5\|memory\[211\]\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk_in~clkctrl ram_256x8:inst5|memory[211][2] } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[211][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[211][2] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 11.252 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 11.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.932 ns) 3.620 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y21 274 " "Info: 2: + IC(1.689 ns) + CELL(0.932 ns) = 3.620 ns; Loc. = M4K_X26_Y21; Fanout = 274; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.398 ns) 5.486 ns port_io:inst4\|Equal0~0 3 COMB LCCOMB_X34_Y22_N0 1 " "Info: 3: + IC(1.468 ns) + CELL(0.398 ns) = 5.486 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 1; COMB Node = 'port_io:inst4\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 5.907 ns port_io:inst4\|Equal0~1 4 COMB LCCOMB_X34_Y22_N24 4 " "Info: 4: + IC(0.271 ns) + CELL(0.150 ns) = 5.907 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 4; COMB Node = 'port_io:inst4\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 6.812 ns port_io:inst4\|Equal0~2 5 COMB LCCOMB_X34_Y24_N18 9 " "Info: 5: + IC(0.755 ns) + CELL(0.150 ns) = 6.812 ns; Loc. = LCCOMB_X34_Y24_N18; Fanout = 9; COMB Node = 'port_io:inst4\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.438 ns) 8.068 ns port_io:inst4\|latch\[1\]~1 6 COMB LCCOMB_X35_Y22_N14 1 " "Info: 6: + IC(0.818 ns) + CELL(0.438 ns) = 8.068 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.000 ns) 9.737 ns port_io:inst4\|latch\[1\]~1clkctrl 7 COMB CLKCTRL_G9 16 " "Info: 7: + IC(1.669 ns) + CELL(0.000 ns) = 9.737 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'port_io:inst4\|latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.150 ns) 11.252 ns port_io:inst8\|latch\[2\] 8 REG LCCOMB_X35_Y22_N20 1 " "Info: 8: + IC(1.365 ns) + CELL(0.150 ns) = 11.252 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 1; REG Node = 'port_io:inst8\|latch\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[2] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 28.59 % ) " "Info: Total cell delay = 3.217 ns ( 28.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.035 ns ( 71.41 % ) " "Info: Total interconnect delay = 8.035 ns ( 71.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.252 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.252 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] {} port_io:inst4|Equal0~0 {} port_io:inst4|Equal0~1 {} port_io:inst4|Equal0~2 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[2] {} } { 0.000ns 0.000ns 1.689ns 1.468ns 0.271ns 0.755ns 0.818ns 1.669ns 1.365ns } { 0.000ns 0.999ns 0.932ns 0.398ns 0.150ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[211][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[211][2] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.252 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.252 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] {} port_io:inst4|Equal0~0 {} port_io:inst4|Equal0~1 {} port_io:inst4|Equal0~2 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[2] {} } { 0.000ns 0.000ns 1.689ns 1.468ns 0.271ns 0.755ns 0.818ns 1.669ns 1.365ns } { 0.000ns 0.999ns 0.932ns 0.398ns 0.150ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.068 ns" { port_io:inst8|latch[2] inst10[2]~14 inst10[2]~15 inst10[2]~17 inst10[2]~47 ram_256x8:inst5|memory[211][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.068 ns" { port_io:inst8|latch[2] {} inst10[2]~14 {} inst10[2]~15 {} inst10[2]~17 {} inst10[2]~47 {} ram_256x8:inst5|memory[211][2] {} } { 0.000ns 0.263ns 0.253ns 1.182ns 1.172ns 2.112ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.149ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clk_in clk_in~clkctrl ram_256x8:inst5|memory[211][2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} ram_256x8:inst5|memory[211][2] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.252 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.252 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] {} port_io:inst4|Equal0~0 {} port_io:inst4|Equal0~1 {} port_io:inst4|Equal0~2 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[2] {} } { 0.000ns 0.000ns 1.689ns 1.468ns 0.271ns 0.755ns 0.818ns 1.669ns 1.365ns } { 0.000ns 0.999ns 0.932ns 0.398ns 0.150ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 112 " "Warning: Circuit may not operate. Detected 112 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "port_io:inst4\|dir_reg\[0\] port_io:inst4\|latch\[0\] clk_in 7.033 ns " "Info: Found hold time violation between source  pin or register \"port_io:inst4\|dir_reg\[0\]\" and destination pin or register \"port_io:inst4\|latch\[0\]\" for clock \"clk_in\" (Hold time is 7.033 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.588 ns + Largest " "Info: + Largest clock skew is 8.588 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 11.250 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 11.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.932 ns) 3.620 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y21 274 " "Info: 2: + IC(1.689 ns) + CELL(0.932 ns) = 3.620 ns; Loc. = M4K_X26_Y21; Fanout = 274; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.398 ns) 5.486 ns port_io:inst4\|Equal0~0 3 COMB LCCOMB_X34_Y22_N0 1 " "Info: 3: + IC(1.468 ns) + CELL(0.398 ns) = 5.486 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 1; COMB Node = 'port_io:inst4\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 5.907 ns port_io:inst4\|Equal0~1 4 COMB LCCOMB_X34_Y22_N24 4 " "Info: 4: + IC(0.271 ns) + CELL(0.150 ns) = 5.907 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 4; COMB Node = 'port_io:inst4\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 6.812 ns port_io:inst4\|Equal0~2 5 COMB LCCOMB_X34_Y24_N18 9 " "Info: 5: + IC(0.755 ns) + CELL(0.150 ns) = 6.812 ns; Loc. = LCCOMB_X34_Y24_N18; Fanout = 9; COMB Node = 'port_io:inst4\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.438 ns) 8.068 ns port_io:inst4\|latch\[1\]~1 6 COMB LCCOMB_X35_Y22_N14 1 " "Info: 6: + IC(0.818 ns) + CELL(0.438 ns) = 8.068 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.000 ns) 9.737 ns port_io:inst4\|latch\[1\]~1clkctrl 7 COMB CLKCTRL_G9 16 " "Info: 7: + IC(1.669 ns) + CELL(0.000 ns) = 9.737 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'port_io:inst4\|latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.150 ns) 11.250 ns port_io:inst4\|latch\[0\] 8 REG LCCOMB_X35_Y22_N30 1 " "Info: 8: + IC(1.363 ns) + CELL(0.150 ns) = 11.250 ns; Loc. = LCCOMB_X35_Y22_N30; Fanout = 1; REG Node = 'port_io:inst4\|latch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[0] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 28.60 % ) " "Info: Total cell delay = 3.217 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.033 ns ( 71.40 % ) " "Info: Total interconnect delay = 8.033 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.250 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.250 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] {} port_io:inst4|Equal0~0 {} port_io:inst4|Equal0~1 {} port_io:inst4|Equal0~2 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[0] {} } { 0.000ns 0.000ns 1.689ns 1.468ns 0.271ns 0.755ns 0.818ns 1.669ns 1.363ns } { 0.000ns 0.999ns 0.932ns 0.398ns 0.150ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2262 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2262; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns port_io:inst4\|dir_reg\[0\] 3 REG LCFF_X35_Y22_N13 5 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X35_Y22_N13; Fanout = 5; REG Node = 'port_io:inst4\|dir_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk_in~clkctrl port_io:inst4|dir_reg[0] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk_in clk_in~clkctrl port_io:inst4|dir_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst4|dir_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.250 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.250 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] {} port_io:inst4|Equal0~0 {} port_io:inst4|Equal0~1 {} port_io:inst4|Equal0~2 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[0] {} } { 0.000ns 0.000ns 1.689ns 1.468ns 0.271ns 0.755ns 0.818ns 1.669ns 1.363ns } { 0.000ns 0.999ns 0.932ns 0.398ns 0.150ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk_in clk_in~clkctrl port_io:inst4|dir_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst4|dir_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.305 ns - Shortest register register " "Info: - Shortest register to register delay is 1.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst4\|dir_reg\[0\] 1 REG LCFF_X35_Y22_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N13; Fanout = 5; REG Node = 'port_io:inst4\|dir_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst4|dir_reg[0] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.438 ns) 0.773 ns port_io:inst4\|latch\[0\]~3 2 COMB LCCOMB_X35_Y22_N16 1 " "Info: 2: + IC(0.335 ns) + CELL(0.438 ns) = 0.773 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { port_io:inst4|dir_reg[0] port_io:inst4|latch[0]~3 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 1.305 ns port_io:inst4\|latch\[0\] 3 REG LCCOMB_X35_Y22_N30 1 " "Info: 3: + IC(0.261 ns) + CELL(0.271 ns) = 1.305 ns; Loc. = LCCOMB_X35_Y22_N30; Fanout = 1; REG Node = 'port_io:inst4\|latch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { port_io:inst4|latch[0]~3 port_io:inst4|latch[0] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.709 ns ( 54.33 % ) " "Info: Total cell delay = 0.709 ns ( 54.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.596 ns ( 45.67 % ) " "Info: Total interconnect delay = 0.596 ns ( 45.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { port_io:inst4|dir_reg[0] port_io:inst4|latch[0]~3 port_io:inst4|latch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.305 ns" { port_io:inst4|dir_reg[0] {} port_io:inst4|latch[0]~3 {} port_io:inst4|latch[0] {} } { 0.000ns 0.335ns 0.261ns } { 0.000ns 0.438ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 33 -1 0 } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.250 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.250 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] {} port_io:inst4|Equal0~0 {} port_io:inst4|Equal0~1 {} port_io:inst4|Equal0~2 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[0] {} } { 0.000ns 0.000ns 1.689ns 1.468ns 0.271ns 0.755ns 0.818ns 1.669ns 1.363ns } { 0.000ns 0.999ns 0.932ns 0.398ns 0.150ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk_in clk_in~clkctrl port_io:inst4|dir_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_io:inst4|dir_reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { port_io:inst4|dir_reg[0] port_io:inst4|latch[0]~3 port_io:inst4|latch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.305 ns" { port_io:inst4|dir_reg[0] {} port_io:inst4|latch[0]~3 {} port_io:inst4|latch[0] {} } { 0.000ns 0.335ns 0.261ns } { 0.000ns 0.438ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "port_io:inst4\|latch\[7\] ledr\[7\] clk_in -0.094 ns register " "Info: tsu for register \"port_io:inst4\|latch\[7\]\" (data pin = \"ledr\[7\]\", clock pin = \"clk_in\") is -0.094 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.162 ns + Longest pin register " "Info: + Longest pin to register delay is 8.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ledr\[7\] 1 PIN PIN_G11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G11; Fanout = 1; PIN Node = 'ledr\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[7] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns ledr~0 2 COMB IOC_X22_Y36_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = IOC_X22_Y36_N1; Fanout = 1; COMB Node = 'ledr~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ledr[7] ledr~0 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 888 1064 648 "ledr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.266 ns) + CELL(0.438 ns) 6.514 ns port_io:inst4\|latch\[7\]~4 3 COMB LCCOMB_X22_Y24_N24 1 " "Info: 3: + IC(5.266 ns) + CELL(0.438 ns) = 6.514 ns; Loc. = LCCOMB_X22_Y24_N24; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[7\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.704 ns" { ledr~0 port_io:inst4|latch[7]~4 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.419 ns) 8.162 ns port_io:inst4\|latch\[7\] 4 REG LCCOMB_X34_Y24_N24 1 " "Info: 4: + IC(1.229 ns) + CELL(0.419 ns) = 8.162 ns; Loc. = LCCOMB_X34_Y24_N24; Fanout = 1; REG Node = 'port_io:inst4\|latch\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { port_io:inst4|latch[7]~4 port_io:inst4|latch[7] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 20.42 % ) " "Info: Total cell delay = 1.667 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.495 ns ( 79.58 % ) " "Info: Total interconnect delay = 6.495 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.162 ns" { ledr[7] ledr~0 port_io:inst4|latch[7]~4 port_io:inst4|latch[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.162 ns" { ledr[7] {} ledr~0 {} port_io:inst4|latch[7]~4 {} port_io:inst4|latch[7] {} } { 0.000ns 0.000ns 5.266ns 1.229ns } { 0.000ns 0.810ns 0.438ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.683 ns + " "Info: + Micro setup delay of destination is 0.683 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.939 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.932 ns) 3.082 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[12\] 2 MEM M4K_X13_Y20 62 " "Info: 2: + IC(1.151 ns) + CELL(0.932 ns) = 3.082 ns; Loc. = M4K_X13_Y20; Fanout = 62; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[12] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.150 ns) 4.153 ns puc_241:inst6\|Equal0~5 3 COMB LCCOMB_X18_Y20_N20 19 " "Info: 3: + IC(0.921 ns) + CELL(0.150 ns) = 4.153 ns; Loc. = LCCOMB_X18_Y20_N20; Fanout = 19; COMB Node = 'puc_241:inst6\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[12] puc_241:inst6|Equal0~5 } "NODE_NAME" } } { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.150 ns) 5.792 ns port_io:inst4\|latch\[1\]~1 4 COMB LCCOMB_X35_Y22_N14 1 " "Info: 4: + IC(1.489 ns) + CELL(0.150 ns) = 5.792 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { puc_241:inst6|Equal0~5 port_io:inst4|latch[1]~1 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.000 ns) 7.461 ns port_io:inst4\|latch\[1\]~1clkctrl 5 COMB CLKCTRL_G9 16 " "Info: 5: + IC(1.669 ns) + CELL(0.000 ns) = 7.461 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'port_io:inst4\|latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.150 ns) 8.939 ns port_io:inst4\|latch\[7\] 6 REG LCCOMB_X34_Y24_N24 1 " "Info: 6: + IC(1.328 ns) + CELL(0.150 ns) = 8.939 ns; Loc. = LCCOMB_X34_Y24_N24; Fanout = 1; REG Node = 'port_io:inst4\|latch\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[7] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.381 ns ( 26.64 % ) " "Info: Total cell delay = 2.381 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.558 ns ( 73.36 % ) " "Info: Total interconnect delay = 6.558 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.939 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[12] puc_241:inst6|Equal0~5 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.939 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[12] {} puc_241:inst6|Equal0~5 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[7] {} } { 0.000ns 0.000ns 1.151ns 0.921ns 1.489ns 1.669ns 1.328ns } { 0.000ns 0.999ns 0.932ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.162 ns" { ledr[7] ledr~0 port_io:inst4|latch[7]~4 port_io:inst4|latch[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.162 ns" { ledr[7] {} ledr~0 {} port_io:inst4|latch[7]~4 {} port_io:inst4|latch[7] {} } { 0.000ns 0.000ns 5.266ns 1.229ns } { 0.000ns 0.810ns 0.438ns 0.419ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.939 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[12] puc_241:inst6|Equal0~5 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst4|latch[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.939 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[12] {} puc_241:inst6|Equal0~5 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst4|latch[7] {} } { 0.000ns 0.000ns 1.151ns 0.921ns 1.489ns 1.669ns 1.328ns } { 0.000ns 0.999ns 0.932ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dext\[7\] rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\] 22.334 ns memory " "Info: tco from clock \"clk_in\" to destination pin \"dext\[7\]\" through memory \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\]\" is 22.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.323 ns + Longest memory " "Info: + Longest clock path from clock \"clk_in\" to source memory is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.635 ns) 3.323 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\] 2 MEM M4K_X26_Y21 275 " "Info: 2: + IC(1.689 ns) + CELL(0.635 ns) = 3.323 ns; Loc. = M4K_X26_Y21; Fanout = 275; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 49.17 % ) " "Info: Total cell delay = 1.634 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.689 ns ( 50.83 % ) " "Info: Total interconnect delay = 1.689 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 1.689ns } { 0.000ns 0.999ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.802 ns + Longest memory pin " "Info: + Longest memory to pin delay is 18.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\] 1 MEM M4K_X26_Y21 275 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y21; Fanout = 275; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.150 ns) 2.351 ns ram_256x8:inst5\|Mux0~66 2 COMB LCCOMB_X36_Y16_N20 1 " "Info: 2: + IC(2.113 ns) + CELL(0.150 ns) = 2.351 ns; Loc. = LCCOMB_X36_Y16_N20; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] ram_256x8:inst5|Mux0~66 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.438 ns) 4.266 ns ram_256x8:inst5\|Mux0~67 3 COMB LCCOMB_X42_Y21_N14 1 " "Info: 3: + IC(1.477 ns) + CELL(0.438 ns) = 4.266 ns; Loc. = LCCOMB_X42_Y21_N14; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { ram_256x8:inst5|Mux0~66 ram_256x8:inst5|Mux0~67 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.150 ns) 5.885 ns ram_256x8:inst5\|Mux0~68 4 COMB LCCOMB_X28_Y21_N16 1 " "Info: 4: + IC(1.469 ns) + CELL(0.150 ns) = 5.885 ns; Loc. = LCCOMB_X28_Y21_N16; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { ram_256x8:inst5|Mux0~67 ram_256x8:inst5|Mux0~68 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.275 ns) 6.410 ns ram_256x8:inst5\|Mux0~71 5 COMB LCCOMB_X28_Y21_N2 1 " "Info: 5: + IC(0.250 ns) + CELL(0.275 ns) = 6.410 ns; Loc. = LCCOMB_X28_Y21_N2; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { ram_256x8:inst5|Mux0~68 ram_256x8:inst5|Mux0~71 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 7.076 ns ram_256x8:inst5\|Mux0~72 6 COMB LCCOMB_X28_Y21_N20 1 " "Info: 6: + IC(0.247 ns) + CELL(0.419 ns) = 7.076 ns; Loc. = LCCOMB_X28_Y21_N20; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { ram_256x8:inst5|Mux0~71 ram_256x8:inst5|Mux0~72 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.275 ns) 8.597 ns ram_256x8:inst5\|Mux0~83 7 COMB LCCOMB_X34_Y24_N4 1 " "Info: 7: + IC(1.246 ns) + CELL(0.275 ns) = 8.597 ns; Loc. = LCCOMB_X34_Y24_N4; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { ram_256x8:inst5|Mux0~72 ram_256x8:inst5|Mux0~83 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.150 ns) 10.739 ns ram_256x8:inst5\|Mux0~126 8 COMB LCCOMB_X34_Y24_N12 1 " "Info: 8: + IC(1.992 ns) + CELL(0.150 ns) = 10.739 ns; Loc. = LCCOMB_X34_Y24_N12; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { ram_256x8:inst5|Mux0~83 ram_256x8:inst5|Mux0~126 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 11.136 ns ram_256x8:inst5\|Mux0~169 9 COMB LCCOMB_X34_Y24_N30 1 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 11.136 ns; Loc. = LCCOMB_X34_Y24_N30; Fanout = 1; COMB Node = 'ram_256x8:inst5\|Mux0~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ram_256x8:inst5|Mux0~126 ram_256x8:inst5|Mux0~169 } "NODE_NAME" } } { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 11.529 ns inst10\[7\]~27 10 COMB LCCOMB_X34_Y24_N10 2 " "Info: 10: + IC(0.243 ns) + CELL(0.150 ns) = 11.529 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 2; COMB Node = 'inst10\[7\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ram_256x8:inst5|Mux0~169 inst10[7]~27 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.271 ns) 13.293 ns inst10\[7\]~29 11 COMB LCCOMB_X23_Y22_N30 2 " "Info: 11: + IC(1.493 ns) + CELL(0.271 ns) = 13.293 ns; Loc. = LCCOMB_X23_Y22_N30; Fanout = 2; COMB Node = 'inst10\[7\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { inst10[7]~27 inst10[7]~29 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.701 ns) + CELL(2.808 ns) 18.802 ns dext\[7\] 12 PIN PIN_AF9 0 " "Info: 12: + IC(2.701 ns) + CELL(2.808 ns) = 18.802 ns; Loc. = PIN_AF9; Fanout = 0; PIN Node = 'dext\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { inst10[7]~29 dext[7] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 224 608 784 240 "dext\[7..0\]" "" } { 216 808 1000 232 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.324 ns ( 28.32 % ) " "Info: Total cell delay = 5.324 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.478 ns ( 71.68 % ) " "Info: Total interconnect delay = 13.478 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.802 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] ram_256x8:inst5|Mux0~66 ram_256x8:inst5|Mux0~67 ram_256x8:inst5|Mux0~68 ram_256x8:inst5|Mux0~71 ram_256x8:inst5|Mux0~72 ram_256x8:inst5|Mux0~83 ram_256x8:inst5|Mux0~126 ram_256x8:inst5|Mux0~169 inst10[7]~27 inst10[7]~29 dext[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.802 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] {} ram_256x8:inst5|Mux0~66 {} ram_256x8:inst5|Mux0~67 {} ram_256x8:inst5|Mux0~68 {} ram_256x8:inst5|Mux0~71 {} ram_256x8:inst5|Mux0~72 {} ram_256x8:inst5|Mux0~83 {} ram_256x8:inst5|Mux0~126 {} ram_256x8:inst5|Mux0~169 {} inst10[7]~27 {} inst10[7]~29 {} dext[7] {} } { 0.000ns 2.113ns 1.477ns 1.469ns 0.250ns 0.247ns 1.246ns 1.992ns 0.247ns 0.243ns 1.493ns 2.701ns } { 0.088ns 0.150ns 0.438ns 0.150ns 0.275ns 0.419ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 1.689ns } { 0.000ns 0.999ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.802 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] ram_256x8:inst5|Mux0~66 ram_256x8:inst5|Mux0~67 ram_256x8:inst5|Mux0~68 ram_256x8:inst5|Mux0~71 ram_256x8:inst5|Mux0~72 ram_256x8:inst5|Mux0~83 ram_256x8:inst5|Mux0~126 ram_256x8:inst5|Mux0~169 inst10[7]~27 inst10[7]~29 dext[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.802 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3] {} ram_256x8:inst5|Mux0~66 {} ram_256x8:inst5|Mux0~67 {} ram_256x8:inst5|Mux0~68 {} ram_256x8:inst5|Mux0~71 {} ram_256x8:inst5|Mux0~72 {} ram_256x8:inst5|Mux0~83 {} ram_256x8:inst5|Mux0~126 {} ram_256x8:inst5|Mux0~169 {} inst10[7]~27 {} inst10[7]~29 {} dext[7] {} } { 0.000ns 2.113ns 1.477ns 1.469ns 0.250ns 0.247ns 1.246ns 1.992ns 0.247ns 0.243ns 1.493ns 2.701ns } { 0.088ns 0.150ns 0.438ns 0.150ns 0.275ns 0.419ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_io:inst8\|latch\[0\] sw\[0\] clk_in 4.274 ns register " "Info: th for register \"port_io:inst8\|latch\[0\]\" (data pin = \"sw\[0\]\", clock pin = \"clk_in\") is 4.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 11.250 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 11.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 92 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 92; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 824 520 688 840 "clk_in" "" } { 328 504 600 344 "clk_in" "" } { 496 520 592 512 "clk_in" "" } { 672 520 592 688 "clk_in" "" } { 816 688 784 832 "clk_in" "" } { 800 976 1080 816 "clk_in" "" } { 952 976 1080 968 "clk_in" "" } { 728 1368 1432 744 "clk_in" "" } { 336 1216 1288 352 "clk_in" "" } { 848 1368 1432 864 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.932 ns) 3.620 ns rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y21 274 " "Info: 2: + IC(1.689 ns) + CELL(0.932 ns) = 3.620 ns; Loc. = M4K_X26_Y21; Fanout = 274; MEM Node = 'rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.398 ns) 5.486 ns port_io:inst4\|Equal0~0 3 COMB LCCOMB_X34_Y22_N0 1 " "Info: 3: + IC(1.468 ns) + CELL(0.398 ns) = 5.486 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 1; COMB Node = 'port_io:inst4\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.150 ns) 5.907 ns port_io:inst4\|Equal0~1 4 COMB LCCOMB_X34_Y22_N24 4 " "Info: 4: + IC(0.271 ns) + CELL(0.150 ns) = 5.907 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 4; COMB Node = 'port_io:inst4\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.421 ns" { port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 6.812 ns port_io:inst4\|Equal0~2 5 COMB LCCOMB_X34_Y24_N18 9 " "Info: 5: + IC(0.755 ns) + CELL(0.150 ns) = 6.812 ns; Loc. = LCCOMB_X34_Y24_N18; Fanout = 9; COMB Node = 'port_io:inst4\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.438 ns) 8.068 ns port_io:inst4\|latch\[1\]~1 6 COMB LCCOMB_X35_Y22_N14 1 " "Info: 6: + IC(0.818 ns) + CELL(0.438 ns) = 8.068 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 1; COMB Node = 'port_io:inst4\|latch\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.000 ns) 9.737 ns port_io:inst4\|latch\[1\]~1clkctrl 7 COMB CLKCTRL_G9 16 " "Info: 7: + IC(1.669 ns) + CELL(0.000 ns) = 9.737 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'port_io:inst4\|latch\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.150 ns) 11.250 ns port_io:inst8\|latch\[0\] 8 REG LCCOMB_X35_Y22_N8 1 " "Info: 8: + IC(1.363 ns) + CELL(0.150 ns) = 11.250 ns; Loc. = LCCOMB_X35_Y22_N8; Fanout = 1; REG Node = 'port_io:inst8\|latch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[0] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 28.60 % ) " "Info: Total cell delay = 3.217 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.033 ns ( 71.40 % ) " "Info: Total interconnect delay = 8.033 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.250 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.250 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] {} port_io:inst4|Equal0~0 {} port_io:inst4|Equal0~1 {} port_io:inst4|Equal0~2 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[0] {} } { 0.000ns 0.000ns 1.689ns 1.468ns 0.271ns 0.755ns 0.818ns 1.669ns 1.363ns } { 0.000ns 0.999ns 0.932ns 0.398ns 0.150ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.976 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw\[0\] 1 PIN PIN_G13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G13; Fanout = 1; PIN Node = 'sw\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[0] } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns sw~7 2 COMB IOC_X35_Y36_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X35_Y36_N0; Fanout = 1; COMB Node = 'sw~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { sw[0] sw~7 } "NODE_NAME" } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 680 888 1064 696 "sw\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.309 ns) + CELL(0.275 ns) 6.444 ns port_io:inst8\|latch\[0\]~2 3 COMB LCCOMB_X35_Y22_N24 1 " "Info: 3: + IC(5.309 ns) + CELL(0.275 ns) = 6.444 ns; Loc. = LCCOMB_X35_Y22_N24; Fanout = 1; COMB Node = 'port_io:inst8\|latch\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { sw~7 port_io:inst8|latch[0]~2 } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 6.976 ns port_io:inst8\|latch\[0\] 4 REG LCCOMB_X35_Y22_N8 1 " "Info: 4: + IC(0.261 ns) + CELL(0.271 ns) = 6.976 ns; Loc. = LCCOMB_X35_Y22_N8; Fanout = 1; REG Node = 'port_io:inst8\|latch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { port_io:inst8|latch[0]~2 port_io:inst8|latch[0] } "NODE_NAME" } } { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 20.15 % ) " "Info: Total cell delay = 1.406 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.570 ns ( 79.85 % ) " "Info: Total interconnect delay = 5.570 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { sw[0] sw~7 port_io:inst8|latch[0]~2 port_io:inst8|latch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { sw[0] {} sw~7 {} port_io:inst8|latch[0]~2 {} port_io:inst8|latch[0] {} } { 0.000ns 0.000ns 5.309ns 0.261ns } { 0.000ns 0.860ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.250 ns" { clk_in rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] port_io:inst4|Equal0~0 port_io:inst4|Equal0~1 port_io:inst4|Equal0~2 port_io:inst4|latch[1]~1 port_io:inst4|latch[1]~1clkctrl port_io:inst8|latch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.250 ns" { clk_in {} clk_in~combout {} rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4] {} port_io:inst4|Equal0~0 {} port_io:inst4|Equal0~1 {} port_io:inst4|Equal0~2 {} port_io:inst4|latch[1]~1 {} port_io:inst4|latch[1]~1clkctrl {} port_io:inst8|latch[0] {} } { 0.000ns 0.000ns 1.689ns 1.468ns 0.271ns 0.755ns 0.818ns 1.669ns 1.363ns } { 0.000ns 0.999ns 0.932ns 0.398ns 0.150ns 0.150ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { sw[0] sw~7 port_io:inst8|latch[0]~2 port_io:inst8|latch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { sw[0] {} sw~7 {} port_io:inst8|latch[0]~2 {} port_io:inst8|latch[0] {} } { 0.000ns 0.000ns 5.309ns 0.261ns } { 0.000ns 0.860ns 0.275ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 16:58:18 2024 " "Info: Processing ended: Sun Jun 30 16:58:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
