/*
 * QEMU model of the ARM Generic Timer
 *
 * Copyright (c) 2014 Xilinx Inc.
 *
 * Autogenerated by xregqemu.py 2014-09-10.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#include "qemu/osdep.h"
#include "hw/sysbus.h"
#include "hw/register.h"
#include "qemu/bitops.h"
#include "qapi/error.h"
#include "qemu/log.h"
#include "qemu/timer.h"
#include "migration/vmstate.h"
#include "hw/qdev-properties.h"
#include "hw/irq.h"

#ifndef ARM_GEN_TIMER_ERR_DEBUG
#define ARM_GEN_TIMER_ERR_DEBUG 0
#endif

#define TYPE_ARM_GEN_TIMER "arm.generic-timer"

#define ARM_GEN_TIMER(obj) \
     OBJECT_CHECK(ARMGenTimer, (obj), TYPE_ARM_GEN_TIMER)

REG32(COUNTER_CONTROL_REGISTER, 0x0)
    FIELD(COUNTER_CONTROL_REGISTER, EN, 1, 1)
    FIELD(COUNTER_CONTROL_REGISTER, HDBG, 0, 1)
REG32(COUNTER_STATUS_REGISTER, 0x4)
    FIELD(COUNTER_STATUS_REGISTER, DBGH, 1, 1)
REG32(CURRENT_COUNTER_VALUE_LOWER_REGISTER, 0x8)
REG32(CURRENT_COUNTER_VALUE_UPPER_REGISTER, 0xc)
REG32(BASE_FREQUENCY_ID_REGISTER, 0x20)

#define R_MAX (R_BASE_FREQUENCY_ID_REGISTER + 1)

typedef struct ARMGenTimer {
    SysBusDevice parent_obj;
    MemoryRegion iomem;

    bool enabled;
    uint64_t tick_offset;

    uint32_t regs[R_MAX];
    RegisterInfo regs_info[R_MAX];
} ARMGenTimer;

static void counter_control_postw(RegisterInfo *reg, uint64_t val64)
{
    ARMGenTimer *s = ARM_GEN_TIMER(reg->opaque);
    bool new_status = extract32(s->regs[R_COUNTER_CONTROL_REGISTER],
                                R_COUNTER_CONTROL_REGISTER_EN_SHIFT,
                                R_COUNTER_CONTROL_REGISTER_EN_LENGTH);
    uint64_t current_ticks;

    current_ticks = muldiv64(qemu_clock_get_us(QEMU_CLOCK_VIRTUAL),
                             NANOSECONDS_PER_SECOND, 1000000);

    if ((s->enabled && !new_status) ||
        (!s->enabled && new_status)) {
        /* The timer is being disabled or enabled */
        s->tick_offset = current_ticks - s->tick_offset;
    }

    s->enabled = new_status;
}

static uint64_t couter_low_value_postr(RegisterInfo *reg, uint64_t val64)
{
    ARMGenTimer *s = ARM_GEN_TIMER(reg->opaque);
    uint64_t current_ticks, total_ticks;
    uint32_t low_ticks;

    if (s->enabled) {
        current_ticks = muldiv64(qemu_clock_get_us(QEMU_CLOCK_VIRTUAL),
                                 NANOSECONDS_PER_SECOND, 1000000);
        total_ticks = current_ticks - s->tick_offset;
        low_ticks = (uint32_t) total_ticks;
    } else {
        /* Timer is disabled, return the time when it was disabled */
        low_ticks = (uint32_t) s->tick_offset;
    }

    return low_ticks;
}

static uint64_t couter_high_value_postr(RegisterInfo *reg, uint64_t val64)
{
    ARMGenTimer *s = ARM_GEN_TIMER(reg->opaque);
    uint64_t current_ticks, total_ticks;
    uint32_t high_ticks;

    if (s->enabled) {
        current_ticks = muldiv64(qemu_clock_get_us(QEMU_CLOCK_VIRTUAL),
                                 NANOSECONDS_PER_SECOND, 1000000);
        total_ticks = current_ticks - s->tick_offset;
        high_ticks = (uint32_t) (total_ticks >> 32);
    } else {
        /* Timer is disabled, return the time when it was disabled */
        high_ticks = (uint32_t) (s->tick_offset >> 32);
    }

    return high_ticks;
}


static RegisterAccessInfo arm_gen_timer_regs_info[] = {
    {   .name = "COUNTER_CONTROL_REGISTER",
        .addr = A_COUNTER_CONTROL_REGISTER,
        .rsvd = 0xfffffffc,
        .post_write = counter_control_postw,
    },{ .name = "COUNTER_STATUS_REGISTER",
        .addr = A_COUNTER_STATUS_REGISTER,
        .rsvd = 0xfffffffd, .ro = 0x2,
    },{ .name = "CURRENT_COUNTER_VALUE_LOWER_REGISTER",
        .addr = A_CURRENT_COUNTER_VALUE_LOWER_REGISTER,
        .post_read = couter_low_value_postr,
    },{ .name = "CURRENT_COUNTER_VALUE_UPPER_REGISTER",
        .addr = A_CURRENT_COUNTER_VALUE_UPPER_REGISTER,
        .post_read = couter_high_value_postr,
    },{ .name = "BASE_FREQUENCY_ID_REGISTER",
        .addr = A_BASE_FREQUENCY_ID_REGISTER,
    }
};

static void arm_gen_timer_reset(DeviceState *dev)
{
    ARMGenTimer *s = ARM_GEN_TIMER(dev);
    unsigned int i;

    for (i = 0; i < ARRAY_SIZE(s->regs_info); ++i) {
        register_reset(&s->regs_info[i]);
    }

    s->tick_offset = 0;
    s->enabled = false;
}

static MemTxResult arm_gen_timer_access(MemoryTransaction *tr)
{
    MemTxAttrs attr = tr->attr;
    void *opaque = tr->opaque;
    hwaddr addr = tr->addr;
    unsigned size = tr->size;
    uint64_t value = tr->data.u64;;
    bool is_write = tr->rw;

    if (is_write && !attr.secure) {
        /* Ignore NS writes  */
        qemu_log_mask(LOG_GUEST_ERROR,
                      "Non secure writes to the system timestamp generator " \
                      "are invalid\n");
        return MEMTX_ERROR;
    }

    if (is_write) {
        register_write_memory(opaque, addr, value, size);
    } else {
        tr->data.u64 = register_read_memory(opaque, addr, size);
    }

    return MEMTX_OK;
}

static const MemoryRegionOps arm_gen_timer_ops = {
    .access = arm_gen_timer_access,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid = {
        .min_access_size = 4,
        .max_access_size = 4,
    },
};

static void arm_gen_timer_init(Object *obj)
{
    ARMGenTimer *s = ARM_GEN_TIMER(obj);
    SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
    RegisterInfoArray *reg_array;

    memory_region_init(&s->iomem, obj, TYPE_ARM_GEN_TIMER,
                       R_MAX * 4);
    reg_array =
        register_init_block32(DEVICE(obj), arm_gen_timer_regs_info,
                              ARRAY_SIZE(arm_gen_timer_regs_info),
                              s->regs_info, s->regs,
                              &arm_gen_timer_ops,
                              ARM_GEN_TIMER_ERR_DEBUG,
                              R_MAX * 4);
    memory_region_add_subregion(&s->iomem,
                                0x0,
                                &reg_array->mem);
    sysbus_init_mmio(sbd, &s->iomem);
}

static const VMStateDescription vmstate_arm_gen_timer = {
    .name = TYPE_ARM_GEN_TIMER,
    .version_id = 1,
    .minimum_version_id = 1,
    .minimum_version_id_old = 1,
    .fields = (VMStateField[]) {
        VMSTATE_UINT32_ARRAY(regs, ARMGenTimer, R_MAX),
        VMSTATE_END_OF_LIST(),
    }
};

static void arm_gen_timer_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->reset = arm_gen_timer_reset;
    dc->vmsd = &vmstate_arm_gen_timer;
}

static const TypeInfo arm_gen_timer_info = {
    .name          = TYPE_ARM_GEN_TIMER,
    .parent        = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(ARMGenTimer),
    .class_init    = arm_gen_timer_class_init,
    .instance_init = arm_gen_timer_init,
};

static void arm_gen_timer_register_types(void)
{
    type_register_static(&arm_gen_timer_info);
}

type_init(arm_gen_timer_register_types)
