{
  "AddAssignWithRightHandSideEqualToVariable": {
    "inputCircuit": "module main(inout a(4), in b(4)) a += b",
    "simulationRuns": [
      {
        "in": "00000000",
        "out": "00000000"
      },
      {
        "in": "00001000",
        "out": "10001000"
      },
      {
        "in": "00000100",
        "out": "01000100"
      },
      {
        "in": "00001100",
        "out": "11001100"
      },
      {
        "in": "00000010",
        "out": "00100010"
      },
      {
        "in": "00001010",
        "out": "10101010"
      },
      {
        "in": "00000110",
        "out": "01100110"
      },
      {
        "in": "00001110",
        "out": "11101110"
      },
      {
        "in": "00000001",
        "out": "00010001"
      },
      {
        "in": "00001001",
        "out": "10011001"
      },
      {
        "in": "00000101",
        "out": "01010101"
      },
      {
        "in": "00001101",
        "out": "11011101"
      },
      {
        "in": "00000011",
        "out": "00110011"
      },
      {
        "in": "00001011",
        "out": "10111011"
      },
      {
        "in": "00000111",
        "out": "01110111"
      },
      {
        "in": "00001111",
        "out": "11111111"
      }
    ]
  },
  "AddAssignWithRightHandSideEqualToConstant": {
    "inputCircuit": "module main(inout a(3)) a += 2",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "001"
      },
      {
        "in": "110",
        "out": "101"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "000"
      },
      {
        "in": "111",
        "out": "100"
      }
    ]
  },
  "AddAssignWithRightHandSideEqualToShiftExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a += (b << 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "AddAssignWithRightHandSideEqualToUnaryExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 += !(b.0 != b.1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "AddAssignWithRightHandSideEqualToNestedExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 += ((b > 0) && (b < 3))",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "AddAssignOfBitOfVariable": {
    "inputCircuit": "module main(inout a(3)) a.1 += 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "AddAssignOfBitrangeOfVariableWithStartLargerThanEnd": {
    "inputCircuit": "module main(inout a(3)) a.2:1 += 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "001"
      },
      {
        "in": "100",
        "out": "101"
      },
      {
        "in": "010",
        "out": "011"
      },
      {
        "in": "110",
        "out": "111"
      },
      {
        "in": "001",
        "out": "010"
      },
      {
        "in": "101",
        "out": "110"
      },
      {
        "in": "011",
        "out": "000"
      },
      {
        "in": "111",
        "out": "100"
      }
    ]
  },
  "AddAssignOfBitrangeOfVariableWithStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a(3)) a.1:2 += 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "001"
      },
      {
        "in": "110",
        "out": "101"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "000"
      },
      {
        "in": "111",
        "out": "100"
      }
    ]
  },
  "AddAssignOfValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) a[1] += 2",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "AddAssignOfBitOfValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) a[1].1 += 1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "AddAssignOfBitrangeOfValueOfDimensionOfVariableWithStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[1].0:1 += 3",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0011"
      },
      {
        "in": "1000",
        "out": "1011"
      },
      {
        "in": "0100",
        "out": "0111"
      },
      {
        "in": "1100",
        "out": "1111"
      },
      {
        "in": "0010",
        "out": "0000"
      },
      {
        "in": "1010",
        "out": "1000"
      },
      {
        "in": "0110",
        "out": "0100"
      },
      {
        "in": "1110",
        "out": "1100"
      },
      {
        "in": "0001",
        "out": "0010"
      },
      {
        "in": "1001",
        "out": "1010"
      },
      {
        "in": "0101",
        "out": "0110"
      },
      {
        "in": "1101",
        "out": "1110"
      },
      {
        "in": "0011",
        "out": "0001"
      },
      {
        "in": "1011",
        "out": "1001"
      },
      {
        "in": "0111",
        "out": "0101"
      },
      {
        "in": "1111",
        "out": "1101"
      }
    ]
  },
  "AddAssignOfBitrangeOfValueOfDimensionOfVariableWithStartLargerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[1].1:0 += 3",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0011"
      },
      {
        "in": "1000",
        "out": "1011"
      },
      {
        "in": "0100",
        "out": "0111"
      },
      {
        "in": "1100",
        "out": "1111"
      },
      {
        "in": "0010",
        "out": "0001"
      },
      {
        "in": "1010",
        "out": "1001"
      },
      {
        "in": "0110",
        "out": "0101"
      },
      {
        "in": "1110",
        "out": "1101"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "AddAssignOfBitrangeOfValueOfDimensionOfVariableWithStartEqualToEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[0].1:1 += 1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "SubAssignWithRightHandSideEqualToVariable": {
    "inputCircuit": "module main(inout a(4), in b(4)) a -= b",
    "simulationRuns": [
      {
        "in": "00000000",
        "out": "00000000"
      },
      {
        "in": "00001000",
        "out": "11111000"
      },
      {
        "in": "00000100",
        "out": "01110100"
      },
      {
        "in": "00001100",
        "out": "10111100"
      },
      {
        "in": "00000010",
        "out": "00110010"
      },
      {
        "in": "00001010",
        "out": "11011010"
      },
      {
        "in": "00000110",
        "out": "01010110"
      },
      {
        "in": "00001110",
        "out": "10011110"
      },
      {
        "in": "00000001",
        "out": "00010001"
      },
      {
        "in": "00001001",
        "out": "11101001"
      },
      {
        "in": "00000101",
        "out": "01100101"
      },
      {
        "in": "00001101",
        "out": "10101101"
      },
      {
        "in": "00000011",
        "out": "00100011"
      },
      {
        "in": "00001011",
        "out": "11001011"
      },
      {
        "in": "00000111",
        "out": "01000111"
      },
      {
        "in": "00001111",
        "out": "10001111"
      }
    ]
  },
  "SubAssignWithRightHandSideEqualToConstant": {
    "inputCircuit": "module main(inout a(3)) a -= 2",
    "simulationRuns": [
      {
        "in": "000",
        "out": "011"
      },
      {
        "in": "100",
        "out": "111"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "010"
      },
      {
        "in": "101",
        "out": "110"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "SubAssignWithRightHandSideEqualToShiftExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a -= (b << 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "SubAssignWithRightHandSideEqualToUnaryExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 -= !(b.0 != b.1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "SubAssignWithRightHandSideEqualToNestedExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 -= ((b > 0) && (b < 3))",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "SubAssignOfBitOfVariable": {
    "inputCircuit": "module main(inout a(3)) a.1 -= 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "SubAssignOfBitrangeOfVariableWithStartLargerThanEnd": {
    "inputCircuit": "module main(inout a(3)) a.2:1 -= 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "011"
      },
      {
        "in": "100",
        "out": "111"
      },
      {
        "in": "010",
        "out": "001"
      },
      {
        "in": "110",
        "out": "101"
      },
      {
        "in": "001",
        "out": "000"
      },
      {
        "in": "101",
        "out": "100"
      },
      {
        "in": "011",
        "out": "010"
      },
      {
        "in": "111",
        "out": "110"
      }
    ]
  },
  "SubAssignOfBitrangeOfVariableWithStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a(3)) a.1:2 -= 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "011"
      },
      {
        "in": "100",
        "out": "111"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "010"
      },
      {
        "in": "101",
        "out": "110"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "SubAssignOfValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) a[1] -= 2",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "SubAssignOfBitOfValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) a[1].1 -= 1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "SubAssignOfBitrangeOfValueOfDimensionOfVariableWithStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[1].0:1 -= 3",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0010"
      },
      {
        "in": "1000",
        "out": "1010"
      },
      {
        "in": "0100",
        "out": "0110"
      },
      {
        "in": "1100",
        "out": "1110"
      },
      {
        "in": "0010",
        "out": "0001"
      },
      {
        "in": "1010",
        "out": "1001"
      },
      {
        "in": "0110",
        "out": "0101"
      },
      {
        "in": "1110",
        "out": "1101"
      },
      {
        "in": "0001",
        "out": "0011"
      },
      {
        "in": "1001",
        "out": "1011"
      },
      {
        "in": "0101",
        "out": "0111"
      },
      {
        "in": "1101",
        "out": "1111"
      },
      {
        "in": "0011",
        "out": "0000"
      },
      {
        "in": "1011",
        "out": "1000"
      },
      {
        "in": "0111",
        "out": "0100"
      },
      {
        "in": "1111",
        "out": "1100"
      }
    ]
  },
  "SubAssignOfBitrangeOfValueOfDimensionOfVariableWithStartLargerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[1].1:0 -= 3",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0010"
      },
      {
        "in": "1001",
        "out": "1010"
      },
      {
        "in": "0101",
        "out": "0110"
      },
      {
        "in": "1101",
        "out": "1110"
      },
      {
        "in": "0011",
        "out": "0000"
      },
      {
        "in": "1011",
        "out": "1000"
      },
      {
        "in": "0111",
        "out": "0100"
      },
      {
        "in": "1111",
        "out": "1100"
      }
    ]
  },
  "SubAssignOfBitrangeOfValueOfDimensionOfVariableWithStartEqualToEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[0].1:1 -= 1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },

  "XorAssignWithRightHandSideEqualToVariable": {
    "inputCircuit": "module main(inout a(4), in b(4)) a ^= b",
    "simulationRuns": [
      {
        "in": "00000000",
        "out": "00000000"
      },
      {
        "in": "00001000",
        "out": "10001000"
      },
      {
        "in": "00000100",
        "out": "01000100"
      },
      {
        "in": "00001100",
        "out": "11001100"
      },
      {
        "in": "00000010",
        "out": "00100010"
      },
      {
        "in": "00001010",
        "out": "10101010"
      },
      {
        "in": "00000110",
        "out": "01100110"
      },
      {
        "in": "00001110",
        "out": "11101110"
      },
      {
        "in": "00000001",
        "out": "00010001"
      },
      {
        "in": "00001001",
        "out": "10011001"
      },
      {
        "in": "00000101",
        "out": "01010101"
      },
      {
        "in": "00001101",
        "out": "11011101"
      },
      {
        "in": "00000011",
        "out": "00110011"
      },
      {
        "in": "00001011",
        "out": "10111011"
      },
      {
        "in": "00000111",
        "out": "01110111"
      },
      {
        "in": "00001111",
        "out": "11111111"
      }
    ]
  },
  "XorAssignWithRightHandSideEqualToConstant": {
    "inputCircuit": "module main(inout a(3)) a ^= 2",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "XorAssignWithRightHandSideEqualToShiftExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a ^= (b << 1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "XorAssignWithRightHandSideEqualToUnaryExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 ^= !(b.0 != b.1)",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0010"
      },
      {
        "in": "1010",
        "out": "1010"
      },
      {
        "in": "0110",
        "out": "0110"
      },
      {
        "in": "1110",
        "out": "1110"
      },
      {
        "in": "0001",
        "out": "0001"
      },
      {
        "in": "1001",
        "out": "1001"
      },
      {
        "in": "0101",
        "out": "0101"
      },
      {
        "in": "1101",
        "out": "1101"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "XorAssignWithRightHandSideEqualToNestedExpression": {
    "inputCircuit": "module main(inout a(2), in b(2)) a.1 ^= ((b > 0) && (b < 3))",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0000"
      },
      {
        "in": "1000",
        "out": "1000"
      },
      {
        "in": "0100",
        "out": "0100"
      },
      {
        "in": "1100",
        "out": "1100"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0011"
      },
      {
        "in": "1011",
        "out": "1011"
      },
      {
        "in": "0111",
        "out": "0111"
      },
      {
        "in": "1111",
        "out": "1111"
      }
    ]
  },
  "XorAssignOfBitOfVariable": {
    "inputCircuit": "module main(inout a(3)) a.1 ^= 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "XorAssignOfBitrangeOfVariableWithStartLargerThanEnd": {
    "inputCircuit": "module main(inout a(3)) a.2:1 ^= 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "001"
      },
      {
        "in": "100",
        "out": "101"
      },
      {
        "in": "010",
        "out": "011"
      },
      {
        "in": "110",
        "out": "111"
      },
      {
        "in": "001",
        "out": "000"
      },
      {
        "in": "101",
        "out": "100"
      },
      {
        "in": "011",
        "out": "010"
      },
      {
        "in": "111",
        "out": "110"
      }
    ]
  },
  "XorAssignOfBitrangeOfVariableWithStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a(3)) a.1:2 ^= 1",
    "simulationRuns": [
      {
        "in": "000",
        "out": "010"
      },
      {
        "in": "100",
        "out": "110"
      },
      {
        "in": "010",
        "out": "000"
      },
      {
        "in": "110",
        "out": "100"
      },
      {
        "in": "001",
        "out": "011"
      },
      {
        "in": "101",
        "out": "111"
      },
      {
        "in": "011",
        "out": "001"
      },
      {
        "in": "111",
        "out": "101"
      }
    ]
  },
  "XorAssignOfValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) a[1] ^= 2",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "XorAssignOfBitOfValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a[2](2)) a[1].1 ^= 1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0001"
      },
      {
        "in": "1000",
        "out": "1001"
      },
      {
        "in": "0100",
        "out": "0101"
      },
      {
        "in": "1100",
        "out": "1101"
      },
      {
        "in": "0010",
        "out": "0011"
      },
      {
        "in": "1010",
        "out": "1011"
      },
      {
        "in": "0110",
        "out": "0111"
      },
      {
        "in": "1110",
        "out": "1111"
      },
      {
        "in": "0001",
        "out": "0000"
      },
      {
        "in": "1001",
        "out": "1000"
      },
      {
        "in": "0101",
        "out": "0100"
      },
      {
        "in": "1101",
        "out": "1100"
      },
      {
        "in": "0011",
        "out": "0010"
      },
      {
        "in": "1011",
        "out": "1010"
      },
      {
        "in": "0111",
        "out": "0110"
      },
      {
        "in": "1111",
        "out": "1110"
      }
    ]
  },
  "XorAssignOfBitrangeOfValueOfDimensionOfVariableWithStartSmallerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[1].0:1 ^= 3",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0011"
      },
      {
        "in": "1000",
        "out": "1011"
      },
      {
        "in": "0100",
        "out": "0111"
      },
      {
        "in": "1100",
        "out": "1111"
      },
      {
        "in": "0010",
        "out": "0001"
      },
      {
        "in": "1010",
        "out": "1001"
      },
      {
        "in": "0110",
        "out": "0101"
      },
      {
        "in": "1110",
        "out": "1101"
      },
      {
        "in": "0001",
        "out": "0010"
      },
      {
        "in": "1001",
        "out": "1010"
      },
      {
        "in": "0101",
        "out": "0110"
      },
      {
        "in": "1101",
        "out": "1110"
      },
      {
        "in": "0011",
        "out": "0000"
      },
      {
        "in": "1011",
        "out": "1000"
      },
      {
        "in": "0111",
        "out": "0100"
      },
      {
        "in": "1111",
        "out": "1100"
      }
    ]
  },
  "XorAssignOfBitrangeOfValueOfDimensionOfVariableWithStartLargerThanEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[1].1:0 ^= 3",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0011"
      },
      {
        "in": "1000",
        "out": "1011"
      },
      {
        "in": "0100",
        "out": "0111"
      },
      {
        "in": "1100",
        "out": "1111"
      },
      {
        "in": "0010",
        "out": "0001"
      },
      {
        "in": "1010",
        "out": "1001"
      },
      {
        "in": "0110",
        "out": "0101"
      },
      {
        "in": "1110",
        "out": "1101"
      },
      {
        "in": "0001",
        "out": "0010"
      },
      {
        "in": "1001",
        "out": "1010"
      },
      {
        "in": "0101",
        "out": "0110"
      },
      {
        "in": "1101",
        "out": "1110"
      },
      {
        "in": "0011",
        "out": "0000"
      },
      {
        "in": "1011",
        "out": "1000"
      },
      {
        "in": "0111",
        "out": "0100"
      },
      {
        "in": "1111",
        "out": "1100"
      }
    ]
  },
  "XorAssignOfBitrangeOfValueOfDimensionOfVariableWithStartEqualToEnd": {
    "inputCircuit": "module main(inout a[2](2)) a[0].1:1 ^= 1",
    "simulationRuns": [
      {
        "in": "0000",
        "out": "0100"
      },
      {
        "in": "1000",
        "out": "1100"
      },
      {
        "in": "0100",
        "out": "0000"
      },
      {
        "in": "1100",
        "out": "1000"
      },
      {
        "in": "0010",
        "out": "0110"
      },
      {
        "in": "1010",
        "out": "1110"
      },
      {
        "in": "0110",
        "out": "0010"
      },
      {
        "in": "1110",
        "out": "1010"
      },
      {
        "in": "0001",
        "out": "0101"
      },
      {
        "in": "1001",
        "out": "1101"
      },
      {
        "in": "0101",
        "out": "0001"
      },
      {
        "in": "1101",
        "out": "1001"
      },
      {
        "in": "0011",
        "out": "0111"
      },
      {
        "in": "1011",
        "out": "1111"
      },
      {
        "in": "0111",
        "out": "0011"
      },
      {
        "in": "1111",
        "out": "1011"
      }
    ]
  },
  "AccessOnSameQubitOfGuardConditionPossibleOnLefthandSideOfAssignment": {
    "inputCircuit": "module main(inout a(2)) if a.1 then a.1 ^= 1 else skip fi a.1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "00"
      },
      {
        "in": "10",
        "out": "10"
      },
      {
        "in": "01",
        "out": "00"
      },
      {
        "in": "11",
        "out": "10"
      }
    ]
  },
  "OverlappingAccessOnQubitOfGuardConditionPossibleOnLefthandSideOfAssignment": {
    "inputCircuit": "module main(inout a(2)) if a.1 then a += 1 else skip fi a.1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "00"
      },
      {
        "in": "10",
        "out": "10"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  },
  "AccessOnSameQubitOfGuardConditionPossibleOnRighthandSideOfAssignmentUsingPrefixAssignmentOperand": {
    "inputCircuit": "module main(inout a(2)) if a.1 then ++= a.1 else skip fi a.1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "00"
      },
      {
        "in": "10",
        "out": "10"
      },
      {
        "in": "01",
        "out": "00"
      },
      {
        "in": "11",
        "out": "10"
      }
    ]
  },
  "OverlappingAccessOnQubitOfGuardConditionPossibleOnRighthandSideOfAssignmentUsingPrefixAssignmentOperand": {
    "inputCircuit": "module main(inout a(2)) if a.1 then ++= a else skip fi a.1",
    "simulationRuns": [
      {
        "in": "00",
        "out": "00"
      },
      {
        "in": "10",
        "out": "10"
      },
      {
        "in": "01",
        "out": "11"
      },
      {
        "in": "11",
        "out": "00"
      }
    ]
  }
}
