
---------- Begin Simulation Statistics ----------
final_tick                                 6023800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 455898                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698968                       # Number of bytes of host memory used
host_op_rate                                   455887                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.02                       # Real time elapsed on the host
host_tick_rate                              462615712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5936078                       # Number of instructions simulated
sim_ops                                       5936078                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006024                       # Number of seconds simulated
sim_ticks                                  6023800000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.744312                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  345240                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               346125                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8958                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            344587                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9912                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10565                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              653                       # Number of indirect misses.
system.cpu.branchPred.lookups                  377125                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          766                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7502                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     369487                       # Number of branches committed
system.cpu.commit.bw_lim_events                410642                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19133                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              5936078                       # Number of instructions committed
system.cpu.commit.committedOps                5936078                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5950002                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.997660                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.220971                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4322330     72.64%     72.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       626058     10.52%     83.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       239522      4.03%     87.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       142010      2.39%     89.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        40187      0.68%     90.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        63166      1.06%     91.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        99377      1.67%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6710      0.11%     93.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       410642      6.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5950002                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                20793                       # Number of function calls committed.
system.cpu.commit.int_insts                   5925772                       # Number of committed integer instructions.
system.cpu.commit.loads                       1647988                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3195706     53.84%     53.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          532573      8.97%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              109      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1647987     27.76%     90.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         559689      9.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5936078                       # Class of committed instruction
system.cpu.commit.refs                        2207677                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     5936078                       # Number of Instructions Simulated
system.cpu.committedOps                       5936078                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.014778                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.014778                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2255288                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1488                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               342859                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                5981296                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   795567                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2735905                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7671                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3018                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                164057                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      377125                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    793868                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5047877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1619                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        6006575                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   18254                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.062606                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             901474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             355152                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.997140                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5958488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.008070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.575637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2553876     42.86%     42.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2554104     42.86%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   386152      6.48%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    64475      1.08%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    49058      0.82%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    72620      1.22%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   118287      1.99%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    61640      1.03%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    98276      1.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5958488                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         5                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        5                       # number of floating regfile writes
system.cpu.idleCycles                           65313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 7649                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   370935                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.121886                       # Inst execution rate
system.cpu.iew.exec_refs                      3023643                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     560290                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  128967                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1654812                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 43                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7986                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               560922                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5955013                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2463353                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6940                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6758016                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3997                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                320027                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7671                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                327298                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        168345                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3236                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6824                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1233                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            125                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1403                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6246                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4588184                       # num instructions consuming a value
system.cpu.iew.wb_count                       5943278                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.866799                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3977034                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.986633                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5943401                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9514772                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5022970                       # number of integer regfile writes
system.cpu.ipc                               0.985437                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.985437                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                40      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3203626     47.36%     47.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               533055      7.88%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   111      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     55.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2467596     36.48%     91.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              560521      8.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6764956                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       7                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  14                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            7                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  7                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      176865                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026144                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2478      1.40%      1.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  62029     35.07%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       4      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     36.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 112287     63.49%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    67      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6941774                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           19665730                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5943271                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5974063                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5954970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6764956                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  43                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               479                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5958488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.135348                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.457459                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2713573     45.54%     45.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1545053     25.93%     71.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              768056     12.89%     84.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              420776      7.06%     91.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              265991      4.46%     95.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              153982      2.58%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               56604      0.95%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               27659      0.46%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6794      0.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5958488                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.123038                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            202571                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           369587                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1654812                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              560922                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      55                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                          6023801                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  492644                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5017579                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 199111                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   871286                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                1652871                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               8731755                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5970450                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5046875                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2818259                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6530                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7671                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1767622                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    29296                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 5                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8731750                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1006                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 45                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    955218                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             45                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     11493921                       # The number of ROB reads
system.cpu.rob.rob_writes                    11918911                       # The number of ROB writes
system.cpu.timesIdled                            4962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         92019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       410107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       820231                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            141                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              44427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2505                       # Transaction distribution
system.membus.trans_dist::CleanEvict            43440                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1646                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1646                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44428                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       138092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 138092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3108992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3108992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46074                       # Request fanout histogram
system.membus.reqLayer0.occupancy           102039000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          241699500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            391333                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        40946                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5759                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          409488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5768                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       385566                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        17294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1213060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1230354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       737664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28338752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29076416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46086                       # Total snoops (count)
system.tol2bus.snoopTraffic                    160320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           456210                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000309                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 456069     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    141      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             456210                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          908631000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1213062997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17340960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               358886                       # number of demand (read+write) hits
system.l2.demand_hits::total                   364046                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5160                       # number of overall hits
system.l2.overall_hits::.cpu.data              358886                       # number of overall hits
system.l2.overall_hits::total                  364046                       # number of overall hits
system.l2.demand_misses::.cpu.inst                608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45466                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46074                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               608                       # number of overall misses
system.l2.overall_misses::.cpu.data             45466                       # number of overall misses
system.l2.overall_misses::total                 46074                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4376277000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4435367000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59090000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4376277000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4435367000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           404352                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               410120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          404352                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              410120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.105409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.112442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112343                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.105409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.112442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112343                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96253.838033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96266.158788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96253.838033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96266.158788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2505                       # number of writebacks
system.l2.writebacks::total                      2505                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46950000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3466957000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3513907000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46950000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3466957000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3513907000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.105409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.112442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112343                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.105409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.112442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112343                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77220.394737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76253.838033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76266.592872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77220.394737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76253.838033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76266.592872                       # average overall mshr miss latency
system.l2.replacements                          46086                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38441                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5759                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5759                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5759                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5759                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             17140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17140                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1646                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1646                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    167500000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     167500000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.087618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.087618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101761.846902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101761.846902                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1646                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    134580000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    134580000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.087618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.087618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81761.846902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81761.846902                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59090000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59090000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.105409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.105409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97187.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97187.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46950000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46950000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.105409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.105409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77220.394737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77220.394737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        341746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            341746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        43820                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43820                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4208777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4208777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       385566                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        385566                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.113651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.113651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96046.942036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96046.942036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        43820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        43820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3332377000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3332377000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.113651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76046.942036                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76046.942036                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             4                       # number of InvalidateReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   127.849792                       # Cycle average of tags in use
system.l2.tags.total_refs                      820230                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46218                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.746982                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.502938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.477128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       124.869726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.019353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998826                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6608066                       # Number of tag accesses
system.l2.tags.data_accesses                  6608066                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2909824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2948736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       160320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          160320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2505                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2505                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6459710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         483054550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             489514260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6459710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6459710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26614429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26614429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26614429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6459710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        483054550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            516128690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001237118750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          142                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          142                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               95195                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2286                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2505                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46074                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2505                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    331                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    55                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              254                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    296252750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  228715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1153934000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6476.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25226.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2231                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46074                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2505                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   33323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    518.780529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   401.253778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.253920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          407      6.86%      6.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          937     15.78%     22.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          315      5.31%     27.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1330     22.40%     50.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1289     21.71%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          183      3.08%     75.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          149      2.51%     77.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          182      3.07%     80.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1145     19.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     322.077465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.527426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    513.007183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             98     69.01%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      2.11%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      2.11%     73.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.70%     73.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.70%     74.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      1.41%     76.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.70%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            9      6.34%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      2.82%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.70%     86.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.70%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           14      9.86%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.70%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.70%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.098592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.058291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.198757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69     48.59%     48.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.82%     51.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62     43.66%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.82%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.41%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           142                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2927552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  155392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2948736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               160320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       486.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    489.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6023710000                       # Total gap between requests
system.mem_ctrls.avgGap                     123998.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2888640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       155392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6459709.817723032087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 479537833.261396467686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25796341.179986055940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2505                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15847500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1138086500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 144029329000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26064.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25031.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57496738.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             34400520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             18272925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           276874920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           10794960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     475116720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2219826240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        443811840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3479098125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.558705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1133445750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    200980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4689374250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8046780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4257990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            49730100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1879200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     475116720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1131013950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1360706400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3030751140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.129443                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3524127000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    200980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2298693000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       787280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           787280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       787280                       # number of overall hits
system.cpu.icache.overall_hits::total          787280                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6588                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6588                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6588                       # number of overall misses
system.cpu.icache.overall_misses::total          6588                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    222050999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    222050999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    222050999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    222050999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       793868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       793868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       793868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       793868                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008299                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008299                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008299                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008299                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33705.373254                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33705.373254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33705.373254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33705.373254                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5759                       # number of writebacks
system.cpu.icache.writebacks::total              5759                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          820                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          820                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          820                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          820                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5768                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5768                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5768                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5768                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    190496000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    190496000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    190496000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    190496000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007266                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007266                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007266                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007266                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33026.352288                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33026.352288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33026.352288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33026.352288                       # average overall mshr miss latency
system.cpu.icache.replacements                   5759                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       787280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          787280                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6588                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6588                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    222050999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    222050999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       793868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       793868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008299                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33705.373254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33705.373254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          820                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          820                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5768                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5768                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    190496000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    190496000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007266                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007266                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33026.352288                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33026.352288                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.999268                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              793047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            137.514652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.999268                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1593503                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1593503                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1376575                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1376575                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1376575                       # number of overall hits
system.cpu.dcache.overall_hits::total         1376575                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       829412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         829412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       829412                       # number of overall misses
system.cpu.dcache.overall_misses::total        829412                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34248250150                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34248250150                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34248250150                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34248250150                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2205987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2205987                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2205987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2205987                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.375982                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.375982                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.375982                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.375982                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41292.204779                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41292.204779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41292.204779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41292.204779                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1797380                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           69                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            193003                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.312705                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           69                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38441                       # number of writebacks
system.cpu.dcache.writebacks::total             38441                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       425056                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       425056                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       425056                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       425056                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       404356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       404356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       404356                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       404356                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14013643854                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14013643854                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14013643854                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14013643854                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.183299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.183299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.183299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.183299                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34656.698192                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34656.698192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34656.698192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34656.698192                       # average overall mshr miss latency
system.cpu.dcache.replacements                 404348                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       918706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          918706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       727592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        727592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  30198730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30198730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1646298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1646298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.441956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.441956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41505.033040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41505.033040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       342024                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       342024                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       385568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       385568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12967634000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12967634000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.234203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.234203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33632.547307                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33632.547307                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       457869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         457869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       101820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       101820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4049520150                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4049520150                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       559689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       559689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.181922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.181922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 39771.362699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39771.362699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        83032                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        83032                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1046009854                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1046009854                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55674.358846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55674.358846                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.998583                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1780931                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            404356                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.404364                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            332000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.998583                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4816330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4816330                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6023800000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   6023800000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
