#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9f9e539120 .scope module, "hw5_tb" "hw5_tb" 2 20;
 .timescale -9 -12;
P_0x7f9f9f001000 .param/l "HS_back_porch" 0 2 43, +C4<0000000000000000000000000100000000>;
P_0x7f9f9f001040 .param/l "HS_front_porch" 0 2 41, +C4<00000000000000000000000000101000>;
P_0x7f9f9f001080 .param/l "HS_sync_pulse" 0 2 42, +C4<000000000000000000000000010101000>;
P_0x7f9f9f0010c0 .param/l "HS_total_pixels" 0 2 49, +C4<00000000000000000000000010000100000>;
P_0x7f9f9f001100 .param/l "IDLE_ST" 0 2 193, +C4<00000000000000000000000000000000>;
P_0x7f9f9f001140 .param/l "OPEN_FILE_ST" 0 2 194, +C4<00000000000000000000000000000001>;
P_0x7f9f9f001180 .param/l "READ_HEADER_ST" 0 2 195, +C4<00000000000000000000000000000010>;
P_0x7f9f9f0011c0 .param/l "SEND_DATA_ST" 0 2 196, +C4<00000000000000000000000000000011>;
P_0x7f9f9f001200 .param/l "STOP_ST" 0 2 197, +C4<00000000000000000000000000000100>;
P_0x7f9f9f001240 .param/l "VGA_lines" 0 2 39, +C4<00000000000000000000001001011000>;
P_0x7f9f9f001280 .param/l "VGA_pixels" 0 2 38, +C4<00000000000000000000001100100000>;
P_0x7f9f9f0012c0 .param/l "VS_back_porch" 0 2 47, +C4<0000000000000000000000000000011100>;
P_0x7f9f9f001300 .param/l "VS_front_porch" 0 2 45, +C4<00000000000000000000000000000001>;
P_0x7f9f9f001340 .param/l "VS_sync_pulse" 0 2 46, +C4<000000000000000000000000000000101>;
P_0x7f9f9f001380 .param/l "VS_total_pixels" 0 2 50, +C4<00000000000000000000000001001110100>;
P_0x7f9f9f0013c0 .param/l "bit_depth" 0 2 30, +C4<00000000000000000000000000001000>;
P_0x7f9f9f001400 .param/l "cols" 0 2 33, +C4<00000000000000000000001000000000>;
P_0x7f9f9f001440 .param/l "counter_wid" 0 2 25, +C4<00000000000000000000000000100000>;
P_0x7f9f9f001480 .param/l "rows" 0 2 32, +C4<00000000000000000000001000000000>;
L_0x7f9f9e55d8c0 .functor AND 1, L_0x7f9f9e55d4f0, L_0x7f9f9e55d7a0, C4<1>, C4<1>;
L_0x7f9f9e55dec0 .functor AND 1, L_0x7f9f9e55db10, L_0x7f9f9e55dda0, C4<1>, C4<1>;
L_0x7f9f9e55e440 .functor AND 1, L_0x7f9f9e55e0f0, L_0x7f9f9e55e360, C4<1>, C4<1>;
L_0x7f9f9e55ed40 .functor AND 1, L_0x7f9f9e55ea80, L_0x7f9f9e55ec60, C4<1>, C4<1>;
L_0x7f9f9e55f2c0 .functor AND 1, L_0x7f9f9e55ebc0, L_0x7f9f9e55ef50, C4<1>, C4<1>;
L_0x7f9f9e55f860 .functor AND 1, L_0x7f9f9e55f120, L_0x7f9f9e55f470, C4<1>, C4<1>;
L_0x7f9f9e55f950 .functor AND 1, L_0x7f9f9e55f860, L_0x7f9f9e55e440, C4<1>, C4<1>;
L_0x7f9f9e55fba0 .functor NOT 1, L_0x7f9f9e55d8c0, C4<0>, C4<0>, C4<0>;
L_0x7f9f9e55ff90 .functor NOT 1, L_0x7f9f9e55ed40, C4<0>, C4<0>, C4<0>;
v0x7f9f9e5592e0_0 .net "B", 7 0, L_0x7f9f9e55fd30;  1 drivers
v0x7f9f9e559370_0 .net "G", 7 0, L_0x7f9f9e55fc50;  1 drivers
v0x7f9f9e559400_0 .net "HS", 0 0, L_0x7f9f9e55fba0;  1 drivers
v0x7f9f9e559490_0 .net "HS_BP", 0 0, L_0x7f9f9e55dec0;  1 drivers
v0x7f9f9e559520_0 .net "HS_DI", 0 0, L_0x7f9f9e55e0f0;  1 drivers
v0x7f9f9e5595f0_0 .net "HS_FP", 0 0, L_0x7f9f9e55d270;  1 drivers
v0x7f9f9e559680_0 .net "HS_SY", 0 0, L_0x7f9f9e55d8c0;  1 drivers
v0x7f9f9e559710_0 .var "NS", 2 0;
v0x7f9f9e5597b0_0 .var "PS", 2 0;
v0x7f9f9e5598c0_0 .net "R", 7 0, L_0x7f9f9e55fa80;  1 drivers
v0x7f9f9e559980_0 .net "VS", 0 0, L_0x7f9f9e55ff90;  1 drivers
v0x7f9f9e559a10_0 .net "VS_BP", 0 0, L_0x7f9f9e55f2c0;  1 drivers
v0x7f9f9e559aa0_0 .net "VS_DI", 0 0, L_0x7f9f9e55f120;  1 drivers
v0x7f9f9e559b30_0 .net "VS_FP", 0 0, L_0x7f9f9e55e6f0;  1 drivers
v0x7f9f9e559bc0_0 .net "VS_SY", 0 0, L_0x7f9f9e55ed40;  1 drivers
v0x7f9f9e559c50_0 .net *"_s0", 31 0, L_0x7f9f9e55d0c0;  1 drivers
L_0x10cab6680 .functor BUFT 1, C4<0000000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e559d00_0 .net/2u *"_s100", 33 0, L_0x10cab6680;  1 drivers
v0x7f9f9e559eb0_0 .net *"_s102", 0 0, L_0x7f9f9e55ef50;  1 drivers
v0x7f9f9e559f50_0 .net *"_s106", 33 0, L_0x7f9f9e55f3b0;  1 drivers
L_0x10cab66c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a000_0 .net *"_s109", 23 0, L_0x10cab66c8;  1 drivers
L_0x10cab6098 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a0b0_0 .net *"_s11", 20 0, L_0x10cab6098;  1 drivers
L_0x10cab6710 .functor BUFT 1, C4<0000000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a160_0 .net/2u *"_s110", 33 0, L_0x10cab6710;  1 drivers
v0x7f9f9e55a210_0 .net *"_s114", 33 0, L_0x7f9f9e55f600;  1 drivers
L_0x10cab6758 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a2c0_0 .net *"_s117", 23 0, L_0x10cab6758;  1 drivers
L_0x10cab67a0 .functor BUFT 1, C4<0000000000000000000000001000011100>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a370_0 .net/2u *"_s118", 33 0, L_0x10cab67a0;  1 drivers
L_0x10cab60e0 .functor BUFT 1, C4<00000000000000000000000000101000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a420_0 .net/2u *"_s12", 31 0, L_0x10cab60e0;  1 drivers
v0x7f9f9e55a4d0_0 .net *"_s120", 0 0, L_0x7f9f9e55f470;  1 drivers
L_0x10cab67e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a570_0 .net/2u *"_s126", 7 0, L_0x10cab67e8;  1 drivers
L_0x10cab6830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a620_0 .net/2u *"_s130", 7 0, L_0x10cab6830;  1 drivers
L_0x10cab6878 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a6d0_0 .net/2u *"_s134", 7 0, L_0x10cab6878;  1 drivers
v0x7f9f9e55a780_0 .net *"_s14", 0 0, L_0x7f9f9e55d4f0;  1 drivers
v0x7f9f9e55a820_0 .net *"_s16", 32 0, L_0x7f9f9e55d630;  1 drivers
L_0x10cab6128 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a8d0_0 .net *"_s19", 21 0, L_0x10cab6128;  1 drivers
L_0x10cab6170 .functor BUFT 1, C4<000000000000000000000000010101000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e559db0_0 .net/2u *"_s20", 32 0, L_0x10cab6170;  1 drivers
v0x7f9f9e55ab60_0 .net *"_s22", 0 0, L_0x7f9f9e55d7a0;  1 drivers
v0x7f9f9e55abf0_0 .net *"_s26", 32 0, L_0x7f9f9e55d9b0;  1 drivers
L_0x10cab61b8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55ac80_0 .net *"_s29", 21 0, L_0x10cab61b8;  1 drivers
L_0x10cab6008 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55ad30_0 .net *"_s3", 20 0, L_0x10cab6008;  1 drivers
L_0x10cab6200 .functor BUFT 1, C4<000000000000000000000000010101000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55ade0_0 .net/2u *"_s30", 32 0, L_0x10cab6200;  1 drivers
v0x7f9f9e55ae90_0 .net *"_s32", 0 0, L_0x7f9f9e55db10;  1 drivers
v0x7f9f9e55af30_0 .net *"_s34", 33 0, L_0x7f9f9e55dc30;  1 drivers
L_0x10cab6248 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55afe0_0 .net *"_s37", 22 0, L_0x10cab6248;  1 drivers
L_0x10cab6290 .functor BUFT 1, C4<0000000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55b090_0 .net/2u *"_s38", 33 0, L_0x10cab6290;  1 drivers
L_0x10cab6050 .functor BUFT 1, C4<00000000000000000000000000101000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55b140_0 .net/2u *"_s4", 31 0, L_0x10cab6050;  1 drivers
v0x7f9f9e55b1f0_0 .net *"_s40", 0 0, L_0x7f9f9e55dda0;  1 drivers
v0x7f9f9e55b290_0 .net *"_s44", 33 0, L_0x7f9f9e55dfb0;  1 drivers
L_0x10cab62d8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55b340_0 .net *"_s47", 22 0, L_0x10cab62d8;  1 drivers
L_0x10cab6320 .functor BUFT 1, C4<0000000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55b3f0_0 .net/2u *"_s48", 33 0, L_0x10cab6320;  1 drivers
v0x7f9f9e55b4a0_0 .net *"_s52", 33 0, L_0x7f9f9e55e210;  1 drivers
L_0x10cab6368 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55b550_0 .net *"_s55", 22 0, L_0x10cab6368;  1 drivers
L_0x10cab63b0 .functor BUFT 1, C4<0000000000000000000000001100000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55b600_0 .net/2u *"_s56", 33 0, L_0x10cab63b0;  1 drivers
v0x7f9f9e55b6b0_0 .net *"_s58", 0 0, L_0x7f9f9e55e360;  1 drivers
v0x7f9f9e55b750_0 .net *"_s62", 31 0, L_0x7f9f9e55e530;  1 drivers
L_0x10cab63f8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55b800_0 .net *"_s65", 21 0, L_0x10cab63f8;  1 drivers
L_0x10cab6440 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55b8b0_0 .net/2u *"_s66", 31 0, L_0x10cab6440;  1 drivers
v0x7f9f9e55b960_0 .net *"_s70", 31 0, L_0x7f9f9e55e7d0;  1 drivers
L_0x10cab6488 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55ba10_0 .net *"_s73", 21 0, L_0x10cab6488;  1 drivers
L_0x10cab64d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55bac0_0 .net/2u *"_s74", 31 0, L_0x10cab64d0;  1 drivers
v0x7f9f9e55bb70_0 .net *"_s76", 0 0, L_0x7f9f9e55ea80;  1 drivers
v0x7f9f9e55bc10_0 .net *"_s78", 32 0, L_0x7f9f9e55eb20;  1 drivers
v0x7f9f9e55bcc0_0 .net *"_s8", 31 0, L_0x7f9f9e55d390;  1 drivers
L_0x10cab6518 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55bd70_0 .net *"_s81", 22 0, L_0x10cab6518;  1 drivers
L_0x10cab6560 .functor BUFT 1, C4<000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55be20_0 .net/2u *"_s82", 32 0, L_0x10cab6560;  1 drivers
v0x7f9f9e55bed0_0 .net *"_s84", 0 0, L_0x7f9f9e55ec60;  1 drivers
v0x7f9f9e55bf70_0 .net *"_s88", 32 0, L_0x7f9f9e55ee30;  1 drivers
L_0x10cab65a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55a980_0 .net *"_s91", 22 0, L_0x10cab65a8;  1 drivers
L_0x10cab65f0 .functor BUFT 1, C4<000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55aa30_0 .net/2u *"_s92", 32 0, L_0x10cab65f0;  1 drivers
v0x7f9f9e55c000_0 .net *"_s94", 0 0, L_0x7f9f9e55ebc0;  1 drivers
v0x7f9f9e55c090_0 .net *"_s96", 33 0, L_0x7f9f9e55f080;  1 drivers
L_0x10cab6638 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e55c120_0 .net *"_s99", 23 0, L_0x10cab6638;  1 drivers
v0x7f9f9e55c1b0_0 .var "clk", 0 0;
v0x7f9f9e55c240_0 .var "clr_rd_counter", 0 0;
v0x7f9f9e55c2d0_0 .var "counterX", 10 0;
v0x7f9f9e55c360_0 .var "counterY", 9 0;
v0x7f9f9e55c3f0_0 .var "en_vga_counters", 0 0;
v0x7f9f9e55c480_0 .var "file_read_done", 0 0;
v0x7f9f9e55c510_0 .var "header_valid_sig", 0 0;
v0x7f9f9e55c5a0_0 .var/i "im_file_read_reg", 31 0;
v0x7f9f9e55c630_0 .var/i "im_file_read_sig", 31 0;
v0x7f9f9e55c6e0_0 .var "im_file_read_valid", 0 0;
v0x7f9f9e55c780_0 .var/i "im_file_write_reg", 31 0;
v0x7f9f9e55c830_0 .var/i "im_file_write_sig", 31 0;
v0x7f9f9e55c8e0_0 .net "image_pixel_valid", 0 0, L_0x7f9f9e55f950;  1 drivers
v0x7f9f9e55c980_0 .var "in_byte", 7 0;
v0x7f9f9e55ca30_0 .var "inc_counterY", 0 0;
v0x7f9f9e55cad0_0 .var "inc_rd_counter", 0 0;
v0x7f9f9e55cb70_0 .net "line_valid", 0 0, L_0x7f9f9e55f860;  1 drivers
v0x7f9f9e55cc10_0 .net "out_pixel", 7 0, L_0x7f9f9e560100;  1 drivers
v0x7f9f9e55ccd0_0 .var "out_pixel_counter", 31 0;
v0x7f9f9e55cd70_0 .net "out_pixel_valid", 0 0, L_0x7f9f9e560090;  1 drivers
v0x7f9f9e55ce20_0 .var "pixel_data_offset_reg", 31 0;
v0x7f9f9e55cec0_0 .var "pixel_data_offset_sig", 31 0;
v0x7f9f9e55cf70_0 .net "pixel_valid", 0 0, L_0x7f9f9e55e440;  1 drivers
v0x7f9f9e55d010_0 .var "rd_counter", 31 0;
E_0x7f9f9e511dc0/0 .event edge, v0x7f9f9e55ce20_0, v0x7f9f9e55c5a0_0, v0x7f9f9e55c780_0, v0x7f9f9e5597b0_0;
E_0x7f9f9e511dc0/1 .event edge, v0x7f9f9e55c630_0, v0x7f9f9e55c830_0, v0x7f9f9e55c6e0_0, v0x7f9f9e55d010_0;
E_0x7f9f9e511dc0/2 .event edge, v0x7f9f9e55c980_0, v0x7f9f9e55c480_0;
E_0x7f9f9e511dc0 .event/or E_0x7f9f9e511dc0/0, E_0x7f9f9e511dc0/1, E_0x7f9f9e511dc0/2;
L_0x7f9f9e55d0c0 .concat [ 11 21 0 0], v0x7f9f9e55c2d0_0, L_0x10cab6008;
L_0x7f9f9e55d270 .cmp/gt 32, L_0x10cab6050, L_0x7f9f9e55d0c0;
L_0x7f9f9e55d390 .concat [ 11 21 0 0], v0x7f9f9e55c2d0_0, L_0x10cab6098;
L_0x7f9f9e55d4f0 .cmp/ge 32, L_0x7f9f9e55d390, L_0x10cab60e0;
L_0x7f9f9e55d630 .concat [ 11 22 0 0], v0x7f9f9e55c2d0_0, L_0x10cab6128;
L_0x7f9f9e55d7a0 .cmp/gt 33, L_0x10cab6170, L_0x7f9f9e55d630;
L_0x7f9f9e55d9b0 .concat [ 11 22 0 0], v0x7f9f9e55c2d0_0, L_0x10cab61b8;
L_0x7f9f9e55db10 .cmp/ge 33, L_0x7f9f9e55d9b0, L_0x10cab6200;
L_0x7f9f9e55dc30 .concat [ 11 23 0 0], v0x7f9f9e55c2d0_0, L_0x10cab6248;
L_0x7f9f9e55dda0 .cmp/gt 34, L_0x10cab6290, L_0x7f9f9e55dc30;
L_0x7f9f9e55dfb0 .concat [ 11 23 0 0], v0x7f9f9e55c2d0_0, L_0x10cab62d8;
L_0x7f9f9e55e0f0 .cmp/ge 34, L_0x7f9f9e55dfb0, L_0x10cab6320;
L_0x7f9f9e55e210 .concat [ 11 23 0 0], v0x7f9f9e55c2d0_0, L_0x10cab6368;
L_0x7f9f9e55e360 .cmp/gt 34, L_0x10cab63b0, L_0x7f9f9e55e210;
L_0x7f9f9e55e530 .concat [ 10 22 0 0], v0x7f9f9e55c360_0, L_0x10cab63f8;
L_0x7f9f9e55e6f0 .cmp/gt 32, L_0x10cab6440, L_0x7f9f9e55e530;
L_0x7f9f9e55e7d0 .concat [ 10 22 0 0], v0x7f9f9e55c360_0, L_0x10cab6488;
L_0x7f9f9e55ea80 .cmp/ge 32, L_0x7f9f9e55e7d0, L_0x10cab64d0;
L_0x7f9f9e55eb20 .concat [ 10 23 0 0], v0x7f9f9e55c360_0, L_0x10cab6518;
L_0x7f9f9e55ec60 .cmp/gt 33, L_0x10cab6560, L_0x7f9f9e55eb20;
L_0x7f9f9e55ee30 .concat [ 10 23 0 0], v0x7f9f9e55c360_0, L_0x10cab65a8;
L_0x7f9f9e55ebc0 .cmp/ge 33, L_0x7f9f9e55ee30, L_0x10cab65f0;
L_0x7f9f9e55f080 .concat [ 10 24 0 0], v0x7f9f9e55c360_0, L_0x10cab6638;
L_0x7f9f9e55ef50 .cmp/gt 34, L_0x10cab6680, L_0x7f9f9e55f080;
L_0x7f9f9e55f3b0 .concat [ 10 24 0 0], v0x7f9f9e55c360_0, L_0x10cab66c8;
L_0x7f9f9e55f120 .cmp/ge 34, L_0x7f9f9e55f3b0, L_0x10cab6710;
L_0x7f9f9e55f600 .concat [ 10 24 0 0], v0x7f9f9e55c360_0, L_0x10cab6758;
L_0x7f9f9e55f470 .cmp/gt 34, L_0x10cab67a0, L_0x7f9f9e55f600;
L_0x7f9f9e55fa80 .functor MUXZ 8, L_0x10cab67e8, v0x7f9f9e55c980_0, L_0x7f9f9e55f950, C4<>;
L_0x7f9f9e55fc50 .functor MUXZ 8, L_0x10cab6830, v0x7f9f9e55c980_0, L_0x7f9f9e55f950, C4<>;
L_0x7f9f9e55fd30 .functor MUXZ 8, L_0x10cab6878, v0x7f9f9e55c980_0, L_0x7f9f9e55f950, C4<>;
S_0x7f9f9e538de0 .scope module, "uut" "hw5_top" 2 162, 3 9 0, S_0x7f9f9e539120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "R"
    .port_info 2 /INPUT 8 "G"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /INPUT 1 "HS"
    .port_info 5 /INPUT 1 "VS"
    .port_info 6 /OUTPUT 8 "out_pixel"
    .port_info 7 /OUTPUT 1 "out_pixel_valid"
P_0x7f9f9f001600 .param/l "ACTV_ST" 0 3 84, +C4<00000000000000000000000000000101>;
P_0x7f9f9f001640 .param/l "HS_SYNC_PULSE_ST" 0 3 82, +C4<00000000000000000000000000000011>;
P_0x7f9f9f001680 .param/l "HS_back_porch" 0 3 50, +C4<0000000000000000000000000100000000>;
P_0x7f9f9f0016c0 .param/l "HS_front_porch" 0 3 48, +C4<00000000000000000000000000101000>;
P_0x7f9f9f001700 .param/l "HS_sync_pulse" 0 3 49, +C4<000000000000000000000000010101000>;
P_0x7f9f9f001740 .param/l "HS_total_pixels" 0 3 56, +C4<00000000000000000000000010000100000>;
P_0x7f9f9f001780 .param/l "MAX" 0 3 88, C4<11111111>;
P_0x7f9f9f0017c0 .param/l "NXT_ACTV_ST" 0 3 85, +C4<00000000000000000000000000000110>;
P_0x7f9f9f001800 .param/l "START_ST" 0 3 79, +C4<00000000000000000000000000000000>;
P_0x7f9f9f001840 .param/l "STOP_ST" 0 3 86, +C4<00000000000000000000000000000111>;
P_0x7f9f9f001880 .param/l "STRT_ACTV_ST" 0 3 83, +C4<00000000000000000000000000000100>;
P_0x7f9f9f0018c0 .param/l "VGA_lines" 0 3 46, +C4<00000000000000000000001001011000>;
P_0x7f9f9f001900 .param/l "VGA_pixels" 0 3 45, +C4<00000000000000000000001100100000>;
P_0x7f9f9f001940 .param/l "VS_BP_CNT" 0 3 59, +C4<00000000000000000000000000010111>;
P_0x7f9f9f001980 .param/l "VS_BP_ST" 0 3 81, +C4<00000000000000000000000000000010>;
P_0x7f9f9f0019c0 .param/l "VS_SYNC_PULSE_ST" 0 3 80, +C4<00000000000000000000000000000001>;
P_0x7f9f9f001a00 .param/l "VS_back_porch" 0 3 54, +C4<0000000000000000000000000000011100>;
P_0x7f9f9f001a40 .param/l "VS_front_porch" 0 3 52, +C4<00000000000000000000000000000001>;
P_0x7f9f9f001a80 .param/l "VS_sync_pulse" 0 3 53, +C4<000000000000000000000000000000101>;
P_0x7f9f9f001ac0 .param/l "VS_total_pixels" 0 3 57, +C4<00000000000000000000000001001110100>;
P_0x7f9f9f001b00 .param/l "cols" 0 3 40, +C4<00000000000000000000001000000000>;
P_0x7f9f9f001b40 .param/l "rows" 0 3 39, +C4<00000000000000000000001000000000>;
L_0x7f9f9e560090 .functor BUFZ 1, v0x7f9f9e558db0_0, C4<0>, C4<0>, C4<0>;
v0x7f9f9e514810_0 .net "B", 7 0, L_0x7f9f9e55fd30;  alias, 1 drivers
v0x7f9f9e558020_0 .var "D0", 7 0;
v0x7f9f9e5580d0_0 .var "D1", 7 0;
v0x7f9f9e558190_0 .var "D2", 7 0;
v0x7f9f9e558240_0 .net "G", 7 0, L_0x7f9f9e55fc50;  alias, 1 drivers
v0x7f9f9e558330_0 .net "HS", 0 0, L_0x7f9f9e55fba0;  alias, 1 drivers
v0x7f9f9e5583d0_0 .var "HS_prev", 0 0;
v0x7f9f9e558470_0 .var "NS", 3 0;
v0x7f9f9e558520_0 .var "PS", 3 0;
v0x7f9f9e558630_0 .net "R", 7 0, L_0x7f9f9e55fa80;  alias, 1 drivers
v0x7f9f9e5586e0_0 .var "STRT_ACTV_CNTR", 6 0;
v0x7f9f9e558790_0 .var "SUM", 9 0;
v0x7f9f9e558840_0 .net "VS", 0 0, L_0x7f9f9e55ff90;  alias, 1 drivers
v0x7f9f9e5588e0_0 .var "VS_BP_CNTR", 4 0;
L_0x10cab68c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f9e558990_0 .net/2u *"_s2", 7 0, L_0x10cab68c0;  1 drivers
v0x7f9f9e558a40_0 .net "clk", 0 0, v0x7f9f9e55c1b0_0;  1 drivers
v0x7f9f9e558ae0_0 .var "counterX", 10 0;
v0x7f9f9e558c70_0 .var "counterY", 9 0;
v0x7f9f9e558d00_0 .var "edge_pixel", 7 0;
v0x7f9f9e558db0_0 .var "edge_pixel_vld", 0 0;
v0x7f9f9e558e50_0 .var "en_strt_actv_cntr", 0 0;
v0x7f9f9e558ef0_0 .var "en_vga_counters", 0 0;
v0x7f9f9e558f90_0 .var "inc_counterY", 0 0;
v0x7f9f9e559030_0 .net "out_pixel", 7 0, L_0x7f9f9e560100;  alias, 1 drivers
v0x7f9f9e5590e0_0 .net "out_pixel_valid", 0 0, L_0x7f9f9e560090;  alias, 1 drivers
v0x7f9f9e559180_0 .var "pixel_valid", 0 0;
E_0x7f9f9e510e80 .event edge, v0x7f9f9e558020_0, v0x7f9f9e5580d0_0, v0x7f9f9e558190_0, v0x7f9f9e558ae0_0;
E_0x7f9f9e547750 .event posedge, v0x7f9f9e558a40_0;
E_0x7f9f9e54a730/0 .event edge, v0x7f9f9e558520_0, v0x7f9f9e558840_0, v0x7f9f9e558330_0, v0x7f9f9e5583d0_0;
E_0x7f9f9e54a730/1 .event edge, v0x7f9f9e5588e0_0, v0x7f9f9e5586e0_0, v0x7f9f9e558c70_0, v0x7f9f9e558ae0_0;
E_0x7f9f9e54a730 .event/or E_0x7f9f9e54a730/0, E_0x7f9f9e54a730/1;
L_0x7f9f9e560100 .functor MUXZ 8, L_0x10cab68c0, v0x7f9f9e558d00_0, v0x7f9f9e558db0_0, C4<>;
    .scope S_0x7f9f9e538de0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9f9e558520_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7f9f9e538de0;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7f9f9e538de0;
T_2 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7f9f9e558ae0_0, 0, 11;
    %end;
    .thread T_2;
    .scope S_0x7f9f9e538de0;
T_3 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f9f9e558c70_0, 0, 10;
    %end;
    .thread T_3;
    .scope S_0x7f9f9e538de0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9f9e558d00_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x7f9f9e538de0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e558ef0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f9f9e538de0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e5583d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7f9f9e538de0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e558e50_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7f9f9e538de0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e559180_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f9f9e538de0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e558db0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7f9f9e538de0;
T_10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9f9e5588e0_0, 0, 5;
    %end;
    .thread T_10;
    .scope S_0x7f9f9e538de0;
T_11 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f9f9e5586e0_0, 0, 7;
    %end;
    .thread T_11;
    .scope S_0x7f9f9e538de0;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9f9e558020_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x7f9f9e538de0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9f9e5580d0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0x7f9f9e538de0;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9f9e558190_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0x7f9f9e538de0;
T_15 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f9f9e558790_0, 0, 10;
    %end;
    .thread T_15;
    .scope S_0x7f9f9e538de0;
T_16 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e558330_0;
    %assign/vec4 v0x7f9f9e5583d0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f9f9e538de0;
T_17 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e558e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7f9f9e5586e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7f9f9e5586e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f9f9e5586e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f9f9e538de0;
T_18 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e558ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 35;
    %cmpi/u 1056, 0, 35;
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v0x7f9f9e558ae0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x7f9f9e558ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f9e558f90_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7f9f9e558ae0_0, 0;
    %load/vec4 v0x7f9f9e558c70_0;
    %pad/u 35;
    %cmpi/u 628, 0, 35;
    %jmp/0xz  T_18.4, 5;
    %load/vec4 v0x7f9f9e558c70_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7f9f9e558c70_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f9f9e558c70_0, 0;
T_18.5 ;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9f9e538de0;
T_19 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e558470_0;
    %assign/vec4 v0x7f9f9e558520_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f9f9e538de0;
T_20 ;
    %wait E_0x7f9f9e54a730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e558e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e558ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e559180_0, 0, 1;
    %load/vec4 v0x7f9f9e558520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %jmp T_20.8;
T_20.0 ;
    %load/vec4 v0x7f9f9e558840_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.9, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
T_20.10 ;
    %jmp T_20.8;
T_20.1 ;
    %load/vec4 v0x7f9f9e558840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.11, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %jmp T_20.12;
T_20.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
T_20.12 ;
    %jmp T_20.8;
T_20.2 ;
    %load/vec4 v0x7f9f9e558330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f9e5583d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %load/vec4 v0x7f9f9e5588e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7f9f9e5588e0_0, 0, 5;
    %jmp T_20.14;
T_20.13 ;
    %load/vec4 v0x7f9f9e5588e0_0;
    %store/vec4 v0x7f9f9e5588e0_0, 0, 5;
T_20.14 ;
    %load/vec4 v0x7f9f9e5588e0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_20.15, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9f9e5588e0_0, 0, 5;
    %jmp T_20.16;
T_20.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
T_20.16 ;
    %jmp T_20.8;
T_20.3 ;
    %load/vec4 v0x7f9f9e5583d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f9e558330_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %jmp T_20.18;
T_20.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
T_20.18 ;
    %jmp T_20.8;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e558e50_0, 0, 1;
    %load/vec4 v0x7f9f9e5586e0_0;
    %pad/u 32;
    %cmpi/e 86, 0, 32;
    %jmp/0xz  T_20.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e558e50_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %jmp T_20.20;
T_20.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
T_20.20 ;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e558ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e559180_0, 0, 1;
    %load/vec4 v0x7f9f9e558c70_0;
    %pad/u 32;
    %pushi/vec4 511, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 32;
    %pushi/vec4 514, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.21, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %jmp T_20.22;
T_20.21 ;
    %load/vec4 v0x7f9f9e558c70_0;
    %pad/u 32;
    %cmpi/u 511, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 32;
    %pushi/vec4 511, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.23, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %jmp T_20.24;
T_20.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
T_20.24 ;
T_20.22 ;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e558ef0_0, 0, 1;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_20.25, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e559180_0, 0, 1;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e559180_0, 0, 1;
T_20.26 ;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 35;
    %cmpi/e 1056, 0, 35;
    %jmp/0xz  T_20.27, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %jmp T_20.28;
T_20.27 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
T_20.28 ;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e559180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e558ef0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9f9e558470_0, 0, 4;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7f9f9e538de0;
T_21 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e558520_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 32;
    %cmpi/u 514, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.0, 9;
    %load/vec4 v0x7f9f9e558630_0;
    %assign/vec4 v0x7f9f9e558190_0, 0;
    %load/vec4 v0x7f9f9e558190_0;
    %assign/vec4 v0x7f9f9e5580d0_0, 0;
    %load/vec4 v0x7f9f9e5580d0_0;
    %assign/vec4 v0x7f9f9e558020_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_21.2, 5;
    %pushi/vec4 255, 0, 10;
    %load/vec4 v0x7f9f9e558790_0;
    %cmp/u;
    %jmp/0xz  T_21.4, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f9f9e558d00_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x7f9f9e558020_0;
    %load/vec4 v0x7f9f9e5580d0_0;
    %add;
    %load/vec4 v0x7f9f9e558190_0;
    %add;
    %assign/vec4 v0x7f9f9e558d00_0, 0;
T_21.5 ;
T_21.2 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9f9e558d00_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f9f9e538de0;
T_22 ;
    %wait E_0x7f9f9e510e80;
    %load/vec4 v0x7f9f9e558020_0;
    %pad/u 10;
    %load/vec4 v0x7f9f9e5580d0_0;
    %pad/u 10;
    %add;
    %load/vec4 v0x7f9f9e558190_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0x7f9f9e558790_0, 0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7f9f9e558ae0_0;
    %pad/u 32;
    %cmpi/u 515, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e558db0_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e558db0_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f9f9e539120;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e55c1b0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x7f9f9e539120;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f9e55d010_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x7f9f9e539120;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f9e55ccd0_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x7f9f9e539120;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f9e55ce20_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x7f9f9e539120;
T_27 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7f9f9e55c2d0_0, 0, 11;
    %end;
    .thread T_27;
    .scope S_0x7f9f9e539120;
T_28 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f9f9e55c360_0, 0, 10;
    %end;
    .thread T_28;
    .scope S_0x7f9f9e539120;
T_29 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e55c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x7f9f9e55c2d0_0;
    %pad/u 35;
    %cmpi/u 1056, 0, 35;
    %jmp/0xz  T_29.2, 5;
    %load/vec4 v0x7f9f9e55c2d0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x7f9f9e55c2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f9e55ca30_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7f9f9e55c2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f9e55ca30_0, 0;
T_29.3 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f9f9e539120;
T_30 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e55ca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x7f9f9e55c360_0;
    %pad/u 35;
    %cmpi/u 628, 0, 35;
    %jmp/0xz  T_30.2, 5;
    %load/vec4 v0x7f9f9e55c360_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7f9f9e55c360_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f9f9e55c360_0, 0;
T_30.3 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f9f9e539120;
T_31 ;
    %delay 5000, 0;
    %load/vec4 v0x7f9f9e55c1b0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x7f9f9e55c1b0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7f9f9e539120;
T_32 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e55c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9f9e55d010_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7f9f9e55cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x7f9f9e55d010_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f9f9e55d010_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7f9f9e55d010_0;
    %assign/vec4 v0x7f9f9e55d010_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7f9f9e539120;
T_33 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f9e5597b0_0, 0, 3;
    %end;
    .thread T_33;
    .scope S_0x7f9f9e539120;
T_34 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e559710_0;
    %assign/vec4 v0x7f9f9e5597b0_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7f9f9e539120;
T_35 ;
    %wait E_0x7f9f9e511dc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e55c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e55c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e55c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e55cad0_0, 0, 1;
    %load/vec4 v0x7f9f9e55ce20_0;
    %store/vec4 v0x7f9f9e55cec0_0, 0, 32;
    %load/vec4 v0x7f9f9e55c5a0_0;
    %store/vec4 v0x7f9f9e55c630_0, 0, 32;
    %load/vec4 v0x7f9f9e55c780_0;
    %store/vec4 v0x7f9f9e55c830_0, 0, 32;
    %load/vec4 v0x7f9f9e5597b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %jmp T_35.5;
T_35.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e55c240_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9f9e559710_0, 0, 3;
    %jmp T_35.5;
T_35.1 ;
    %vpi_func 2 222 "$fopen" 32, "lena512.bmp", "rb" {0 0 0};
    %store/vec4 v0x7f9f9e55c630_0, 0, 32;
    %vpi_func 2 225 "$fopen" 32, "lena512_out2.bmp", "wb" {0 0 0};
    %store/vec4 v0x7f9f9e55c830_0, 0, 32;
    %load/vec4 v0x7f9f9e55c630_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9f9e55c830_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_35.6, 4;
    %vpi_call 2 229 "$display", "Error! Unable to open the read and/or write file." {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9f9e559710_0, 0, 3;
    %jmp T_35.7;
T_35.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9f9e559710_0, 0, 3;
T_35.7 ;
    %jmp T_35.5;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e55c510_0, 0, 1;
    %load/vec4 v0x7f9f9e55c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e55cad0_0, 0, 1;
    %load/vec4 v0x7f9f9e55d010_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_35.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %jmp T_35.14;
T_35.10 ;
    %load/vec4 v0x7f9f9e55c980_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f9e55cec0_0, 4, 8;
    %jmp T_35.14;
T_35.11 ;
    %load/vec4 v0x7f9f9e55c980_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f9e55cec0_0, 4, 8;
    %jmp T_35.14;
T_35.12 ;
    %load/vec4 v0x7f9f9e55c980_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f9e55cec0_0, 4, 8;
    %jmp T_35.14;
T_35.13 ;
    %load/vec4 v0x7f9f9e55c980_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9f9e55cec0_0, 4, 8;
    %jmp T_35.14;
T_35.14 ;
    %pop/vec4 1;
    %vpi_call 2 251 "$fwrite", v0x7f9f9e55c780_0, "%c", v0x7f9f9e55c980_0 {0 0 0};
T_35.8 ;
    %load/vec4 v0x7f9f9e55d010_0;
    %load/vec4 v0x7f9f9e55ce20_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_35.15, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9f9e559710_0, 0, 3;
    %jmp T_35.16;
T_35.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9f9e559710_0, 0, 3;
T_35.16 ;
    %jmp T_35.5;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e55c3f0_0, 0, 1;
    %load/vec4 v0x7f9f9e55c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9f9e559710_0, 0, 3;
    %jmp T_35.18;
T_35.17 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9f9e559710_0, 0, 3;
T_35.18 ;
    %jmp T_35.5;
T_35.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9f9e559710_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e55c3f0_0, 0, 1;
    %vpi_call 2 270 "$display", "End of state machine" {0 0 0};
    %jmp T_35.5;
T_35.5 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7f9f9e539120;
T_36 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e55cec0_0;
    %assign/vec4 v0x7f9f9e55ce20_0, 0;
    %load/vec4 v0x7f9f9e55c630_0;
    %assign/vec4 v0x7f9f9e55c5a0_0, 0;
    %load/vec4 v0x7f9f9e55c830_0;
    %assign/vec4 v0x7f9f9e55c780_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f9f9e539120;
T_37 ;
    %vpi_call 2 288 "$dumpfile", "hw5.vcd" {0 0 0};
    %vpi_call 2 289 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9f9e539120 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f9e55c480_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9f9e55c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f9e55c6e0_0, 0;
    %delay 30000, 0;
T_37.0 ;
    %vpi_func 2 301 "$feof" 32, v0x7f9f9e55c5a0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_37.1, 8;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e55c510_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f9f9e55c8e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.2, 9;
    %vpi_func 2 305 "$fgetc" 32, v0x7f9f9e55c5a0_0 {0 0 0};
    %pad/u 8;
    %assign/vec4 v0x7f9f9e55c980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f9e55c6e0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f9e55c6e0_0, 0;
T_37.3 ;
    %jmp T_37.0;
T_37.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f9e55c6e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f9f9e55c980_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f9e55c480_0, 0, 1;
    %vpi_call 2 320 "$fclose", v0x7f9f9e55c5a0_0 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x7f9f9e539120;
T_38 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e55cd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x7f9f9e55ccd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f9f9e55ccd0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7f9f9e539120;
T_39 ;
    %wait E_0x7f9f9e547750;
    %load/vec4 v0x7f9f9e55ccd0_0;
    %cmpi/e 262144, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %vpi_call 2 334 "$display", "Done writing file. Stopping Test." {0 0 0};
    %vpi_call 2 335 "$fclose", v0x7f9f9e55c780_0 {0 0 0};
    %vpi_call 2 336 "$stop" {0 0 0};
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7f9f9e55cd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %vpi_call 2 339 "$fwrite", v0x7f9f9e55c780_0, "%c", v0x7f9f9e55cc10_0 {0 0 0};
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hw5_tb.v";
    "hw5_top.v";
