#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fdf0d808e00 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fdf0d817690 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fdf0d82e9f0_0 .var "a", 2 0;
v0x7fdf0d82ea80_0 .var "b", 2 0;
v0x7fdf0d82eb10_0 .var "cin", 0 0;
v0x7fdf0d82ec00_0 .net "cout", 2 0, L_0x7fdf0d8309e0;  1 drivers
v0x7fdf0d82ec90_0 .var/i "mismatch_count", 31 0;
v0x7fdf0d82ed60_0 .net "sum", 2 0, L_0x7fdf0d830890;  1 drivers
S_0x7fdf0d808f70 .scope module, "UUT" "top_module" 2 18, 3 12 0, S_0x7fdf0d808e00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "cout";
    .port_info 4 /OUTPUT 3 "sum";
L_0x7fdf0d830970 .functor BUFZ 1, L_0x7fdf0d82f380, C4<0>, C4<0>, C4<0>;
L_0x7fdf0d830b40 .functor BUFZ 1, L_0x7fdf0d82fbc0, C4<0>, C4<0>, C4<0>;
v0x7fdf0d82e300_0 .net *"_ivl_24", 0 0, L_0x7fdf0d830970;  1 drivers
v0x7fdf0d82e390_0 .net *"_ivl_29", 0 0, L_0x7fdf0d830b40;  1 drivers
v0x7fdf0d82e420_0 .net "a", 2 0, v0x7fdf0d82e9f0_0;  1 drivers
v0x7fdf0d82e4c0_0 .net "b", 2 0, v0x7fdf0d82ea80_0;  1 drivers
v0x7fdf0d82e570_0 .net "c1", 0 0, L_0x7fdf0d82f380;  1 drivers
v0x7fdf0d82e680_0 .net "c2", 0 0, L_0x7fdf0d82fbc0;  1 drivers
v0x7fdf0d82e750_0 .net "cin", 0 0, v0x7fdf0d82eb10_0;  1 drivers
v0x7fdf0d82e7e0_0 .net "cout", 2 0, L_0x7fdf0d8309e0;  alias, 1 drivers
v0x7fdf0d82e870_0 .net "sum", 2 0, L_0x7fdf0d830890;  alias, 1 drivers
L_0x7fdf0d82f4b0 .part v0x7fdf0d82e9f0_0, 0, 1;
L_0x7fdf0d82f5d0 .part v0x7fdf0d82ea80_0, 0, 1;
L_0x7fdf0d82fcf0 .part v0x7fdf0d82e9f0_0, 1, 1;
L_0x7fdf0d82fe10 .part v0x7fdf0d82ea80_0, 1, 1;
L_0x7fdf0d830550 .part v0x7fdf0d82e9f0_0, 2, 1;
L_0x7fdf0d8306f0 .part v0x7fdf0d82ea80_0, 2, 1;
L_0x7fdf0d830890 .concat8 [ 1 1 1 0], L_0x7fdf0d82eee0, L_0x7fdf0d82f760, L_0x7fdf0d82ffa0;
L_0x7fdf0d8309e0 .concat8 [ 1 1 1 0], L_0x7fdf0d830970, L_0x7fdf0d830b40, L_0x7fdf0d830400;
S_0x7fdf0d806030 .scope module, "fa0" "full_adder" 3 24, 3 1 0, S_0x7fdf0d808f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fdf0d82edf0 .functor XOR 1, L_0x7fdf0d82f4b0, L_0x7fdf0d82f5d0, C4<0>, C4<0>;
L_0x7fdf0d82eee0 .functor XOR 1, L_0x7fdf0d82edf0, v0x7fdf0d82eb10_0, C4<0>, C4<0>;
L_0x7fdf0d82efd0 .functor AND 1, L_0x7fdf0d82f4b0, L_0x7fdf0d82f5d0, C4<1>, C4<1>;
L_0x7fdf0d82f0e0 .functor AND 1, L_0x7fdf0d82f5d0, v0x7fdf0d82eb10_0, C4<1>, C4<1>;
L_0x7fdf0d82f1f0 .functor OR 1, L_0x7fdf0d82efd0, L_0x7fdf0d82f0e0, C4<0>, C4<0>;
L_0x7fdf0d82f310 .functor AND 1, v0x7fdf0d82eb10_0, L_0x7fdf0d82f4b0, C4<1>, C4<1>;
L_0x7fdf0d82f380 .functor OR 1, L_0x7fdf0d82f1f0, L_0x7fdf0d82f310, C4<0>, C4<0>;
v0x7fdf0d819b10_0 .net *"_ivl_0", 0 0, L_0x7fdf0d82edf0;  1 drivers
v0x7fdf0d82c860_0 .net *"_ivl_10", 0 0, L_0x7fdf0d82f310;  1 drivers
v0x7fdf0d82c900_0 .net *"_ivl_4", 0 0, L_0x7fdf0d82efd0;  1 drivers
v0x7fdf0d82c9b0_0 .net *"_ivl_6", 0 0, L_0x7fdf0d82f0e0;  1 drivers
v0x7fdf0d82ca60_0 .net *"_ivl_8", 0 0, L_0x7fdf0d82f1f0;  1 drivers
v0x7fdf0d82cb50_0 .net "a", 0 0, L_0x7fdf0d82f4b0;  1 drivers
v0x7fdf0d82cbf0_0 .net "b", 0 0, L_0x7fdf0d82f5d0;  1 drivers
v0x7fdf0d82cc90_0 .net "cin", 0 0, v0x7fdf0d82eb10_0;  alias, 1 drivers
v0x7fdf0d82cd30_0 .net "cout", 0 0, L_0x7fdf0d82f380;  alias, 1 drivers
v0x7fdf0d82ce40_0 .net "sum", 0 0, L_0x7fdf0d82eee0;  1 drivers
S_0x7fdf0d82cf50 .scope module, "fa1" "full_adder" 3 32, 3 1 0, S_0x7fdf0d808f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fdf0d82f6f0 .functor XOR 1, L_0x7fdf0d82fcf0, L_0x7fdf0d82fe10, C4<0>, C4<0>;
L_0x7fdf0d82f760 .functor XOR 1, L_0x7fdf0d82f6f0, L_0x7fdf0d82f380, C4<0>, C4<0>;
L_0x7fdf0d82f890 .functor AND 1, L_0x7fdf0d82fcf0, L_0x7fdf0d82fe10, C4<1>, C4<1>;
L_0x7fdf0d82f960 .functor AND 1, L_0x7fdf0d82fe10, L_0x7fdf0d82f380, C4<1>, C4<1>;
L_0x7fdf0d82f9f0 .functor OR 1, L_0x7fdf0d82f890, L_0x7fdf0d82f960, C4<0>, C4<0>;
L_0x7fdf0d82fb50 .functor AND 1, L_0x7fdf0d82f380, L_0x7fdf0d82fcf0, C4<1>, C4<1>;
L_0x7fdf0d82fbc0 .functor OR 1, L_0x7fdf0d82f9f0, L_0x7fdf0d82fb50, C4<0>, C4<0>;
v0x7fdf0d82d190_0 .net *"_ivl_0", 0 0, L_0x7fdf0d82f6f0;  1 drivers
v0x7fdf0d82d220_0 .net *"_ivl_10", 0 0, L_0x7fdf0d82fb50;  1 drivers
v0x7fdf0d82d2c0_0 .net *"_ivl_4", 0 0, L_0x7fdf0d82f890;  1 drivers
v0x7fdf0d82d380_0 .net *"_ivl_6", 0 0, L_0x7fdf0d82f960;  1 drivers
v0x7fdf0d82d430_0 .net *"_ivl_8", 0 0, L_0x7fdf0d82f9f0;  1 drivers
v0x7fdf0d82d520_0 .net "a", 0 0, L_0x7fdf0d82fcf0;  1 drivers
v0x7fdf0d82d5c0_0 .net "b", 0 0, L_0x7fdf0d82fe10;  1 drivers
v0x7fdf0d82d660_0 .net "cin", 0 0, L_0x7fdf0d82f380;  alias, 1 drivers
v0x7fdf0d82d6f0_0 .net "cout", 0 0, L_0x7fdf0d82fbc0;  alias, 1 drivers
v0x7fdf0d82d800_0 .net "sum", 0 0, L_0x7fdf0d82f760;  1 drivers
S_0x7fdf0d82d920 .scope module, "fa2" "full_adder" 3 40, 3 1 0, S_0x7fdf0d808f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fdf0d82ff30 .functor XOR 1, L_0x7fdf0d830550, L_0x7fdf0d8306f0, C4<0>, C4<0>;
L_0x7fdf0d82ffa0 .functor XOR 1, L_0x7fdf0d82ff30, L_0x7fdf0d82fbc0, C4<0>, C4<0>;
L_0x7fdf0d8300d0 .functor AND 1, L_0x7fdf0d830550, L_0x7fdf0d8306f0, C4<1>, C4<1>;
L_0x7fdf0d8301a0 .functor AND 1, L_0x7fdf0d8306f0, L_0x7fdf0d82fbc0, C4<1>, C4<1>;
L_0x7fdf0d830230 .functor OR 1, L_0x7fdf0d8300d0, L_0x7fdf0d8301a0, C4<0>, C4<0>;
L_0x7fdf0d830390 .functor AND 1, L_0x7fdf0d82fbc0, L_0x7fdf0d830550, C4<1>, C4<1>;
L_0x7fdf0d830400 .functor OR 1, L_0x7fdf0d830230, L_0x7fdf0d830390, C4<0>, C4<0>;
v0x7fdf0d82db60_0 .net *"_ivl_0", 0 0, L_0x7fdf0d82ff30;  1 drivers
v0x7fdf0d82dbf0_0 .net *"_ivl_10", 0 0, L_0x7fdf0d830390;  1 drivers
v0x7fdf0d82dca0_0 .net *"_ivl_4", 0 0, L_0x7fdf0d8300d0;  1 drivers
v0x7fdf0d82dd60_0 .net *"_ivl_6", 0 0, L_0x7fdf0d8301a0;  1 drivers
v0x7fdf0d82de10_0 .net *"_ivl_8", 0 0, L_0x7fdf0d830230;  1 drivers
v0x7fdf0d82df00_0 .net "a", 0 0, L_0x7fdf0d830550;  1 drivers
v0x7fdf0d82dfa0_0 .net "b", 0 0, L_0x7fdf0d8306f0;  1 drivers
v0x7fdf0d82e040_0 .net "cin", 0 0, L_0x7fdf0d82fbc0;  alias, 1 drivers
v0x7fdf0d82e0d0_0 .net "cout", 0 0, L_0x7fdf0d830400;  1 drivers
v0x7fdf0d82e1e0_0 .net "sum", 0 0, L_0x7fdf0d82ffa0;  1 drivers
    .scope S_0x7fdf0d808e00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdf0d82ec90_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdf0d82e9f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdf0d82ea80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf0d82eb10_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdf0d82ec00_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7fdf0d82ed60_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fdf0d82ec00_0, v0x7fdf0d82ed60_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fdf0d82ec90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf0d82ec90_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdf0d82e9f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdf0d82ea80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf0d82eb10_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdf0d82ec00_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7fdf0d82ed60_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fdf0d82ec00_0, v0x7fdf0d82ed60_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fdf0d82ec90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf0d82ec90_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdf0d82e9f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdf0d82ea80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf0d82eb10_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdf0d82ec00_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7fdf0d82ed60_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fdf0d82ec00_0, v0x7fdf0d82ed60_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fdf0d82ec90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf0d82ec90_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdf0d82e9f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdf0d82ea80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf0d82eb10_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdf0d82ec00_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7fdf0d82ed60_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fdf0d82ec00_0, v0x7fdf0d82ed60_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fdf0d82ec90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdf0d82ec90_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %load/vec4 v0x7fdf0d82ec90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 72 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 74 "$display", "%0d mismatches out of %0d total tests.", v0x7fdf0d82ec90_0, 32'sb00000000000000000000000000000100 {0 0 0};
T_0.13 ;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Adder3_0_tb.v";
    "Self-calibration/modules/Adder3.v";
