#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jun  5 07:54:53 2022
# Process ID: 19661
# Current directory: /home/muheet/stableEnv/nova_project
# Command line: vivado nova_project.xpr
# Log file: /home/muheet/stableEnv/nova_project/vivado.log
# Journal file: /home/muheet/stableEnv/nova_project/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/muheet/.Xilinx/Vivado/Vivado_init.tcl'
no such variable
    (read trace on "::env(HDK_SHELL_DIR)")
    invoked from within
"source $::env(HDK_SHELL_DIR)/hlx/hlx_setup.tcl"
    (file "/home/muheet/.Xilinx/Vivado/Vivado_init.tcl" line 1)
start_gui
open_project nova_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 7595.434 ; gain = 53.090 ; free physical = 10528 ; free virtual = 33350
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd}
Reading block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>...
CRITICAL WARNING: [BD 41-1287] Associated interface by name SMU_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name ethernet_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name BAR1 not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name hydra_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTML_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name DDR_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTML_m not found for clock port /s_axi_aclk_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <xlx_design_subsystem> from block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>
startgroup
set_property -dict [list CONFIG.M00_A00_BASE_ADDR {0x0000000084000000} CONFIG.M04_A00_BASE_ADDR {0x0000000080000000}] [get_bd_cells axi_crossbar_0]
endgroup
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/ui/bd_ef65eb69.ui> 
set_property offset 0x0000000086000000 [get_bd_addr_segs {BAR1/SEG_DDR_m_Reg}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {BAR1/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {BAR1/SEG_DDR_m_Reg}]
set_property offset 0x0000000086000000 [get_bd_addr_segs {hydra_s/SEG_DDR_m_Reg}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {hydra_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {hydra_s/SEG_DDR_m_Reg}]
set_property offset 0x0000000086000000 [get_bd_addr_segs {MTML_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {MTML_s/SEG_DDR_m_Reg}]
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
generate_target all [get_files  /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd]
CRITICAL WARNING: [BD 41-1353] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint addresses in address space </MTML_s/SEG_axi_bram_ctrl_0_Mem0> at <0x8600_0000 [ 8K ]> and in address space </BAR1/SEG_axi_bram_ctrl_0_Mem0> at <0x8400_0000 [ 8K ]>. It is illegal to have the same slave segment assigned to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, to addresses that are subsets of a larger aligned address, or to contiguous addresses that can be combined.
ERROR: [IP_Flow 19-3461] Value '4195328' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 73
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target all [get_files  /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd]
CRITICAL WARNING: [BD 41-1353] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint addresses in address space </MTML_s/SEG_axi_bram_ctrl_0_Mem0> at <0x8600_0000 [ 8K ]> and in address space </BAR1/SEG_axi_bram_ctrl_0_Mem0> at <0x8400_0000 [ 8K ]>. It is illegal to have the same slave segment assigned to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, to addresses that are subsets of a larger aligned address, or to contiguous addresses that can be combined.
ERROR: [IP_Flow 19-3461] Value '4195328' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 73
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/ui/bd_ef65eb69.ui> 
generate_target all [get_files  /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd]
CRITICAL WARNING: [BD 41-1353] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint addresses in address space </MTML_s/SEG_axi_bram_ctrl_0_Mem0> at <0x8600_0000 [ 8K ]> and in address space </BAR1/SEG_axi_bram_ctrl_0_Mem0> at <0x8400_0000 [ 8K ]>. It is illegal to have the same slave segment assigned to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, to addresses that are subsets of a larger aligned address, or to contiguous addresses that can be combined.
ERROR: [IP_Flow 19-3461] Value '4195328' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 73
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
endgroup
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
set_property range 64K [get_bd_addr_segs {BAR1/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {hydra_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {MTML_s/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/ui/bd_ef65eb69.ui> 
generate_target all [get_files  /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd]
CRITICAL WARNING: [BD 41-1353] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint addresses in address space </MTML_s/SEG_axi_bram_ctrl_0_Mem0> at <0x8600_0000 [ 64K ]> and in address space </BAR1/SEG_axi_bram_ctrl_0_Mem0> at <0x8400_0000 [ 64K ]>. It is illegal to have the same slave segment assigned to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, to addresses that are subsets of a larger aligned address, or to contiguous addresses that can be combined.
ERROR: [IP_Flow 19-3461] Value '4202496' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 73
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property range 8K [get_bd_addr_segs {BAR1/SEG_DDR_m_Reg}]
set_property range 8K [get_bd_addr_segs {hydra_s/SEG_DDR_m_Reg}]
set_property range 8K [get_bd_addr_segs {MTML_s/SEG_DDR_m_Reg}]
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
make_wrapper -files [get_files /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd] -fileset [get_filesets sources_1] -inst_template
CRITICAL WARNING: [BD 41-1353] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint addresses in address space </MTML_s/SEG_axi_bram_ctrl_0_Mem0> at <0x8600_0000 [ 64K ]> and in address space </BAR1/SEG_axi_bram_ctrl_0_Mem0> at <0x8400_0000 [ 64K ]>. It is illegal to have the same slave segment assigned to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, to addresses that are subsets of a larger aligned address, or to contiguous addresses that can be combined.
ERROR: [IP_Flow 19-3461] Value '4202496' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 73
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
generate_target all [get_files  /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd]
CRITICAL WARNING: [BD 41-1353] Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is mapped at disjoint addresses in address space </MTML_s/SEG_axi_bram_ctrl_0_Mem0> at <0x8600_0000 [ 64K ]> and in address space </BAR1/SEG_axi_bram_ctrl_0_Mem0> at <0x8400_0000 [ 64K ]>. It is illegal to have the same slave segment assigned to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, to addresses that are subsets of a larger aligned address, or to contiguous addresses that can be combined.
ERROR: [IP_Flow 19-3461] Value '4202496' is out of the range for parameter 'Memory Depth(MEM_DEPTH)' for BD Cell 'axi_bram_ctrl_0' . Valid values are - 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536, 131072, 262144, 524288, 1048576, 2097152, 4194304, 8388608, 16777216, 33554432, 67108864, 134217728, 268435456, 536870912, 1073741824
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_bram_ctrl_0'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_bram_ctrl_4.1::pre_propagate Line 73
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
endgroup
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/ui/bd_ef65eb69.ui> 
startgroup
set_property -dict [list CONFIG.M00_A00_BASE_ADDR {0x0000000080000000} CONFIG.M04_A00_BASE_ADDR {0x0000000084000000}] [get_bd_cells axi_crossbar_0]
endgroup
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/ui/bd_ef65eb69.ui> 
set_property offset 0x0000000086000000 [get_bd_addr_segs {BAR1/SEG_DDR_m_Reg}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {BAR1/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {BAR1/SEG_DDR_m_Reg}]
set_property range 64K [get_bd_addr_segs {BAR1/SEG_DDR_m_Reg}]
set_property range 8K [get_bd_addr_segs {BAR1/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000086000000 [get_bd_addr_segs {hydra_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {hydra_s/SEG_DDR_m_Reg}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {hydra_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {hydra_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {hydra_s/SEG_DDR_m_Reg}]
set_property offset 0x0000000086000000 [get_bd_addr_segs {MTML_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {MTML_s/SEG_DDR_m_Reg}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {MTML_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {MTML_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {MTML_s/SEG_DDR_m_Reg}]
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
generate_target all [get_files  /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd]
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/synth/xlx_design_subsystem.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/sim/xlx_design_subsystem.v
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hdl/xlx_design_subsystem_wrapper.v
Exporting to file /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hw_handoff/xlx_design_subsystem.hwh
Generated Block Design Tcl file /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hw_handoff/xlx_design_subsystem_bd.tcl
Generated Hardware Definition File /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/synth/xlx_design_subsystem.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 9444.570 ; gain = 0.000 ; free physical = 10064 ; free virtual = 32898
export_ip_user_files -of_objects [get_files /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd] -directory /home/muheet/stableEnv/nova_project/nova_project.ip_user_files/sim_scripts -ip_user_files_dir /home/muheet/stableEnv/nova_project/nova_project.ip_user_files -ipstatic_source_dir /home/muheet/stableEnv/nova_project/nova_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/modelsim} {questa=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/questa} {ies=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/ies} {xcelium=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/xcelium} {vcs=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/vcs} {riviera=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property offset 0x0000000086000000 [get_bd_addr_segs {BAR1/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {BAR1/SEG_DDR_m_Reg}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {BAR1/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000086000000 [get_bd_addr_segs {hydra_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {hydra_s/SEG_DDR_m_Reg}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {hydra_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000086000000 [get_bd_addr_segs {MTML_s/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {MTML_s/SEG_DDR_m_Reg}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {MTML_s/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
startgroup
set_property -dict [list CONFIG.M00_A00_BASE_ADDR {0x0000000084000000} CONFIG.M04_A00_BASE_ADDR {0x0000000080000000}] [get_bd_cells axi_crossbar_0]
endgroup
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
generate_target all [get_files  /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd]
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/synth/xlx_design_subsystem.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/sim/xlx_design_subsystem.v
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hdl/xlx_design_subsystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_crossbar_0 .
Exporting to file /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hw_handoff/xlx_design_subsystem.hwh
Generated Block Design Tcl file /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hw_handoff/xlx_design_subsystem_bd.tcl
Generated Hardware Definition File /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/synth/xlx_design_subsystem.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 9497.539 ; gain = 0.000 ; free physical = 10015 ; free virtual = 32871
export_ip_user_files -of_objects [get_files /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd] -directory /home/muheet/stableEnv/nova_project/nova_project.ip_user_files/sim_scripts -ip_user_files_dir /home/muheet/stableEnv/nova_project/nova_project.ip_user_files -ipstatic_source_dir /home/muheet/stableEnv/nova_project/nova_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/modelsim} {questa=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/questa} {ies=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/ies} {xcelium=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/xcelium} {vcs=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/vcs} {riviera=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  5 08:29:02 2022...
