{
  "module_name": "reg.h",
  "hash_id": "cb909f35ecade6e26b1730160377356d15fa0e3908134c6d958dd062a1149736",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/reg.h",
  "human_readable_source": " \n \n\n#ifndef __RTL8723E_REG_H__\n#define __RTL8723E_REG_H__\n\n#define REG_SYS_ISO_CTRL\t\t\t0x0000\n#define REG_SYS_FUNC_EN\t\t\t\t0x0002\n#define REG_APS_FSMCO\t\t\t\t0x0004\n#define REG_SYS_CLKR\t\t\t\t0x0008\n#define REG_9346CR\t\t\t\t\t0x000A\n#define REG_EE_VPD\t\t\t\t\t0x000C\n#define REG_AFE_MISC\t\t\t\t0x0010\n#define REG_SPS0_CTRL\t\t\t\t0x0011\n#define REG_SPS_OCP_CFG\t\t\t\t0x0018\n#define REG_RSV_CTRL\t\t\t\t0x001C\n#define REG_RF_CTRL\t\t\t\t\t0x001F\n#define REG_LDOA15_CTRL\t\t\t\t0x0020\n#define REG_LDOV12D_CTRL\t\t\t0x0021\n#define REG_LDOHCI12_CTRL\t\t\t0x0022\n#define REG_LPLDO_CTRL\t\t\t\t0x0023\n#define REG_AFE_XTAL_CTRL\t\t\t0x0024\n#define REG_AFE_PLL_CTRL\t\t\t0x0028\n#define REG_EFUSE_CTRL\t\t\t\t0x0030\n#define REG_EFUSE_TEST\t\t\t\t0x0034\n#define REG_PWR_DATA\t\t\t\t0x0038\n#define REG_CAL_TIMER\t\t\t\t0x003C\n#define REG_ACLK_MON\t\t\t\t0x003E\n#define REG_GPIO_MUXCFG\t\t\t\t0x0040\n#define REG_GPIO_IO_SEL\t\t\t\t0x0042\n#define REG_MAC_PINMUX_CFG\t\t\t0x0043\n#define REG_GPIO_PIN_CTRL\t\t\t0x0044\n#define REG_GPIO_INTM\t\t\t\t0x0048\n#define REG_LEDCFG0\t\t\t\t\t0x004C\n#define REG_LEDCFG1\t\t\t\t\t0x004D\n#define REG_LEDCFG2\t\t\t\t\t0x004E\n#define REG_LEDCFG3\t\t\t\t\t0x004F\n#define REG_FSIMR\t\t\t\t\t0x0050\n#define REG_FSISR\t\t\t\t\t0x0054\n#define REG_GPIO_PIN_CTRL_2\t\t\t0x0060\n#define REG_GPIO_IO_SEL_2\t\t\t0x0062\n#define REG_MULTI_FUNC_CTRL\t\t\t0x0068\n\n#define REG_MCUFWDL\t\t\t\t0x0080\n\n#define REG_HMEBOX_EXT_0\t\t\t0x0088\n#define REG_HMEBOX_EXT_1\t\t\t0x008A\n#define REG_HMEBOX_EXT_2\t\t\t0x008C\n#define REG_HMEBOX_EXT_3\t\t\t0x008E\n\n#define REG_BIST_SCAN\t\t\t\t0x00D0\n#define REG_BIST_RPT\t\t\t\t0x00D4\n#define REG_BIST_ROM_RPT\t\t\t0x00D8\n#define REG_USB_SIE_INTF\t\t\t0x00E0\n#define REG_PCIE_MIO_INTF\t\t\t0x00E4\n#define REG_PCIE_MIO_INTD\t\t\t0x00E8\n#define REG_SYS_CFG\t\t\t\t\t0x00F0\n#define REG_GPIO_OUTSTS\t\t\t\t0x00F4\n\n#define REG_CR\t\t\t\t\t\t0x0100\n#define REG_PBP\t\t\t\t\t\t0x0104\n#define REG_TRXDMA_CTRL\t\t\t\t0x010C\n#define REG_TRXFF_BNDY\t\t\t\t0x0114\n#define REG_TRXFF_STATUS\t\t\t0x0118\n#define REG_RXFF_PTR\t\t\t\t0x011C\n#define REG_HIMR\t\t\t\t\t0x0120\n#define REG_HISR\t\t\t\t\t0x0124\n#define REG_HIMRE\t\t\t\t\t0x0128\n#define REG_HISRE\t\t\t\t\t0x012C\n#define REG_CPWM\t\t\t\t\t0x012F\n#define REG_FWIMR\t\t\t\t\t0x0130\n#define REG_FWISR\t\t\t\t\t0x0134\n#define REG_PKTBUF_DBG_CTRL\t\t\t0x0140\n#define REG_PKTBUF_DBG_DATA_L\t\t0x0144\n#define REG_PKTBUF_DBG_DATA_H\t\t0x0148\n\n#define REG_TC0_CTRL\t\t\t\t0x0150\n#define REG_TC1_CTRL\t\t\t\t0x0154\n#define REG_TC2_CTRL\t\t\t\t0x0158\n#define REG_TC3_CTRL\t\t\t\t0x015C\n#define REG_TC4_CTRL\t\t\t\t0x0160\n#define REG_TCUNIT_BASE\t\t\t\t0x0164\n#define REG_MBIST_START\t\t\t\t0x0174\n#define REG_MBIST_DONE\t\t\t\t0x0178\n#define REG_MBIST_FAIL\t\t\t\t0x017C\n#define REG_C2HEVT_MSG_NORMAL\t\t0x01A0\n#define REG_C2HEVT_MSG_TEST\t\t\t0x01B8\n#define REG_MCUTST_1\t\t\t\t0x01c0\n#define REG_FMETHR\t\t\t\t\t0x01C8\n#define REG_HMETFR\t\t\t\t\t0x01CC\n#define REG_HMEBOX_0\t\t\t\t0x01D0\n#define REG_HMEBOX_1\t\t\t\t0x01D4\n#define REG_HMEBOX_2\t\t\t\t0x01D8\n#define REG_HMEBOX_3\t\t\t\t0x01DC\n\n#define REG_LLT_INIT\t\t\t\t0x01E0\n#define REG_BB_ACCEESS_CTRL\t\t\t0x01E8\n#define REG_BB_ACCESS_DATA\t\t\t0x01EC\n\n#define REG_RQPN\t\t\t\t\t0x0200\n#define REG_FIFOPAGE\t\t\t\t0x0204\n#define REG_TDECTRL\t\t\t\t\t0x0208\n#define REG_TXDMA_OFFSET_CHK\t\t0x020C\n#define REG_TXDMA_STATUS\t\t\t0x0210\n#define REG_RQPN_NPQ\t\t\t\t0x0214\n\n#define REG_RXDMA_AGG_PG_TH\t\t\t0x0280\n#define REG_RXPKT_NUM\t\t\t\t0x0284\n#define REG_RXDMA_STATUS\t\t\t0x0288\n\n#define\tREG_PCIE_CTRL_REG\t\t\t0x0300\n#define\tREG_INT_MIG\t\t\t\t\t0x0304\n#define\tREG_BCNQ_DESA\t\t\t\t0x0308\n#define\tREG_HQ_DESA\t\t\t\t\t0x0310\n#define\tREG_MGQ_DESA\t\t\t\t0x0318\n#define\tREG_VOQ_DESA\t\t\t\t0x0320\n#define\tREG_VIQ_DESA\t\t\t\t0x0328\n#define\tREG_BEQ_DESA\t\t\t\t0x0330\n#define\tREG_BKQ_DESA\t\t\t\t0x0338\n#define\tREG_RX_DESA\t\t\t\t\t0x0340\n#define\tREG_DBI\t\t\t\t\t\t0x0348\n#define\tREG_MDIO\t\t\t\t\t0x0354\n#define\tREG_DBG_SEL\t\t\t\t\t0x0360\n#define\tREG_PCIE_HRPWM\t\t\t\t0x0361\n#define\tREG_PCIE_HCPWM\t\t\t\t0x0363\n#define\tREG_UART_CTRL\t\t\t\t0x0364\n#define\tREG_UART_TX_DESA\t\t\t0x0370\n#define\tREG_UART_RX_DESA\t\t\t0x0378\n\n#define\tREG_HDAQ_DESA_NODEF\t\t\t0x0000\n#define\tREG_CMDQ_DESA_NODEF\t\t\t0x0000\n\n#define REG_VOQ_INFORMATION\t\t\t0x0400\n#define REG_VIQ_INFORMATION\t\t\t0x0404\n#define REG_BEQ_INFORMATION\t\t\t0x0408\n#define REG_BKQ_INFORMATION\t\t\t0x040C\n#define REG_MGQ_INFORMATION\t\t\t0x0410\n#define REG_HGQ_INFORMATION\t\t\t0x0414\n#define REG_BCNQ_INFORMATION\t\t0x0418\n\n#define REG_CPU_MGQ_INFORMATION\t\t0x041C\n#define REG_FWHW_TXQ_CTRL\t\t\t0x0420\n#define REG_HWSEQ_CTRL\t\t\t\t0x0423\n#define REG_TXPKTBUF_BCNQ_BDNY\t\t0x0424\n#define REG_TXPKTBUF_MGQ_BDNY\t\t0x0425\n#define REG_MULTI_BCNQ_EN\t\t\t0x0426\n#define REG_MULTI_BCNQ_OFFSET\t\t0x0427\n#define REG_SPEC_SIFS\t\t\t\t0x0428\n#define REG_RL\t\t\t\t\t\t0x042A\n#define REG_DARFRC\t\t\t\t\t0x0430\n#define REG_RARFRC\t\t\t\t\t0x0438\n#define REG_RRSR\t\t\t\t\t0x0440\n#define REG_ARFR0\t\t\t\t\t0x0444\n#define REG_ARFR1\t\t\t\t\t0x0448\n#define REG_ARFR2\t\t\t\t\t0x044C\n#define REG_ARFR3\t\t\t\t\t0x0450\n#define REG_AGGLEN_LMT\t\t\t\t0x0458\n#define REG_AMPDU_MIN_SPACE\t\t\t0x045C\n#define REG_TXPKTBUF_WMAC_LBK_BF_HD\t0x045D\n#define REG_FAST_EDCA_CTRL\t\t\t0x0460\n#define REG_RD_RESP_PKT_TH\t\t\t0x0463\n#define REG_INIRTS_RATE_SEL\t\t\t0x0480\n#define REG_INIDATA_RATE_SEL\t\t0x0484\n#define REG_POWER_STATUS\t\t\t0x04A4\n#define REG_POWER_STAGE1\t\t\t0x04B4\n#define REG_POWER_STAGE2\t\t\t0x04B8\n#define REG_PKT_LIFE_TIME\t\t\t0x04C0\n#define REG_STBC_SETTING\t\t\t0x04C4\n#define REG_PROT_MODE_CTRL\t\t\t0x04C8\n#define REG_BAR_MODE_CTRL\t\t\t0x04CC\n#define REG_RA_TRY_RATE_AGG_LMT\t\t0x04CF\n#define REG_NQOS_SEQ\t\t\t\t0x04DC\n#define REG_QOS_SEQ\t\t\t\t\t0x04DE\n#define REG_NEED_CPU_HANDLE\t\t\t0x04E0\n#define REG_PKT_LOSE_RPT\t\t\t0x04E1\n#define REG_PTCL_ERR_STATUS\t\t\t0x04E2\n#define REG_DUMMY\t\t\t\t\t0x04FC\n\n#define REG_EDCA_VO_PARAM\t\t\t0x0500\n#define REG_EDCA_VI_PARAM\t\t\t0x0504\n#define REG_EDCA_BE_PARAM\t\t\t0x0508\n#define REG_EDCA_BK_PARAM\t\t\t0x050C\n#define REG_BCNTCFG\t\t\t\t\t0x0510\n#define REG_PIFS\t\t\t\t\t0x0512\n#define REG_RDG_PIFS\t\t\t\t0x0513\n#define REG_SIFS_CTX\t\t\t\t0x0514\n#define REG_SIFS_TRX\t\t\t\t0x0516\n#define REG_AGGR_BREAK_TIME\t\t\t0x051A\n#define REG_SLOT\t\t\t\t\t0x051B\n#define REG_TX_PTCL_CTRL\t\t\t0x0520\n#define REG_TXPAUSE\t\t\t\t\t0x0522\n#define REG_DIS_TXREQ_CLR\t\t\t0x0523\n#define REG_RD_CTRL\t\t\t\t\t0x0524\n#define REG_TBTT_PROHIBIT\t\t\t0x0540\n#define REG_RD_NAV_NXT\t\t\t\t0x0544\n#define REG_NAV_PROT_LEN\t\t\t0x0546\n#define REG_BCN_CTRL\t\t\t\t0x0550\n#define REG_MBID_NUM\t\t\t\t0x0552\n#define REG_DUAL_TSF_RST\t\t\t0x0553\n#define REG_BCN_INTERVAL\t\t\t0x0554\n#define REG_MBSSID_BCN_SPACE\t\t0x0554\n#define REG_DRVERLYINT\t\t\t\t0x0558\n#define REG_BCNDMATIM\t\t\t\t0x0559\n#define REG_ATIMWND\t\t\t\t\t0x055A\n#define REG_USTIME_TSF\t\t\t\t0x055C\n#define REG_BCN_MAX_ERR\t\t\t\t0x055D\n#define REG_RXTSF_OFFSET_CCK\t\t0x055E\n#define REG_RXTSF_OFFSET_OFDM\t\t0x055F\n#define REG_TSFTR\t\t\t\t\t0x0560\n#define REG_INIT_TSFTR\t\t\t\t0x0564\n#define REG_PSTIMER\t\t\t\t\t0x0580\n#define REG_TIMER0\t\t\t\t\t0x0584\n#define REG_TIMER1\t\t\t\t\t0x0588\n#define REG_ACMHWCTRL\t\t\t\t0x05C0\n#define REG_ACMRSTCTRL\t\t\t\t0x05C1\n#define REG_ACMAVG\t\t\t\t\t0x05C2\n#define REG_VO_ADMTIME\t\t\t\t0x05C4\n#define REG_VI_ADMTIME\t\t\t\t0x05C6\n#define REG_BE_ADMTIME\t\t\t\t0x05C8\n#define REG_EDCA_RANDOM_GEN\t\t\t0x05CC\n#define REG_SCH_TXCMD\t\t\t\t0x05D0\n\n#define REG_APSD_CTRL\t\t\t\t0x0600\n#define REG_BWOPMODE\t\t\t\t0x0603\n#define REG_TCR\t\t\t\t\t\t0x0604\n#define REG_RCR\t\t\t\t\t\t0x0608\n#define REG_RX_PKT_LIMIT\t\t\t0x060C\n#define REG_RX_DLK_TIME\t\t\t\t0x060D\n#define REG_RX_DRVINFO_SZ\t\t\t0x060F\n\n#define REG_MACID\t\t\t\t\t0x0610\n#define REG_BSSID\t\t\t\t\t0x0618\n#define REG_MAR\t\t\t\t\t\t0x0620\n#define REG_MBIDCAMCFG\t\t\t\t0x0628\n\n#define REG_USTIME_EDCA\t\t\t\t0x0638\n#define REG_MAC_SPEC_SIFS\t\t\t0x063A\n#define REG_RESP_SIFS_CCK\t\t\t0x063C\n#define REG_RESP_SIFS_OFDM\t\t\t0x063E\n#define REG_ACKTO\t\t\t\t\t0x0640\n#define REG_CTS2TO\t\t\t\t\t0x0641\n#define REG_EIFS\t\t\t\t\t0x0642\n\n#define REG_NAV_CTRL\t\t\t\t0x0650\n#define REG_BACAMCMD\t\t\t\t0x0654\n#define REG_BACAMCONTENT\t\t\t0x0658\n#define REG_LBDLY\t\t\t\t\t0x0660\n#define REG_FWDLY\t\t\t\t\t0x0661\n#define REG_RXERR_RPT\t\t\t\t0x0664\n#define REG_WMAC_TRXPTCL_CTL\t\t0x0668\n\n#define REG_CAMCMD\t\t\t\t\t0x0670\n#define REG_CAMWRITE\t\t\t\t0x0674\n#define REG_CAMREAD\t\t\t\t\t0x0678\n#define REG_CAMDBG\t\t\t\t\t0x067C\n#define REG_SECCFG\t\t\t\t\t0x0680\n\n#define REG_WOW_CTRL\t\t\t\t0x0690\n#define REG_PSSTATUS\t\t\t\t0x0691\n#define REG_PS_RX_INFO\t\t\t\t0x0692\n#define REG_LPNAV_CTRL\t\t\t\t0x0694\n#define REG_WKFMCAM_CMD\t\t\t\t0x0698\n#define REG_WKFMCAM_RWD\t\t\t\t0x069C\n#define REG_RXFLTMAP0\t\t\t\t0x06A0\n#define REG_RXFLTMAP1\t\t\t\t0x06A2\n#define REG_RXFLTMAP2\t\t\t\t0x06A4\n#define REG_BCN_PSR_RPT\t\t\t\t0x06A8\n#define REG_CALB32K_CTRL\t\t\t0x06AC\n#define REG_PKT_MON_CTRL\t\t\t0x06B4\n#define REG_BT_COEX_TABLE\t\t\t0x06C0\n#define REG_WMAC_RESP_TXINFO\t\t0x06D8\n\n#define REG_USB_INFO\t\t\t\t0xFE17\n#define REG_USB_SPECIAL_OPTION\t\t0xFE55\n#define REG_USB_DMA_AGG_TO\t\t\t0xFE5B\n#define REG_USB_AGG_TO\t\t\t\t0xFE5C\n#define REG_USB_AGG_TH\t\t\t\t0xFE5D\n\n#define REG_TEST_USB_TXQS\t\t\t0xFE48\n#define REG_TEST_SIE_VID\t\t\t0xFE60\n#define REG_TEST_SIE_PID\t\t\t0xFE62\n#define REG_TEST_SIE_OPTIONAL\t\t0xFE64\n#define REG_TEST_SIE_CHIRP_K\t\t0xFE65\n#define REG_TEST_SIE_PHY\t\t\t0xFE66\n#define REG_TEST_SIE_MAC_ADDR\t\t0xFE70\n#define REG_TEST_SIE_STRING\t\t\t0xFE80\n\n#define REG_NORMAL_SIE_VID\t\t\t0xFE60\n#define REG_NORMAL_SIE_PID\t\t\t0xFE62\n#define REG_NORMAL_SIE_OPTIONAL\t\t0xFE64\n#define REG_NORMAL_SIE_EP\t\t\t0xFE65\n#define REG_NORMAL_SIE_PHY\t\t\t0xFE68\n#define REG_NORMAL_SIE_MAC_ADDR\t\t0xFE70\n#define REG_NORMAL_SIE_STRING\t\t0xFE80\n\n#define\tCR9346\t\t\t\tREG_9346CR\n#define\tMSR\t\t\t\t(REG_CR + 2)\n#define\tISR\t\t\t\tREG_HISR\n#define\tTSFR\t\t\t\tREG_TSFTR\n\n#define\tMACIDR0\t\t\t\tREG_MACID\n#define\tMACIDR4\t\t\t\t(REG_MACID + 4)\n\n#define PBP\t\t\t\tREG_PBP\n\n#define\tIDR0\t\t\t\tMACIDR0\n#define\tIDR4\t\t\t\tMACIDR4\n\n#define\tUNUSED_REGISTER\t\t\t0x1BF\n#define\tDCAM\t\t\t\tUNUSED_REGISTER\n#define\tPSR\t\t\t\tUNUSED_REGISTER\n#define BBADDR\t\t\t\tUNUSED_REGISTER\n#define\tPHYDATAR\t\t\tUNUSED_REGISTER\n\n#define\tINVALID_BBRF_VALUE\t\t0x12345678\n\n#define\tMAX_MSS_DENSITY_2T\t\t0x13\n#define\tMAX_MSS_DENSITY_1T\t\t0x0A\n\n#define\tCMDEEPROM_EN\t\t\tBIT(5)\n#define\tCMDEEPROM_SEL\t\t\tBIT(4)\n#define\tCMD9346CR_9356SEL\t\tBIT(4)\n#define\tAUTOLOAD_EEPROM\t\t\t(CMDEEPROM_EN|CMDEEPROM_SEL)\n#define\tAUTOLOAD_EFUSE\t\t\tCMDEEPROM_EN\n\n#define\tGPIOSEL_GPIO\t\t\t0\n#define\tGPIOSEL_ENBT\t\t\tBIT(5)\n\n#define\tGPIO_IN\t\t\t\tREG_GPIO_PIN_CTRL\n#define\tGPIO_OUT\t\t\t(REG_GPIO_PIN_CTRL+1)\n#define\tGPIO_IO_SEL\t\t\t(REG_GPIO_PIN_CTRL+2)\n#define\tGPIO_MOD\t\t\t(REG_GPIO_PIN_CTRL+3)\n\n#define\tMSR_NOLINK\t\t\t\t\t0x00\n#define\tMSR_ADHOC\t\t\t\t\t0x01\n#define\tMSR_INFRA\t\t\t\t\t0x02\n#define\tMSR_AP\t\t\t\t\t\t0x03\n\n#define\tRRSR_RSC_OFFSET\t\t\t\t21\n#define\tRRSR_SHORT_OFFSET\t\t\t23\n#define\tRRSR_RSC_BW_40M\t\t\t\t0x600000\n#define\tRRSR_RSC_UPSUBCHNL\t\t\t0x400000\n#define\tRRSR_RSC_LOWSUBCHNL\t\t\t0x200000\n#define\tRRSR_SHORT\t\t\t\t\t0x800000\n#define\tRRSR_1M\t\t\t\t\t\tBIT(0)\n#define\tRRSR_2M\t\t\t\t\t\tBIT(1)\n#define\tRRSR_5_5M\t\t\t\t\tBIT(2)\n#define\tRRSR_11M\t\t\t\t\tBIT(3)\n#define\tRRSR_6M\t\t\t\t\t\tBIT(4)\n#define\tRRSR_9M\t\t\t\t\t\tBIT(5)\n#define\tRRSR_12M\t\t\t\t\tBIT(6)\n#define\tRRSR_18M\t\t\t\t\tBIT(7)\n#define\tRRSR_24M\t\t\t\t\tBIT(8)\n#define\tRRSR_36M\t\t\t\t\tBIT(9)\n#define\tRRSR_48M\t\t\t\t\tBIT(10)\n#define\tRRSR_54M\t\t\t\t\tBIT(11)\n#define\tRRSR_MCS0\t\t\t\t\tBIT(12)\n#define\tRRSR_MCS1\t\t\t\t\tBIT(13)\n#define\tRRSR_MCS2\t\t\t\t\tBIT(14)\n#define\tRRSR_MCS3\t\t\t\t\tBIT(15)\n#define\tRRSR_MCS4\t\t\t\t\tBIT(16)\n#define\tRRSR_MCS5\t\t\t\t\tBIT(17)\n#define\tRRSR_MCS6\t\t\t\t\tBIT(18)\n#define\tRRSR_MCS7\t\t\t\t\tBIT(19)\n#define\tBRSR_ACKSHORTPMB\t\t\tBIT(23)\n\n#define\tRATR_1M\t\t\t\t\t\t0x00000001\n#define\tRATR_2M\t\t\t\t\t\t0x00000002\n#define\tRATR_55M\t\t\t\t\t0x00000004\n#define\tRATR_11M\t\t\t\t\t0x00000008\n#define\tRATR_6M\t\t\t\t\t\t0x00000010\n#define\tRATR_9M\t\t\t\t\t\t0x00000020\n#define\tRATR_12M\t\t\t\t\t0x00000040\n#define\tRATR_18M\t\t\t\t\t0x00000080\n#define\tRATR_24M\t\t\t\t\t0x00000100\n#define\tRATR_36M\t\t\t\t\t0x00000200\n#define\tRATR_48M\t\t\t\t\t0x00000400\n#define\tRATR_54M\t\t\t\t\t0x00000800\n#define\tRATR_MCS0\t\t\t\t\t0x00001000\n#define\tRATR_MCS1\t\t\t\t\t0x00002000\n#define\tRATR_MCS2\t\t\t\t\t0x00004000\n#define\tRATR_MCS3\t\t\t\t\t0x00008000\n#define\tRATR_MCS4\t\t\t\t\t0x00010000\n#define\tRATR_MCS5\t\t\t\t\t0x00020000\n#define\tRATR_MCS6\t\t\t\t\t0x00040000\n#define\tRATR_MCS7\t\t\t\t\t0x00080000\n#define\tRATR_MCS8\t\t\t\t\t0x00100000\n#define\tRATR_MCS9\t\t\t\t\t0x00200000\n#define\tRATR_MCS10\t\t\t\t\t0x00400000\n#define\tRATR_MCS11\t\t\t\t\t0x00800000\n#define\tRATR_MCS12\t\t\t\t\t0x01000000\n#define\tRATR_MCS13\t\t\t\t\t0x02000000\n#define\tRATR_MCS14\t\t\t\t\t0x04000000\n#define\tRATR_MCS15\t\t\t\t\t0x08000000\n\n#define RATE_1M\t\t\t\t\t\tBIT(0)\n#define RATE_2M\t\t\t\t\t\tBIT(1)\n#define RATE_5_5M\t\t\t\t\tBIT(2)\n#define RATE_11M\t\t\t\t\tBIT(3)\n#define RATE_6M\t\t\t\t\t\tBIT(4)\n#define RATE_9M\t\t\t\t\t\tBIT(5)\n#define RATE_12M\t\t\t\t\tBIT(6)\n#define RATE_18M\t\t\t\t\tBIT(7)\n#define RATE_24M\t\t\t\t\tBIT(8)\n#define RATE_36M\t\t\t\t\tBIT(9)\n#define RATE_48M\t\t\t\t\tBIT(10)\n#define RATE_54M\t\t\t\t\tBIT(11)\n#define RATE_MCS0\t\t\t\t\tBIT(12)\n#define RATE_MCS1\t\t\t\t\tBIT(13)\n#define RATE_MCS2\t\t\t\t\tBIT(14)\n#define RATE_MCS3\t\t\t\t\tBIT(15)\n#define RATE_MCS4\t\t\t\t\tBIT(16)\n#define RATE_MCS5\t\t\t\t\tBIT(17)\n#define RATE_MCS6\t\t\t\t\tBIT(18)\n#define RATE_MCS7\t\t\t\t\tBIT(19)\n#define RATE_MCS8\t\t\t\t\tBIT(20)\n#define RATE_MCS9\t\t\t\t\tBIT(21)\n#define RATE_MCS10\t\t\t\t\tBIT(22)\n#define RATE_MCS11\t\t\t\t\tBIT(23)\n#define RATE_MCS12\t\t\t\t\tBIT(24)\n#define RATE_MCS13\t\t\t\t\tBIT(25)\n#define RATE_MCS14\t\t\t\t\tBIT(26)\n#define RATE_MCS15\t\t\t\t\tBIT(27)\n\n#define\tRATE_ALL_CCK\t\t(RATR_1M | RATR_2M | RATR_55M | RATR_11M)\n#define\tRATE_ALL_OFDM_AG\t(RATR_6M | RATR_9M | RATR_12M | RATR_18M |\\\n\t\t\t\tRATR_24M | RATR_36M | RATR_48M | RATR_54M)\n#define\tRATE_ALL_OFDM_1SS\t(RATR_MCS0 | RATR_MCS1 | RATR_MCS2 |\\\n\t\t\t\tRATR_MCS3 | RATR_MCS4 | RATR_MCS5 |\\\n\t\t\t\tRATR_MCS6 | RATR_MCS7)\n#define\tRATE_ALL_OFDM_2SS\t(RATR_MCS8 | RATR_MCS9 | RATR_MCS10 |\\\n\t\t\t\tRATR_MCS11 | RATR_MCS12 | RATR_MCS13 |\\\n\t\t\t\tRATR_MCS14 | RATR_MCS15)\n\n#define\tBW_OPMODE_20MHZ\t\t\t\tBIT(2)\n#define\tBW_OPMODE_5G\t\t\t\tBIT(1)\n#define\tBW_OPMODE_11J\t\t\t\tBIT(0)\n\n#define\tCAM_VALID\t\t\t\t\tBIT(15)\n#define\tCAM_NOTVALID\t\t\t\t0x0000\n#define\tCAM_USEDK\t\t\t\t\tBIT(5)\n\n#define\tCAM_NONE\t\t\t\t\t0x0\n#define\tCAM_WEP40\t\t\t\t\t0x01\n#define\tCAM_TKIP\t\t\t\t\t0x02\n#define\tCAM_AES\t\t\t\t\t\t0x04\n#define\tCAM_WEP104\t\t\t\t\t0x05\n\n#define\tTOTAL_CAM_ENTRY\t\t\t\t32\n#define\tHALF_CAM_ENTRY\t\t\t\t16\n\n#define\tCAM_WRITE\t\t\t\t\tBIT(16)\n#define\tCAM_READ\t\t\t\t\t0x00000000\n#define\tCAM_POLLINIG\t\t\t\tBIT(31)\n\n#define\tSCR_USEDK\t\t\t\t\t0x01\n#define\tSCR_TXSEC_ENABLE\t\t\t0x02\n#define\tSCR_RXSEC_ENABLE\t\t\t0x04\n\n#define\tWOW_PMEN\t\t\t\t\tBIT(0)\n#define\tWOW_WOMEN\t\t\t\t\tBIT(1)\n#define\tWOW_MAGIC\t\t\t\t\tBIT(2)\n#define\tWOW_UWF\t\t\t\t\t\tBIT(3)\n\n#define\tIMR8190_DISABLED\t\t\t0x0\n#define\tIMR_BCNDMAINT6\t\t\t\tBIT(31)\n#define\tIMR_BCNDMAINT5\t\t\t\tBIT(30)\n#define\tIMR_BCNDMAINT4\t\t\t\tBIT(29)\n#define\tIMR_BCNDMAINT3\t\t\t\tBIT(28)\n#define\tIMR_BCNDMAINT2\t\t\t\tBIT(27)\n#define\tIMR_BCNDMAINT1\t\t\t\tBIT(26)\n#define\tIMR_BCNDOK8\t\t\t\t\tBIT(25)\n#define\tIMR_BCNDOK7\t\t\t\t\tBIT(24)\n#define\tIMR_BCNDOK6\t\t\t\t\tBIT(23)\n#define\tIMR_BCNDOK5\t\t\t\t\tBIT(22)\n#define\tIMR_BCNDOK4\t\t\t\t\tBIT(21)\n#define\tIMR_BCNDOK3\t\t\t\t\tBIT(20)\n#define\tIMR_BCNDOK2\t\t\t\t\tBIT(19)\n#define\tIMR_BCNDOK1\t\t\t\t\tBIT(18)\n#define\tIMR_TIMEOUT2\t\t\t\tBIT(17)\n#define\tIMR_TIMEOUT1\t\t\t\tBIT(16)\n#define\tIMR_TXFOVW\t\t\t\t\tBIT(15)\n#define\tIMR_PSTIMEOUT\t\t\t\tBIT(14)\n#define\tIMR_BCNINT\t\t\t\t\tBIT(13)\n#define\tIMR_RXFOVW\t\t\t\t\tBIT(12)\n#define\tIMR_RDU\t\t\t\t\t\tBIT(11)\n#define\tIMR_ATIMEND\t\t\t\t\tBIT(10)\n#define\tIMR_BDOK\t\t\t\t\tBIT(9)\n#define\tIMR_HIGHDOK\t\t\t\t\tBIT(8)\n#define\tIMR_TBDOK\t\t\t\t\tBIT(7)\n#define\tIMR_MGNTDOK\t\t\t\t\tBIT(6)\n#define\tIMR_TBDER\t\t\t\t\tBIT(5)\n#define\tIMR_BKDOK\t\t\t\t\tBIT(4)\n#define\tIMR_BEDOK\t\t\t\t\tBIT(3)\n#define\tIMR_VIDOK\t\t\t\t\tBIT(2)\n#define\tIMR_VODOK\t\t\t\t\tBIT(1)\n#define\tIMR_ROK\t\t\t\t\t\tBIT(0)\n\n#define\tIMR_TXERR\t\t\t\t\tBIT(11)\n#define\tIMR_RXERR\t\t\t\t\tBIT(10)\n#define\tIMR_CPWM\t\t\t\t\tBIT(8)\n#define\tIMR_OCPINT\t\t\t\t\tBIT(1)\n#define\tIMR_WLANOFF\t\t\t\t\tBIT(0)\n\n \n \n#define\tPHIMR_TIMEOUT2\t\t\t\t\tBIT(31)\n#define\tPHIMR_TIMEOUT1\t\t\t\t\tBIT(30)\n#define\tPHIMR_PSTIMEOUT\t\t\t\tBIT(29)\n#define\tPHIMR_GTINT4\t\t\t\t\tBIT(28)\n#define\tPHIMR_GTINT3\t\t\t\t\tBIT(27)\n#define\tPHIMR_TXBCNERR\t\t\t\t\tBIT(26)\n#define\tPHIMR_TXBCNOK\t\t\t\t\tBIT(25)\n#define\tPHIMR_TSF_BIT32_TOGGLE\t\t\tBIT(24)\n#define\tPHIMR_BCNDMAINT3\t\t\t\tBIT(23)\n#define\tPHIMR_BCNDMAINT2\t\t\t\tBIT(22)\n#define\tPHIMR_BCNDMAINT1\t\t\t\tBIT(21)\n#define\tPHIMR_BCNDMAINT0\t\t\t\tBIT(20)\n#define\tPHIMR_BCNDOK3\t\t\t\t\tBIT(19)\n#define\tPHIMR_BCNDOK2\t\t\t\t\tBIT(18)\n#define\tPHIMR_BCNDOK1\t\t\t\t\tBIT(17)\n#define\tPHIMR_BCNDOK0\t\t\t\t\tBIT(16)\n#define\tPHIMR_HSISR_IND_ON\t\t\tBIT(15)\n#define\tPHIMR_BCNDMAINT_E\t\t\t\tBIT(14)\n#define\tPHIMR_ATIMEND_E\t\t\t\tBIT(13)\n#define\tPHIMR_ATIM_CTW_END\t\t\tBIT(12)\n#define\tPHIMR_HISRE_IND\t\t\t\tBIT(11)\n#define\tPHIMR_C2HCMD\t\t\t\t\tBIT(10)\n#define\tPHIMR_CPWM2\t\t\t\t\tBIT(9)\n#define\tPHIMR_CPWM\t\t\t\t\tBIT(8)\n#define\tPHIMR_HIGHDOK\t\t\t\t\tBIT(7)\n#define\tPHIMR_MGNTDOK\t\t\t\t\tBIT(6)\n#define\tPHIMR_BKDOK\t\t\t\t\tBIT(5)\n#define\tPHIMR_BEDOK\t\t\t\t\tBIT(4)\n#define\tPHIMR_VIDOK\t\t\t\t\tBIT(3)\n#define\tPHIMR_VODOK\t\t\t\t\tBIT(2)\n#define\tPHIMR_RDU\t\t\t\t\t\tBIT(1)\n#define\tPHIMR_ROK\t\t\t\t\t\tBIT(0)\n\n \n#define\tPHIMR_BCNDMAINT7\t\t\t\tBIT(23)\n#define\tPHIMR_BCNDMAINT6\t\t\t\tBIT(22)\n#define\tPHIMR_BCNDMAINT5\t\t\t\tBIT(21)\n#define\tPHIMR_BCNDMAINT4\t\t\t\tBIT(20)\n#define\tPHIMR_BCNDOK7\t\t\t\t\tBIT(19)\n#define\tPHIMR_BCNDOK6\t\t\t\t\tBIT(18)\n#define\tPHIMR_BCNDOK5\t\t\t\t\tBIT(17)\n#define\tPHIMR_BCNDOK4\t\t\t\t\tBIT(16)\n \n#define\tPHIMR_TXERR\t\t\t\t\tBIT(11)\n#define\tPHIMR_RXERR\t\t\t\t\tBIT(10)\n#define\tPHIMR_TXFOVW\t\t\t\t\tBIT(9)\n#define\tPHIMR_RXFOVW\t\t\t\t\tBIT(8)\n \n#define\tPHIMR_OCPINT\t\t\t\t\tBIT(1)\n\n#define\tHWSET_MAX_SIZE\t\t\t\t256\n#define EFUSE_MAX_SECTION\t\t\t32\n#define EFUSE_REAL_CONTENT_LEN\t\t\t512\n#define EFUSE_OOB_PROTECT_BYTES\t\t\t15\n\n#define\tEEPROM_DEFAULT_TSSI\t\t\t\t\t0x0\n#define EEPROM_DEFAULT_TXPOWERDIFF\t\t\t0x0\n#define EEPROM_DEFAULT_CRYSTALCAP\t\t\t0x5\n#define EEPROM_DEFAULT_BOARDTYPE\t\t\t0x02\n#define EEPROM_DEFAULT_TXPOWER\t\t\t\t0x1010\n#define\tEEPROM_DEFAULT_HT2T_TXPWR\t\t\t0x10\n\n#define\tEEPROM_DEFAULT_LEGACYHTTXPOWERDIFF\t0x3\n#define\tEEPROM_DEFAULT_THERMALMETER\t\t\t0x12\n#define\tEEPROM_DEFAULT_ANTTXPOWERDIFF\t\t0x0\n#define\tEEPROM_DEFAULT_TXPWDIFF_CRYSTALCAP\t0x5\n#define\tEEPROM_DEFAULT_TXPOWERLEVEL\t\t\t0x22\n#define\tEEPROM_DEFAULT_HT40_2SDIFF\t\t\t0x0\n#define EEPROM_DEFAULT_HT20_DIFF\t\t\t2\n#define\tEEPROM_DEFAULT_LEGACYHTTXPOWERDIFF\t0x3\n#define EEPROM_DEFAULT_HT40_PWRMAXOFFSET\t0\n#define EEPROM_DEFAULT_HT20_PWRMAXOFFSET\t0\n\n#define EEPROM_DEFAULT_PID\t\t\t\t\t0x1234\n#define EEPROM_DEFAULT_VID\t\t\t\t\t0x5678\n#define EEPROM_DEFAULT_CUSTOMERID\t\t\t0xAB\n#define EEPROM_DEFAULT_SUBCUSTOMERID\t\t0xCD\n#define EEPROM_DEFAULT_VERSION\t\t\t\t0\n\n#define\tEEPROM_CHANNEL_PLAN_FCC\t\t\t\t0x0\n#define\tEEPROM_CHANNEL_PLAN_IC\t\t\t\t0x1\n#define\tEEPROM_CHANNEL_PLAN_ETSI\t\t\t0x2\n#define\tEEPROM_CHANNEL_PLAN_SPAIN\t\t\t0x3\n#define\tEEPROM_CHANNEL_PLAN_FRANCE\t\t\t0x4\n#define\tEEPROM_CHANNEL_PLAN_MKK\t\t\t\t0x5\n#define\tEEPROM_CHANNEL_PLAN_MKK1\t\t\t0x6\n#define\tEEPROM_CHANNEL_PLAN_ISRAEL\t\t\t0x7\n#define\tEEPROM_CHANNEL_PLAN_TELEC\t\t\t0x8\n#define\tEEPROM_CHANNEL_PLAN_GLOBAL_DOMAIN\t0x9\n#define\tEEPROM_CHANNEL_PLAN_WORLD_WIDE_13\t0xA\n#define\tEEPROM_CHANNEL_PLAN_NCC\t\t\t\t0xB\n#define\tEEPROM_CHANNEL_PLAN_BY_HW_MASK\t\t0x80\n\n#define EEPROM_CID_DEFAULT\t\t\t\t\t0x0\n#define EEPROM_CID_TOSHIBA\t\t\t\t\t0x4\n#define\tEEPROM_CID_CCX\t\t\t\t\t\t0x10\n#define\tEEPROM_CID_QMI\t\t\t\t\t\t0x0D\n#define EEPROM_CID_WHQL\t\t\t\t\t\t0xFE\n\n#define\tRTL8192_EEPROM_ID\t\t\t\t\t0x8129\n\n#define RTL8190_EEPROM_ID\t\t\t\t\t0x8129\n#define EEPROM_HPON\t\t\t\t\t\t\t0x02\n#define EEPROM_CLK\t\t\t\t\t\t\t0x06\n#define EEPROM_TESTR\t\t\t\t\t\t0x08\n\n#define EEPROM_VID\t\t\t\t\t\t\t0x49\n#define EEPROM_DID\t\t\t\t\t\t\t0x4B\n#define EEPROM_SVID\t\t\t\t\t\t\t0x4D\n#define EEPROM_SMID\t\t\t\t\t\t\t0x4F\n\n#define EEPROM_MAC_ADDR\t\t\t\t\t\t0x67\n\n#define EEPROM_CCK_TX_PWR_INX\t\t\t\t0x5A\n#define EEPROM_HT40_1S_TX_PWR_INX\t\t\t0x60\n#define EEPROM_HT40_2S_TX_PWR_INX_DIFF\t\t0x66\n#define EEPROM_HT20_TX_PWR_INX_DIFF\t\t\t0x69\n#define EEPROM_OFDM_TX_PWR_INX_DIFF\t\t\t0x6C\n#define EEPROM_HT40_MAX_PWR_OFFSET\t\t\t0x25\n#define EEPROM_HT20_MAX_PWR_OFFSET\t\t\t0x22\n\n#define EEPROM_THERMAL_METER\t\t\t\t0x2a\n#define EEPROM_XTAL_K\t\t\t\t\t\t0x78\n#define EEPROM_RF_OPT1\t\t\t\t\t\t0x79\n#define EEPROM_RF_OPT2\t\t\t\t\t\t0x7A\n#define EEPROM_RF_OPT3\t\t\t\t\t\t0x7B\n#define EEPROM_RF_OPT4\t\t\t\t\t\t0x7C\n#define EEPROM_CHANNEL_PLAN\t\t\t\t\t0x28\n#define EEPROM_VERSION\t\t\t\t\t\t0x30\n#define EEPROM_CUSTOMER_ID\t\t\t\t\t0x31\n\n#define EEPROM_PWRDIFF\t\t\t\t0x54\n\n#define EEPROM_TXPOWERCCK\t\t\t0x10\n#define\tEEPROM_TXPOWERHT40_1S\t\t0x16\n#define\tEEPROM_TXPOWERHT40_2SDIFF\t0x66\n#define EEPROM_TXPOWERHT20DIFF\t\t0x1C\n#define EEPROM_TXPOWER_OFDMDIFF\t\t0x1F\n\n#define\tEEPROM_TXPWR_GROUP\t\t\t0x22\n\n#define EEPROM_TSSI_A\t\t\t\t0x29\n#define EEPROM_TSSI_B\t\t\t\t0x77\n\n#define EEPROM_CHANNELPLAN\t\t\t0x28\n\n#define RF_OPTION1\t\t\t\t\t0x2B\n#define RF_OPTION2\t\t\t\t\t0x2C\n#define RF_OPTION3\t\t\t\t\t0x2D\n#define RF_OPTION4\t\t\t\t\t0x2E\n\n#define\tSTOPBECON\t\t\t\t\tBIT(6)\n#define\tSTOPHIGHT\t\t\t\t\tBIT(5)\n#define\tSTOPMGT\t\t\t\t\t\tBIT(4)\n#define\tSTOPVO\t\t\t\t\t\tBIT(3)\n#define\tSTOPVI\t\t\t\t\t\tBIT(2)\n#define\tSTOPBE\t\t\t\t\t\tBIT(1)\n#define\tSTOPBK\t\t\t\t\t\tBIT(0)\n\n#define\tRCR_APPFCS\t\t\t\t\tBIT(31)\n#define\tRCR_APP_MIC\t\t\t\t\tBIT(30)\n#define\tRCR_APP_ICV\t\t\t\t\tBIT(29)\n#define\tRCR_APP_PHYST_RXFF\t\t\tBIT(28)\n#define\tRCR_APP_BA_SSN\t\t\t\tBIT(27)\n#define\tRCR_ENMBID\t\t\t\t\tBIT(24)\n#define\tRCR_LSIGEN\t\t\t\t\tBIT(23)\n#define\tRCR_MFBEN\t\t\t\t\tBIT(22)\n#define\tRCR_HTC_LOC_CTRL\t\t\tBIT(14)\n#define\tRCR_AMF\t\t\t\t\t\tBIT(13)\n#define\tRCR_ACF\t\t\t\t\t\tBIT(12)\n#define\tRCR_ADF\t\t\t\t\t\tBIT(11)\n#define\tRCR_AICV\t\t\t\t\tBIT(9)\n#define\tRCR_ACRC32\t\t\t\t\tBIT(8)\n#define\tRCR_CBSSID_BCN\t\t\t\tBIT(7)\n#define\tRCR_CBSSID_DATA\t\t\t\tBIT(6)\n#define\tRCR_CBSSID\t\t\t\t\tRCR_CBSSID_DATA\n#define\tRCR_APWRMGT\t\t\t\t\tBIT(5)\n#define\tRCR_ADD3\t\t\t\t\tBIT(4)\n#define\tRCR_AB\t\t\t\t\t\tBIT(3)\n#define\tRCR_AM\t\t\t\t\t\tBIT(2)\n#define\tRCR_APM\t\t\t\t\t\tBIT(1)\n#define\tRCR_AAP\t\t\t\t\t\tBIT(0)\n#define\tRCR_MXDMA_OFFSET\t\t\t8\n#define\tRCR_FIFO_OFFSET\t\t\t\t13\n\n#define RSV_CTRL\t\t\t\t\t0x001C\n#define RD_CTRL\t\t\t\t\t\t0x0524\n\n#define REG_USB_INFO\t\t\t\t0xFE17\n#define REG_USB_SPECIAL_OPTION\t\t0xFE55\n#define REG_USB_DMA_AGG_TO\t\t\t0xFE5B\n#define REG_USB_AGG_TO\t\t\t\t0xFE5C\n#define REG_USB_AGG_TH\t\t\t\t0xFE5D\n\n#define REG_USB_VID\t\t\t\t\t0xFE60\n#define REG_USB_PID\t\t\t\t\t0xFE62\n#define REG_USB_OPTIONAL\t\t\t0xFE64\n#define REG_USB_CHIRP_K\t\t\t\t0xFE65\n#define REG_USB_PHY\t\t\t\t\t0xFE66\n#define REG_USB_MAC_ADDR\t\t\t0xFE70\n#define REG_USB_HRPWM\t\t\t\t0xFE58\n#define REG_USB_HCPWM\t\t\t\t0xFE57\n\n#define SW18_FPWM\t\t\t\t\tBIT(3)\n\n#define ISO_MD2PP\t\t\t\t\tBIT(0)\n#define ISO_UA2USB\t\t\t\t\tBIT(1)\n#define ISO_UD2CORE\t\t\t\t\tBIT(2)\n#define ISO_PA2PCIE\t\t\t\t\tBIT(3)\n#define ISO_PD2CORE\t\t\t\t\tBIT(4)\n#define ISO_IP2MAC\t\t\t\t\tBIT(5)\n#define ISO_DIOP\t\t\t\t\tBIT(6)\n#define ISO_DIOE\t\t\t\t\tBIT(7)\n#define ISO_EB2CORE\t\t\t\t\tBIT(8)\n#define ISO_DIOR\t\t\t\t\tBIT(9)\n\n#define PWC_EV25V\t\t\t\t\tBIT(14)\n#define PWC_EV12V\t\t\t\t\tBIT(15)\n\n#define FEN_BBRSTB\t\t\t\t\tBIT(0)\n#define FEN_BB_GLB_RSTN\t\t\t\tBIT(1)\n#define FEN_USBA\t\t\t\t\tBIT(2)\n#define FEN_UPLL\t\t\t\t\tBIT(3)\n#define FEN_USBD\t\t\t\t\tBIT(4)\n#define FEN_DIO_PCIE\t\t\t\tBIT(5)\n#define FEN_PCIEA\t\t\t\t\tBIT(6)\n#define FEN_PPLL\t\t\t\t\tBIT(7)\n#define FEN_PCIED\t\t\t\t\tBIT(8)\n#define FEN_DIOE\t\t\t\t\tBIT(9)\n#define FEN_CPUEN\t\t\t\t\tBIT(10)\n#define FEN_DCORE\t\t\t\t\tBIT(11)\n#define FEN_ELDR\t\t\t\t\tBIT(12)\n#define FEN_DIO_RF\t\t\t\t\tBIT(13)\n#define FEN_HWPDN\t\t\t\t\tBIT(14)\n#define FEN_MREGEN\t\t\t\t\tBIT(15)\n\n#define PFM_LDALL\t\t\t\t\tBIT(0)\n#define PFM_ALDN\t\t\t\t\tBIT(1)\n#define PFM_LDKP\t\t\t\t\tBIT(2)\n#define PFM_WOWL\t\t\t\t\tBIT(3)\n#define ENPDN\t\t\t\t\t\tBIT(4)\n#define PDN_PL\t\t\t\t\t\tBIT(5)\n#define APFM_ONMAC\t\t\t\t\tBIT(8)\n#define APFM_OFF\t\t\t\t\tBIT(9)\n#define APFM_RSM\t\t\t\t\tBIT(10)\n#define AFSM_HSUS\t\t\t\t\tBIT(11)\n#define AFSM_PCIE\t\t\t\t\tBIT(12)\n#define APDM_MAC\t\t\t\t\tBIT(13)\n#define APDM_HOST\t\t\t\t\tBIT(14)\n#define APDM_HPDN\t\t\t\t\tBIT(15)\n#define RDY_MACON\t\t\t\t\tBIT(16)\n#define SUS_HOST\t\t\t\t\tBIT(17)\n#define ROP_ALD\t\t\t\t\t\tBIT(20)\n#define ROP_PWR\t\t\t\t\t\tBIT(21)\n#define ROP_SPS\t\t\t\t\t\tBIT(22)\n#define SOP_MRST\t\t\t\t\tBIT(25)\n#define SOP_FUSE\t\t\t\t\tBIT(26)\n#define SOP_ABG\t\t\t\t\t\tBIT(27)\n#define SOP_AMB\t\t\t\t\t\tBIT(28)\n#define SOP_RCK\t\t\t\t\t\tBIT(29)\n#define SOP_A8M\t\t\t\t\t\tBIT(30)\n#define XOP_BTCK\t\t\t\t\tBIT(31)\n\n#define ANAD16V_EN\t\t\t\t\tBIT(0)\n#define ANA8M\t\t\t\t\t\tBIT(1)\n#define MACSLP\t\t\t\t\t\tBIT(4)\n#define LOADER_CLK_EN\t\t\t\tBIT(5)\n#define _80M_SSC_DIS\t\t\t\tBIT(7)\n#define _80M_SSC_EN_HO\t\t\t\tBIT(8)\n#define PHY_SSC_RSTB\t\t\t\tBIT(9)\n#define SEC_CLK_EN\t\t\t\t\tBIT(10)\n#define MAC_CLK_EN\t\t\t\t\tBIT(11)\n#define SYS_CLK_EN\t\t\t\t\tBIT(12)\n#define RING_CLK_EN\t\t\t\t\tBIT(13)\n\n#define\tBOOT_FROM_EEPROM\t\t\tBIT(4)\n#define\tEEPROM_EN\t\t\t\t\tBIT(5)\n\n#define AFE_BGEN\t\t\t\t\tBIT(0)\n#define AFE_MBEN\t\t\t\t\tBIT(1)\n#define MAC_ID_EN\t\t\t\t\tBIT(7)\n\n#define WLOCK_ALL\t\t\t\t\tBIT(0)\n#define WLOCK_00\t\t\t\t\tBIT(1)\n#define WLOCK_04\t\t\t\t\tBIT(2)\n#define WLOCK_08\t\t\t\t\tBIT(3)\n#define WLOCK_40\t\t\t\t\tBIT(4)\n#define R_DIS_PRST_0\t\t\t\tBIT(5)\n#define R_DIS_PRST_1\t\t\t\tBIT(6)\n#define LOCK_ALL_EN\t\t\t\t\tBIT(7)\n\n#define RF_EN\t\t\t\t\t\tBIT(0)\n#define RF_RSTB\t\t\t\t\t\tBIT(1)\n#define RF_SDMRSTB\t\t\t\t\tBIT(2)\n\n#define LDA15_EN\t\t\t\t\tBIT(0)\n#define LDA15_STBY\t\t\t\t\tBIT(1)\n#define LDA15_OBUF\t\t\t\t\tBIT(2)\n#define LDA15_REG_VOS\t\t\t\tBIT(3)\n#define _LDA15_VOADJ(x)\t\t\t\t(((x) & 0x7) << 4)\n\n#define LDV12_EN\t\t\t\t\tBIT(0)\n#define LDV12_SDBY\t\t\t\t\tBIT(1)\n#define LPLDO_HSM\t\t\t\t\tBIT(2)\n#define LPLDO_LSM_DIS\t\t\t\tBIT(3)\n#define _LDV12_VADJ(x)\t\t\t\t(((x) & 0xF) << 4)\n\n#define XTAL_EN\t\t\t\t\t\tBIT(0)\n#define XTAL_BSEL\t\t\t\t\tBIT(1)\n#define _XTAL_BOSC(x)\t\t\t\t(((x) & 0x3) << 2)\n#define _XTAL_CADJ(x)\t\t\t\t(((x) & 0xF) << 4)\n#define XTAL_GATE_USB\t\t\t\tBIT(8)\n#define _XTAL_USB_DRV(x)\t\t\t(((x) & 0x3) << 9)\n#define XTAL_GATE_AFE\t\t\t\tBIT(11)\n#define _XTAL_AFE_DRV(x)\t\t\t(((x) & 0x3) << 12)\n#define XTAL_RF_GATE\t\t\t\tBIT(14)\n#define _XTAL_RF_DRV(x)\t\t\t\t(((x) & 0x3) << 15)\n#define XTAL_GATE_DIG\t\t\t\tBIT(17)\n#define _XTAL_DIG_DRV(x)\t\t\t(((x) & 0x3) << 18)\n#define XTAL_BT_GATE\t\t\t\tBIT(20)\n#define _XTAL_BT_DRV(x)\t\t\t\t(((x) & 0x3) << 21)\n#define _XTAL_GPIO(x)\t\t\t\t(((x) & 0x7) << 23)\n\n#define CKDLY_AFE\t\t\t\t\tBIT(26)\n#define CKDLY_USB\t\t\t\t\tBIT(27)\n#define CKDLY_DIG\t\t\t\t\tBIT(28)\n#define CKDLY_BT\t\t\t\t\tBIT(29)\n\n#define APLL_EN\t\t\t\t\t\tBIT(0)\n#define APLL_320_EN\t\t\t\t\tBIT(1)\n#define APLL_FREF_SEL\t\t\t\tBIT(2)\n#define APLL_EDGE_SEL\t\t\t\tBIT(3)\n#define APLL_WDOGB\t\t\t\t\tBIT(4)\n#define APLL_LPFEN\t\t\t\t\tBIT(5)\n\n#define APLL_REF_CLK_13MHZ\t\t\t0x1\n#define APLL_REF_CLK_19_2MHZ\t\t0x2\n#define APLL_REF_CLK_20MHZ\t\t\t0x3\n#define APLL_REF_CLK_25MHZ\t\t\t0x4\n#define APLL_REF_CLK_26MHZ\t\t\t0x5\n#define APLL_REF_CLK_38_4MHZ\t\t0x6\n#define APLL_REF_CLK_40MHZ\t\t\t0x7\n\n#define APLL_320EN\t\t\t\t\tBIT(14)\n#define APLL_80EN\t\t\t\t\tBIT(15)\n#define APLL_1MEN\t\t\t\t\tBIT(24)\n\n#define ALD_EN\t\t\t\t\t\tBIT(18)\n#define EF_PD\t\t\t\t\t\tBIT(19)\n#define EF_FLAG\t\t\t\t\t\tBIT(31)\n\n#define EF_TRPT\t\t\t\t\t\tBIT(7)\n#define LDOE25_EN\t\t\t\t\tBIT(31)\n\n#define RSM_EN\t\t\t\t\t\tBIT(0)\n#define TIMER_EN\t\t\t\t\tBIT(4)\n\n#define TRSW0EN\t\t\t\t\t\tBIT(2)\n#define TRSW1EN\t\t\t\t\t\tBIT(3)\n#define EROM_EN\t\t\t\t\t\tBIT(4)\n#define ENBT\t\t\t\t\t\tBIT(5)\n#define ENUART\t\t\t\t\t\tBIT(8)\n#define UART_910\t\t\t\t\tBIT(9)\n#define ENPMAC\t\t\t\t\t\tBIT(10)\n#define SIC_SWRST\t\t\t\t\tBIT(11)\n#define ENSIC\t\t\t\t\t\tBIT(12)\n#define SIC_23\t\t\t\t\t\tBIT(13)\n#define ENHDP\t\t\t\t\t\tBIT(14)\n#define SIC_LBK\t\t\t\t\t\tBIT(15)\n\n#define LED0PL\t\t\t\t\t\tBIT(4)\n#define LED1PL\t\t\t\t\t\tBIT(12)\n#define LED0DIS\t\t\t\t\t\tBIT(7)\n\n#define MCUFWDL_EN\t\t\t\t\tBIT(0)\n#define MCUFWDL_RDY\t\t\t\t\tBIT(1)\n#define FWDL_CHKSUM_RPT\t\t\t\tBIT(2)\n#define MACINI_RDY\t\t\t\t\tBIT(3)\n#define BBINI_RDY\t\t\t\t\tBIT(4)\n#define RFINI_RDY\t\t\t\t\tBIT(5)\n#define WINTINI_RDY\t\t\t\t\tBIT(6)\n#define CPRST\t\t\t\t\t\tBIT(23)\n\n#define XCLK_VLD\t\t\t\t\tBIT(0)\n#define ACLK_VLD\t\t\t\t\tBIT(1)\n#define UCLK_VLD\t\t\t\t\tBIT(2)\n#define PCLK_VLD\t\t\t\t\tBIT(3)\n#define PCIRSTB\t\t\t\t\t\tBIT(4)\n#define V15_VLD\t\t\t\t\t\tBIT(5)\n#define TRP_B15V_EN\t\t\t\t\tBIT(7)\n#define SIC_IDLE\t\t\t\t\tBIT(8)\n#define BD_MAC2\t\t\t\t\t\tBIT(9)\n#define BD_MAC1\t\t\t\t\t\tBIT(10)\n#define IC_MACPHY_MODE\t\t\t\tBIT(11)\n#define BT_FUNC\t\t\t\t\t\tBIT(16)\n#define VENDOR_ID\t\t\t\t\tBIT(19)\n#define PAD_HWPD_IDN\t\t\t\tBIT(22)\n#define TRP_VAUX_EN\t\t\t\t\tBIT(23)\n#define TRP_BT_EN\t\t\t\t\tBIT(24)\n#define BD_PKG_SEL\t\t\t\t\tBIT(25)\n#define BD_HCI_SEL\t\t\t\t\tBIT(26)\n#define TYPE_ID\t\t\t\t\t\tBIT(27)\n\n#define CHIP_VER_RTL_MASK\t\t\t0xF000\n#define CHIP_VER_RTL_SHIFT\t\t\t12\n\n#define REG_LBMODE\t\t\t\t\t(REG_CR + 3)\n\n#define HCI_TXDMA_EN\t\t\t\tBIT(0)\n#define HCI_RXDMA_EN\t\t\t\tBIT(1)\n#define TXDMA_EN\t\t\t\t\tBIT(2)\n#define RXDMA_EN\t\t\t\t\tBIT(3)\n#define PROTOCOL_EN\t\t\t\t\tBIT(4)\n#define SCHEDULE_EN\t\t\t\t\tBIT(5)\n#define MACTXEN\t\t\t\t\t\tBIT(6)\n#define MACRXEN\t\t\t\t\t\tBIT(7)\n#define ENSWBCN\t\t\t\t\t\tBIT(8)\n#define ENSEC\t\t\t\t\t\tBIT(9)\n\n#define _NETTYPE(x)\t\t\t\t\t(((x) & 0x3) << 16)\n#define MASK_NETTYPE\t\t\t\t0x30000\n#define NT_NO_LINK\t\t\t\t\t0x0\n#define NT_LINK_AD_HOC\t\t\t\t0x1\n#define NT_LINK_AP\t\t\t\t\t0x2\n#define NT_AS_AP\t\t\t\t\t0x3\n\n#define _LBMODE(x)\t\t\t\t\t(((x) & 0xF) << 24)\n#define MASK_LBMODE\t\t\t\t\t0xF000000\n#define LOOPBACK_NORMAL\t\t\t\t0x0\n#define LOOPBACK_IMMEDIATELY\t\t0xB\n#define LOOPBACK_MAC_DELAY\t\t\t0x3\n#define LOOPBACK_PHY\t\t\t\t0x1\n#define LOOPBACK_DMA\t\t\t\t0x7\n\n#define GET_RX_PAGE_SIZE(value)\t\t((value) & 0xF)\n#define GET_TX_PAGE_SIZE(value)\t\t(((value) & 0xF0) >> 4)\n#define _PSRX_MASK\t\t\t\t\t0xF\n#define _PSTX_MASK\t\t\t\t\t0xF0\n#define _PSRX(x)\t\t\t\t\t(x)\n#define _PSTX(x)\t\t\t\t\t((x) << 4)\n\n#define PBP_64\t\t\t\t\t\t0x0\n#define PBP_128\t\t\t\t\t\t0x1\n#define PBP_256\t\t\t\t\t\t0x2\n#define PBP_512\t\t\t\t\t\t0x3\n#define PBP_1024\t\t\t\t\t0x4\n\n#define RXDMA_ARBBW_EN\t\t\t\tBIT(0)\n#define RXSHFT_EN\t\t\t\t\tBIT(1)\n#define RXDMA_AGG_EN\t\t\t\tBIT(2)\n#define QS_VO_QUEUE\t\t\t\t\tBIT(8)\n#define QS_VI_QUEUE\t\t\t\t\tBIT(9)\n#define QS_BE_QUEUE\t\t\t\t\tBIT(10)\n#define QS_BK_QUEUE\t\t\t\t\tBIT(11)\n#define QS_MANAGER_QUEUE\t\t\tBIT(12)\n#define QS_HIGH_QUEUE\t\t\t\tBIT(13)\n\n#define HQSEL_VOQ\t\t\t\t\tBIT(0)\n#define HQSEL_VIQ\t\t\t\t\tBIT(1)\n#define HQSEL_BEQ\t\t\t\t\tBIT(2)\n#define HQSEL_BKQ\t\t\t\t\tBIT(3)\n#define HQSEL_MGTQ\t\t\t\t\tBIT(4)\n#define HQSEL_HIQ\t\t\t\t\tBIT(5)\n\n#define _TXDMA_HIQ_MAP(x)\t\t\t(((x)&0x3) << 14)\n#define _TXDMA_MGQ_MAP(x)\t\t\t(((x)&0x3) << 12)\n#define _TXDMA_BKQ_MAP(x)\t\t\t(((x)&0x3) << 10)\n#define _TXDMA_BEQ_MAP(x)\t\t\t(((x)&0x3) << 8)\n#define _TXDMA_VIQ_MAP(x)\t\t\t(((x)&0x3) << 6)\n#define _TXDMA_VOQ_MAP(x)\t\t\t(((x)&0x3) << 4)\n\n#define QUEUE_LOW\t\t\t\t\t1\n#define QUEUE_NORMAL\t\t\t\t2\n#define QUEUE_HIGH\t\t\t\t\t3\n\n#define _LLT_NO_ACTIVE\t\t\t\t0x0\n#define _LLT_WRITE_ACCESS\t\t\t0x1\n#define _LLT_READ_ACCESS\t\t\t0x2\n\n#define _LLT_INIT_DATA(x)\t\t\t((x) & 0xFF)\n#define _LLT_INIT_ADDR(x)\t\t\t(((x) & 0xFF) << 8)\n#define _LLT_OP(x)\t\t\t\t\t(((x) & 0x3) << 30)\n#define _LLT_OP_VALUE(x)\t\t\t(((x) >> 30) & 0x3)\n\n#define BB_WRITE_READ_MASK\t\t\t(BIT(31) | BIT(30))\n#define BB_WRITE_EN\t\t\t\t\tBIT(30)\n#define BB_READ_EN\t\t\t\t\tBIT(31)\n\n#define _HPQ(x)\t\t\t((x) & 0xFF)\n#define _LPQ(x)\t\t\t(((x) & 0xFF) << 8)\n#define _PUBQ(x)\t\t(((x) & 0xFF) << 16)\n#define _NPQ(x)\t\t\t((x) & 0xFF)\n\n#define HPQ_PUBLIC_DIS\t\tBIT(24)\n#define LPQ_PUBLIC_DIS\t\tBIT(25)\n#define LD_RQPN\t\t\tBIT(31)\n\n#define BCN_VALID\t\tBIT(16)\n#define BCN_HEAD(x)\t\t(((x) & 0xFF) << 8)\n#define\tBCN_HEAD_MASK\t\t0xFF00\n\n#define BLK_DESC_NUM_SHIFT\t\t\t4\n#define BLK_DESC_NUM_MASK\t\t\t0xF\n\n#define DROP_DATA_EN\t\t\t\tBIT(9)\n\n#define EN_AMPDU_RTY_NEW\t\t\tBIT(7)\n\n#define _INIRTSMCS_SEL(x)\t\t\t((x) & 0x3F)\n\n#define _SPEC_SIFS_CCK(x)\t\t\t((x) & 0xFF)\n#define _SPEC_SIFS_OFDM(x)\t\t\t(((x) & 0xFF) << 8)\n\n#define RATE_REG_BITMAP_ALL\t\t\t0xFFFFF\n\n#define _RRSC_BITMAP(x)\t\t\t\t((x) & 0xFFFFF)\n\n#define _RRSR_RSC(x)\t\t\t\t(((x) & 0x3) << 21)\n#define RRSR_RSC_RESERVED\t\t\t0x0\n#define RRSR_RSC_UPPER_SUBCHANNEL\t0x1\n#define RRSR_RSC_LOWER_SUBCHANNEL\t0x2\n#define RRSR_RSC_DUPLICATE_MODE\t\t0x3\n\n#define USE_SHORT_G1\t\t\t\tBIT(20)\n\n#define _AGGLMT_MCS0(x)\t\t\t\t((x) & 0xF)\n#define _AGGLMT_MCS1(x)\t\t\t\t(((x) & 0xF) << 4)\n#define _AGGLMT_MCS2(x)\t\t\t\t(((x) & 0xF) << 8)\n#define _AGGLMT_MCS3(x)\t\t\t\t(((x) & 0xF) << 12)\n#define _AGGLMT_MCS4(x)\t\t\t\t(((x) & 0xF) << 16)\n#define _AGGLMT_MCS5(x)\t\t\t\t(((x) & 0xF) << 20)\n#define _AGGLMT_MCS6(x)\t\t\t\t(((x) & 0xF) << 24)\n#define _AGGLMT_MCS7(x)\t\t\t\t(((x) & 0xF) << 28)\n\n#define\tRETRY_LIMIT_SHORT_SHIFT\t\t8\n#define\tRETRY_LIMIT_LONG_SHIFT\t\t0\n\n#define _DARF_RC1(x)\t\t\t\t((x) & 0x1F)\n#define _DARF_RC2(x)\t\t\t\t(((x) & 0x1F) << 8)\n#define _DARF_RC3(x)\t\t\t\t(((x) & 0x1F) << 16)\n#define _DARF_RC4(x)\t\t\t\t(((x) & 0x1F) << 24)\n#define _DARF_RC5(x)\t\t\t\t((x) & 0x1F)\n#define _DARF_RC6(x)\t\t\t\t(((x) & 0x1F) << 8)\n#define _DARF_RC7(x)\t\t\t\t(((x) & 0x1F) << 16)\n#define _DARF_RC8(x)\t\t\t\t(((x) & 0x1F) << 24)\n\n#define _RARF_RC1(x)\t\t\t\t((x) & 0x1F)\n#define _RARF_RC2(x)\t\t\t\t(((x) & 0x1F) << 8)\n#define _RARF_RC3(x)\t\t\t\t(((x) & 0x1F) << 16)\n#define _RARF_RC4(x)\t\t\t\t(((x) & 0x1F) << 24)\n#define _RARF_RC5(x)\t\t\t\t((x) & 0x1F)\n#define _RARF_RC6(x)\t\t\t\t(((x) & 0x1F) << 8)\n#define _RARF_RC7(x)\t\t\t\t(((x) & 0x1F) << 16)\n#define _RARF_RC8(x)\t\t\t\t(((x) & 0x1F) << 24)\n\n#define AC_PARAM_TXOP_LIMIT_OFFSET\t16\n#define AC_PARAM_ECW_MAX_OFFSET\t\t12\n#define AC_PARAM_ECW_MIN_OFFSET\t\t8\n#define AC_PARAM_AIFS_OFFSET\t\t0\n\n#define _AIFS(x)\t\t\t\t\t(x)\n#define _ECW_MAX_MIN(x)\t\t\t\t((x) << 8)\n#define _TXOP_LIMIT(x)\t\t\t\t((x) << 16)\n\n#define _BCNIFS(x)\t\t\t\t\t((x) & 0xFF)\n#define _BCNECW(x)\t\t\t\t\t((((x) & 0xF)) << 8)\n\n#define _LRL(x)\t\t\t\t\t\t((x) & 0x3F)\n#define _SRL(x)\t\t\t\t\t\t(((x) & 0x3F) << 8)\n\n#define _SIFS_CCK_CTX(x)\t\t\t((x) & 0xFF)\n#define _SIFS_CCK_TRX(x)\t\t\t(((x) & 0xFF) << 8)\n\n#define _SIFS_OFDM_CTX(x)\t\t\t((x) & 0xFF)\n#define _SIFS_OFDM_TRX(x)\t\t\t(((x) & 0xFF) << 8)\n\n#define _TBTT_PROHIBIT_HOLD(x)\t\t(((x) & 0xFF) << 8)\n\n#define DIS_EDCA_CNT_DWN\t\t\tBIT(11)\n\n#define EN_MBSSID\t\t\t\t\tBIT(1)\n#define EN_TXBCN_RPT\t\t\t\tBIT(2)\n#define\tEN_BCN_FUNCTION\t\t\t\tBIT(3)\n\n#define TSFTR_RST\t\t\t\t\tBIT(0)\n#define TSFTR1_RST\t\t\t\t\tBIT(1)\n\n#define STOP_BCNQ\t\t\t\t\tBIT(6)\n\n#define\tDIS_TSF_UDT0_NORMAL_CHIP\tBIT(4)\n#define\tDIS_TSF_UDT0_TEST_CHIP\t\tBIT(5)\n\n#define\tACMHW_HWEN\t\t\t\t\tBIT(0)\n#define\tACMHW_BEQEN\t\t\t\t\tBIT(1)\n#define\tACMHW_VIQEN\t\t\t\t\tBIT(2)\n#define\tACMHW_VOQEN\t\t\t\t\tBIT(3)\n#define\tACMHW_BEQSTATUS\t\t\t\tBIT(4)\n#define\tACMHW_VIQSTATUS\t\t\t\tBIT(5)\n#define\tACMHW_VOQSTATUS\t\t\t\tBIT(6)\n\n#define APSDOFF\t\t\t\t\t\tBIT(6)\n#define APSDOFF_STATUS\t\t\t\tBIT(7)\n\n#define BW_20MHZ\t\t\t\t\tBIT(2)\n\n#define RATE_BITMAP_ALL\t\t\t\t0xFFFFF\n\n#define RATE_RRSR_CCK_ONLY_1M\t\t0xFFFF1\n\n#define TSFRST\t\t\t\t\t\tBIT(0)\n#define DIS_GCLK\t\t\t\t\tBIT(1)\n#define PAD_SEL\t\t\t\t\t\tBIT(2)\n#define PWR_ST\t\t\t\t\t\tBIT(6)\n#define PWRBIT_OW_EN\t\t\t\tBIT(7)\n#define ACRC\t\t\t\t\t\tBIT(8)\n#define CFENDFORM\t\t\t\t\tBIT(9)\n#define ICV\t\t\t\t\t\t\tBIT(10)\n\n#define AAP\t\t\t\t\t\t\tBIT(0)\n#define APM\t\t\t\t\t\t\tBIT(1)\n#define AM\t\t\t\t\t\t\tBIT(2)\n#define AB\t\t\t\t\t\t\tBIT(3)\n#define ADD3\t\t\t\t\t\tBIT(4)\n#define APWRMGT\t\t\t\t\t\tBIT(5)\n#define CBSSID\t\t\t\t\t\tBIT(6)\n#define CBSSID_DATA\t\t\t\t\tBIT(6)\n#define CBSSID_BCN\t\t\t\t\tBIT(7)\n#define ACRC32\t\t\t\t\t\tBIT(8)\n#define AICV\t\t\t\t\t\tBIT(9)\n#define ADF\t\t\t\t\t\t\tBIT(11)\n#define ACF\t\t\t\t\t\t\tBIT(12)\n#define AMF\t\t\t\t\t\t\tBIT(13)\n#define HTC_LOC_CTRL\t\t\t\tBIT(14)\n#define UC_DATA_EN\t\t\t\t\tBIT(16)\n#define BM_DATA_EN\t\t\t\t\tBIT(17)\n#define MFBEN\t\t\t\t\t\tBIT(22)\n#define LSIGEN\t\t\t\t\t\tBIT(23)\n#define ENMBID\t\t\t\t\t\tBIT(24)\n#define APP_BASSN\t\t\t\t\tBIT(27)\n#define APP_PHYSTS\t\t\t\t\tBIT(28)\n#define APP_ICV\t\t\t\t\t\tBIT(29)\n#define APP_MIC\t\t\t\t\t\tBIT(30)\n#define APP_FCS\t\t\t\t\t\tBIT(31)\n\n#define _MIN_SPACE(x)\t\t\t\t((x) & 0x7)\n#define _SHORT_GI_PADDING(x)\t\t(((x) & 0x1F) << 3)\n\n#define RXERR_TYPE_OFDM_PPDU\t\t0\n#define RXERR_TYPE_OFDM_FALSE_ALARM\t1\n#define\tRXERR_TYPE_OFDM_MPDU_OK\t\t2\n#define RXERR_TYPE_OFDM_MPDU_FAIL\t3\n#define RXERR_TYPE_CCK_PPDU\t\t\t4\n#define RXERR_TYPE_CCK_FALSE_ALARM\t5\n#define RXERR_TYPE_CCK_MPDU_OK\t\t6\n#define RXERR_TYPE_CCK_MPDU_FAIL\t7\n#define RXERR_TYPE_HT_PPDU\t\t\t8\n#define RXERR_TYPE_HT_FALSE_ALARM\t9\n#define RXERR_TYPE_HT_MPDU_TOTAL\t10\n#define RXERR_TYPE_HT_MPDU_OK\t\t11\n#define RXERR_TYPE_HT_MPDU_FAIL\t\t12\n#define RXERR_TYPE_RX_FULL_DROP\t\t15\n\n#define RXERR_COUNTER_MASK\t\t\t0xFFFFF\n#define RXERR_RPT_RST\t\t\t\tBIT(27)\n#define _RXERR_RPT_SEL(type)\t\t((type) << 28)\n\n#define\tSCR_TXUSEDK\t\t\t\t\tBIT(0)\n#define\tSCR_RXUSEDK\t\t\t\t\tBIT(1)\n#define\tSCR_TXENCENABLE\t\t\t\tBIT(2)\n#define\tSCR_RXDECENABLE\t\t\t\tBIT(3)\n#define\tSCR_SKBYA2\t\t\t\t\tBIT(4)\n#define\tSCR_NOSKMC\t\t\t\t\tBIT(5)\n#define SCR_TXBCUSEDK\t\t\t\tBIT(6)\n#define SCR_RXBCUSEDK\t\t\t\tBIT(7)\n\n#define USB_IS_HIGH_SPEED\t\t\t0\n#define USB_IS_FULL_SPEED\t\t\t1\n#define USB_SPEED_MASK\t\t\t\tBIT(5)\n\n#define USB_NORMAL_SIE_EP_MASK\t\t0xF\n#define USB_NORMAL_SIE_EP_SHIFT\t\t4\n\n#define USB_TEST_EP_MASK\t\t\t0x30\n#define USB_TEST_EP_SHIFT\t\t\t4\n\n#define USB_AGG_EN\t\t\t\t\tBIT(3)\n\n#define MAC_ADDR_LEN\t\t\t\t6\n#define LAST_ENTRY_OF_TX_PKT_BUFFER\t255\n\n#define POLLING_LLT_THRESHOLD\t\t20\n#define POLLING_READY_TIMEOUT_COUNT\t1000\n\n#define\tMAX_MSS_DENSITY_2T\t\t\t0x13\n#define\tMAX_MSS_DENSITY_1T\t\t\t0x0A\n\n#define EPROM_CMD_OPERATING_MODE_MASK\t((1<<7)|(1<<6))\n#define EPROM_CMD_CONFIG\t\t\t0x3\n#define EPROM_CMD_LOAD\t\t\t\t1\n\n#define\tHWSET_MAX_SIZE_92S\t\t\tHWSET_MAX_SIZE\n\n#define\tHAL_8192C_HW_GPIO_WPS_BIT\tBIT(2)\n\n#define\tRPMAC_RESET\t\t\t\t\t0x100\n#define\tRPMAC_TXSTART\t\t\t\t0x104\n#define\tRPMAC_TXLEGACYSIG\t\t\t0x108\n#define\tRPMAC_TXHTSIG1\t\t\t\t0x10c\n#define\tRPMAC_TXHTSIG2\t\t\t\t0x110\n#define\tRPMAC_PHYDEBUG\t\t\t\t0x114\n#define\tRPMAC_TXPACKETNUM\t\t\t0x118\n#define\tRPMAC_TXIDLE\t\t\t\t0x11c\n#define\tRPMAC_TXMACHEADER0\t\t\t0x120\n#define\tRPMAC_TXMACHEADER1\t\t\t0x124\n#define\tRPMAC_TXMACHEADER2\t\t\t0x128\n#define\tRPMAC_TXMACHEADER3\t\t\t0x12c\n#define\tRPMAC_TXMACHEADER4\t\t\t0x130\n#define\tRPMAC_TXMACHEADER5\t\t\t0x134\n#define\tRPMAC_TXDADATYPE\t\t\t0x138\n#define\tRPMAC_TXRANDOMSEED\t\t\t0x13c\n#define\tRPMAC_CCKPLCPPREAMBLE\t\t0x140\n#define\tRPMAC_CCKPLCPHEADER\t\t\t0x144\n#define\tRPMAC_CCKCRC16\t\t\t\t0x148\n#define\tRPMAC_OFDMRXCRC32OK\t\t\t0x170\n#define\tRPMAC_OFDMRXCRC32ER\t\t\t0x174\n#define\tRPMAC_OFDMRXPARITYER\t\t0x178\n#define\tRPMAC_OFDMRXCRC8ER\t\t\t0x17c\n#define\tRPMAC_CCKCRXRC16ER\t\t\t0x180\n#define\tRPMAC_CCKCRXRC32ER\t\t\t0x184\n#define\tRPMAC_CCKCRXRC32OK\t\t\t0x188\n#define\tRPMAC_TXSTATUS\t\t\t\t0x18c\n\n#define\tRFPGA0_RFMOD\t\t\t\t0x800\n\n#define\tRFPGA0_TXINFO\t\t\t\t0x804\n#define\tRFPGA0_PSDFUNCTION\t\t\t0x808\n\n#define\tRFPGA0_TXGAINSTAGE\t\t\t0x80c\n\n#define\tRFPGA0_RFTIMING1\t\t\t0x810\n#define\tRFPGA0_RFTIMING2\t\t\t0x814\n\n#define\tRFPGA0_XA_HSSIPARAMETER1\t0x820\n#define\tRFPGA0_XA_HSSIPARAMETER2\t0x824\n#define\tRFPGA0_XB_HSSIPARAMETER1\t0x828\n#define\tRFPGA0_XB_HSSIPARAMETER2\t0x82c\n\n#define\tRFPGA0_XA_LSSIPARAMETER\t\t0x840\n#define\tRFPGA0_XB_LSSIPARAMETER\t\t0x844\n\n#define\tRFPGA0_RFWAKEUPPARAMETER\t0x850\n#define\tRFPGA0_RFSLEEPUPPARAMETER\t0x854\n\n#define\tRFPGA0_XAB_SWITCHCONTROL\t0x858\n#define\tRFPGA0_XCD_SWITCHCONTROL\t0x85c\n\n#define\tRFPGA0_XA_RFINTERFACEOE\t\t0x860\n#define\tRFPGA0_XB_RFINTERFACEOE\t\t0x864\n\n#define\tRFPGA0_XAB_RFINTERFACESW\t0x870\n#define\tRFPGA0_XCD_RFINTERFACESW\t0x874\n\n#define\tRFPGA0_XAB_RFPARAMETER\t\t0x878\n#define\tRFPGA0_XCD_RFPARAMETER\t\t0x87c\n\n#define\tRFPGA0_ANALOGPARAMETER1\t\t0x880\n#define\tRFPGA0_ANALOGPARAMETER2\t\t0x884\n#define\tRFPGA0_ANALOGPARAMETER3\t\t0x888\n#define\tRFPGA0_ANALOGPARAMETER4\t\t0x88c\n\n#define\tRFPGA0_XA_LSSIREADBACK\t\t0x8a0\n#define\tRFPGA0_XB_LSSIREADBACK\t\t0x8a4\n#define\tRFPGA0_XC_LSSIREADBACK\t\t0x8a8\n#define\tRFPGA0_XD_LSSIREADBACK\t\t0x8ac\n\n#define\tRFPGA0_PSDREPORT\t\t\t0x8b4\n#define\tTRANSCEIVEA_HSPI_READBACK\t0x8b8\n#define\tTRANSCEIVEB_HSPI_READBACK\t0x8bc\n#define\tRFPGA0_XAB_RFINTERFACERB\t0x8e0\n#define\tRFPGA0_XCD_RFINTERFACERB\t0x8e4\n\n#define\tRFPGA1_RFMOD\t\t\t\t0x900\n\n#define\tRFPGA1_TXBLOCK\t\t\t\t0x904\n#define\tRFPGA1_DEBUGSELECT\t\t\t0x908\n#define\tRFPGA1_TXINFO\t\t\t\t0x90c\n\n#define\tRCCK0_SYSTEM\t\t\t\t0xa00\n\n#define\tRCCK0_AFESETTING\t\t\t0xa04\n#define\tRCCK0_CCA\t\t\t\t\t0xa08\n\n#define\tRCCK0_RXAGC1\t\t\t\t0xa0c\n#define\tRCCK0_RXAGC2\t\t\t\t0xa10\n\n#define\tRCCK0_RXHP\t\t\t\t\t0xa14\n\n#define\tRCCK0_DSPPARAMETER1\t\t\t0xa18\n#define\tRCCK0_DSPPARAMETER2\t\t\t0xa1c\n\n#define\tRCCK0_TXFILTER1\t\t\t\t0xa20\n#define\tRCCK0_TXFILTER2\t\t\t\t0xa24\n#define\tRCCK0_DEBUGPORT\t\t\t\t0xa28\n#define\tRCCK0_FALSEALARMREPORT\t\t0xa2c\n#define\tRCCK0_TRSSIREPORT\t\t0xa50\n#define\tRCCK0_RXREPORT\t\t\t0xa54\n#define\tRCCK0_FACOUNTERLOWER\t\t0xa5c\n#define\tRCCK0_FACOUNTERUPPER\t\t0xa58\n\n#define\tROFDM0_LSTF\t\t\t\t\t0xc00\n\n#define\tROFDM0_TRXPATHENABLE\t\t0xc04\n#define\tROFDM0_TRMUXPAR\t\t\t\t0xc08\n#define\tROFDM0_TRSWISOLATION\t\t0xc0c\n\n#define\tROFDM0_XARXAFE\t\t\t\t0xc10\n#define\tROFDM0_XARXIQIMBALANCE\t\t0xc14\n#define\tROFDM0_XBRXAFE\t\t\t0xc18\n#define\tROFDM0_XBRXIQIMBALANCE\t\t0xc1c\n#define\tROFDM0_XCRXAFE\t\t\t0xc20\n#define\tROFDM0_XCRXIQIMBANLANCE\t\t0xc24\n#define\tROFDM0_XDRXAFE\t\t\t0xc28\n#define\tROFDM0_XDRXIQIMBALANCE\t\t0xc2c\n\n#define\tROFDM0_RXDETECTOR1\t\t\t0xc30\n#define\tROFDM0_RXDETECTOR2\t\t\t0xc34\n#define\tROFDM0_RXDETECTOR3\t\t\t0xc38\n#define\tROFDM0_RXDETECTOR4\t\t\t0xc3c\n\n#define\tROFDM0_RXDSP\t\t\t\t0xc40\n#define\tROFDM0_CFOANDDAGC\t\t\t0xc44\n#define\tROFDM0_CCADROPTHRESHOLD\t\t0xc48\n#define\tROFDM0_ECCATHRESHOLD\t\t0xc4c\n\n#define\tROFDM0_XAAGCCORE1\t\t\t0xc50\n#define\tROFDM0_XAAGCCORE2\t\t\t0xc54\n#define\tROFDM0_XBAGCCORE1\t\t\t0xc58\n#define\tROFDM0_XBAGCCORE2\t\t\t0xc5c\n#define\tROFDM0_XCAGCCORE1\t\t\t0xc60\n#define\tROFDM0_XCAGCCORE2\t\t\t0xc64\n#define\tROFDM0_XDAGCCORE1\t\t\t0xc68\n#define\tROFDM0_XDAGCCORE2\t\t\t0xc6c\n\n#define\tROFDM0_AGCPARAMETER1\t\t0xc70\n#define\tROFDM0_AGCPARAMETER2\t\t0xc74\n#define\tROFDM0_AGCRSSITABLE\t\t\t0xc78\n#define\tROFDM0_HTSTFAGC\t\t\t\t0xc7c\n\n#define\tROFDM0_XATXIQIMBALANCE\t\t0xc80\n#define\tROFDM0_XATXAFE\t\t\t\t0xc84\n#define\tROFDM0_XBTXIQIMBALANCE\t\t0xc88\n#define\tROFDM0_XBTXAFE\t\t\t\t0xc8c\n#define\tROFDM0_XCTXIQIMBALANCE\t\t0xc90\n#define\tROFDM0_XCTXAFE\t\t\t0xc94\n#define\tROFDM0_XDTXIQIMBALANCE\t\t0xc98\n#define\tROFDM0_XDTXAFE\t\t\t\t0xc9c\n\n#define ROFDM0_RXIQEXTANTA\t\t\t0xca0\n\n#define\tROFDM0_RXHPPARAMETER\t\t0xce0\n#define\tROFDM0_TXPSEUDONOISEWGT\t\t0xce4\n#define\tROFDM0_FRAMESYNC\t\t\t0xcf0\n#define\tROFDM0_DFSREPORT\t\t\t0xcf4\n#define\tROFDM0_TXCOEFF1\t\t\t\t0xca4\n#define\tROFDM0_TXCOEFF2\t\t\t\t0xca8\n#define\tROFDM0_TXCOEFF3\t\t\t\t0xcac\n#define\tROFDM0_TXCOEFF4\t\t\t\t0xcb0\n#define\tROFDM0_TXCOEFF5\t\t\t\t0xcb4\n#define\tROFDM0_TXCOEFF6\t\t\t\t0xcb8\n\n#define\tROFDM1_LSTF\t\t\t\t\t0xd00\n#define\tROFDM1_TRXPATHENABLE\t\t0xd04\n\n#define\tROFDM1_CF0\t\t\t\t\t0xd08\n#define\tROFDM1_CSI1\t\t\t\t\t0xd10\n#define\tROFDM1_SBD\t\t\t\t\t0xd14\n#define\tROFDM1_CSI2\t\t\t\t\t0xd18\n#define\tROFDM1_CFOTRACKING\t\t\t0xd2c\n#define\tROFDM1_TRXMESAURE1\t\t\t0xd34\n#define\tROFDM1_INTFDET\t\t\t\t0xd3c\n#define\tROFDM1_PSEUDONOISESTATEAB\t0xd50\n#define\tROFDM1_PSEUDONOISESTATECD\t0xd54\n#define\tROFDM1_RXPSEUDONOISEWGT\t\t0xd58\n\n#define\tROFDM_PHYCOUNTER1\t\t\t0xda0\n#define\tROFDM_PHYCOUNTER2\t\t\t0xda4\n#define\tROFDM_PHYCOUNTER3\t\t\t0xda8\n\n#define\tROFDM_SHORTCFOAB\t\t\t0xdac\n#define\tROFDM_SHORTCFOCD\t\t\t0xdb0\n#define\tROFDM_LONGCFOAB\t\t\t\t0xdb4\n#define\tROFDM_LONGCFOCD\t\t\t\t0xdb8\n#define\tROFDM_TAILCF0AB\t\t\t\t0xdbc\n#define\tROFDM_TAILCF0CD\t\t\t\t0xdc0\n#define\tROFDM_PWMEASURE1\t\t0xdc4\n#define\tROFDM_PWMEASURE2\t\t0xdc8\n#define\tROFDM_BWREPORT\t\t\t\t0xdcc\n#define\tROFDM_AGCREPORT\t\t\t\t0xdd0\n#define\tROFDM_RXSNR\t\t\t\t\t0xdd4\n#define\tROFDM_RXEVMCSI\t\t\t\t0xdd8\n#define\tROFDM_SIGREPORT\t\t\t\t0xddc\n\n#define\tRTXAGC_A_RATE18_06\t\t\t0xe00\n#define\tRTXAGC_A_RATE54_24\t\t\t0xe04\n#define\tRTXAGC_A_CCK1_MCS32\t\t\t0xe08\n#define\tRTXAGC_A_MCS03_MCS00\t\t0xe10\n#define\tRTXAGC_A_MCS07_MCS04\t\t0xe14\n#define\tRTXAGC_A_MCS11_MCS08\t\t0xe18\n#define\tRTXAGC_A_MCS15_MCS12\t\t0xe1c\n\n#define\tRTXAGC_B_RATE18_06\t\t\t0x830\n#define\tRTXAGC_B_RATE54_24\t\t\t0x834\n#define\tRTXAGC_B_CCK1_55_MCS32\t\t0x838\n#define\tRTXAGC_B_MCS03_MCS00\t\t0x83c\n#define\tRTXAGC_B_MCS07_MCS04\t\t0x848\n#define\tRTXAGC_B_MCS11_MCS08\t\t0x84c\n#define\tRTXAGC_B_MCS15_MCS12\t\t0x868\n#define\tRTXAGC_B_CCK11_A_CCK2_11\t0x86c\n\n#define\tRZEBRA1_HSSIENABLE\t\t\t0x0\n#define\tRZEBRA1_TRXENABLE1\t\t\t0x1\n#define\tRZEBRA1_TRXENABLE2\t\t\t0x2\n#define\tRZEBRA1_AGC\t\t\t\t\t0x4\n#define\tRZEBRA1_CHARGEPUMP\t\t\t0x5\n#define\tRZEBRA1_CHANNEL\t\t\t\t0x7\n\n#define\tRZEBRA1_TXGAIN\t\t\t\t0x8\n#define\tRZEBRA1_TXLPF\t\t\t\t0x9\n#define\tRZEBRA1_RXLPF\t\t\t\t0xb\n#define\tRZEBRA1_RXHPFCORNER\t\t\t0xc\n\n#define\tRGLOBALCTRL\t\t\t\t\t0\n#define\tRRTL8256_TXLPF\t\t\t\t19\n#define\tRRTL8256_RXLPF\t\t\t\t11\n#define\tRRTL8258_TXLPF\t\t\t\t0x11\n#define\tRRTL8258_RXLPF\t\t\t\t0x13\n#define\tRRTL8258_RSSILPF\t\t\t0xa\n\n#define\tRF_AC\t\t\t\t\t\t0x00\n\n#define\tRF_IQADJ_G1\t\t\t\t\t0x01\n#define\tRF_IQADJ_G2\t\t\t\t\t0x02\n#define\tRF_POW_TRSW\t\t\t\t\t0x05\n\n#define\tRF_GAIN_RX\t\t\t\t\t0x06\n#define\tRF_GAIN_TX\t\t\t\t\t0x07\n\n#define\tRF_TXM_IDAC\t\t\t\t\t0x08\n#define\tRF_BS_IQGEN\t\t\t\t\t0x0F\n\n#define\tRF_MODE1\t\t\t\t\t0x10\n#define\tRF_MODE2\t\t\t\t\t0x11\n\n#define\tRF_RX_AGC_HP\t\t\t\t0x12\n#define\tRF_TX_AGC\t\t\t\t\t0x13\n#define\tRF_BIAS\t\t\t\t\t\t0x14\n#define\tRF_IPA\t\t\t\t\t\t0x15\n#define\tRF_POW_ABILITY\t\t\t\t0x17\n#define\tRF_MODE_AG\t\t\t\t\t0x18\n#define\tRRFCHANNEL\t\t\t\t\t0x18\n#define\tRF_CHNLBW\t\t\t\t\t0x18\n#define\tRF_TOP\t\t\t\t\t\t0x19\n\n#define\tRF_RX_G1\t\t\t\t\t0x1A\n#define\tRF_RX_G2\t\t\t\t\t0x1B\n\n#define\tRF_RX_BB2\t\t\t\t\t0x1C\n#define\tRF_RX_BB1\t\t\t\t\t0x1D\n\n#define\tRF_RCK1\t\t\t\t\t\t0x1E\n#define\tRF_RCK2\t\t\t\t\t\t0x1F\n\n#define\tRF_TX_G1\t\t\t\t\t0x20\n#define\tRF_TX_G2\t\t\t\t\t0x21\n#define\tRF_TX_G3\t\t\t\t\t0x22\n\n#define\tRF_TX_BB1\t\t\t\t\t0x23\n#define\tRF_T_METER\t\t\t\t\t0x24\n\n#define\tRF_SYN_G1\t\t\t\t\t0x25\n#define\tRF_SYN_G2\t\t\t\t\t0x26\n#define\tRF_SYN_G3\t\t\t\t\t0x27\n#define\tRF_SYN_G4\t\t\t\t\t0x28\n#define\tRF_SYN_G5\t\t\t\t\t0x29\n#define\tRF_SYN_G6\t\t\t\t\t0x2A\n#define\tRF_SYN_G7\t\t\t\t\t0x2B\n#define\tRF_SYN_G8\t\t\t\t\t0x2C\n\n#define\tRF_RCK_OS\t\t\t\t\t0x30\n#define\tRF_TXPA_G1\t\t\t\t\t0x31\n#define\tRF_TXPA_G2\t\t\t\t\t0x32\n#define\tRF_TXPA_G3\t\t\t\t\t0x33\n\n#define\tBBBRESETB\t\t\t\t\t0x100\n#define\tBGLOBALRESETB\t\t\t\t0x200\n#define\tBOFDMTXSTART\t\t\t\t0x4\n#define\tBCCKTXSTART\t\t\t\t\t0x8\n#define\tBCRC32DEBUG\t\t\t\t\t0x100\n#define\tBPMACLOOPBACK\t\t\t\t0x10\n#define\tBTXLSIG\t\t\t\t\t\t0xffffff\n#define\tBOFDMTXRATE\t\t\t\t\t0xf\n#define\tBOFDMTXRESERVED\t\t\t\t0x10\n#define\tBOFDMTXLENGTH\t\t\t\t0x1ffe0\n#define\tBOFDMTXPARITY\t\t\t\t0x20000\n#define\tBTXHTSIG1\t\t\t\t\t0xffffff\n#define\tBTXHTMCSRATE\t\t\t\t0x7f\n#define\tBTXHTBW\t\t\t\t\t\t0x80\n#define\tBTXHTLENGTH\t\t\t\t\t0xffff00\n#define\tBTXHTSIG2\t\t\t\t\t0xffffff\n#define\tBTXHTSMOOTHING\t\t\t\t0x1\n#define\tBTXHTSOUNDING\t\t\t\t0x2\n#define\tBTXHTRESERVED\t\t\t\t0x4\n#define\tBTXHTAGGREATION\t\t\t\t0x8\n#define\tBTXHTSTBC\t\t\t\t\t0x30\n#define\tBTXHTADVANCECODING\t\t\t0x40\n#define\tBTXHTSHORTGI\t\t\t\t0x80\n#define\tBTXHTNUMBERHT_LTF\t\t\t0x300\n#define\tBTXHTCRC8\t\t\t\t\t0x3fc00\n#define\tBCOUNTERRESET\t\t\t\t0x10000\n#define\tBNUMOFOFDMTX\t\t\t\t0xffff\n#define\tBNUMOFCCKTX\t\t\t\t\t0xffff0000\n#define\tBTXIDLEINTERVAL\t\t\t\t0xffff\n#define\tBOFDMSERVICE\t\t\t\t0xffff0000\n#define\tBTXMACHEADER\t\t\t\t0xffffffff\n#define\tBTXDATAINIT\t\t\t\t\t0xff\n#define\tBTXHTMODE\t\t\t\t\t0x100\n#define\tBTXDATATYPE\t\t\t\t\t0x30000\n#define\tBTXRANDOMSEED\t\t\t\t0xffffffff\n#define\tBCCKTXPREAMBLE\t\t\t\t0x1\n#define\tBCCKTXSFD\t\t\t\t\t0xffff0000\n#define\tBCCKTXSIG\t\t\t\t\t0xff\n#define\tBCCKTXSERVICE\t\t\t\t0xff00\n#define\tBCCKLENGTHEXT\t\t\t\t0x8000\n#define\tBCCKTXLENGHT\t\t\t\t0xffff0000\n#define\tBCCKTXCRC16\t\t\t\t\t0xffff\n#define\tBCCKTXSTATUS\t\t\t\t0x1\n#define\tBOFDMTXSTATUS\t\t\t\t0x2\n#define IS_BB_REG_OFFSET_92S(_offset)\t\\\n\t((_offset >= 0x800) && (_offset <= 0xfff))\n\n#define\tBRFMOD\t\t\t\t\t\t0x1\n#define\tBJAPANMODE\t\t\t\t\t0x2\n#define\tBCCKTXSC\t\t\t\t\t0x30\n#define\tBCCKEN\t\t\t\t\t\t0x1000000\n#define\tBOFDMEN\t\t\t\t\t\t0x2000000\n\n#define\tBOFDMRXADCPHASE\t\t\t0x10000\n#define\tBOFDMTXDACPHASE\t\t\t0x40000\n#define\tBXATXAGC\t\t\t0x3f\n\n#define\tBXBTXAGC\t\t\t0xf00\n#define\tBXCTXAGC\t\t\t0xf000\n#define\tBXDTXAGC\t\t\t0xf0000\n\n#define\tBPASTART\t\t\t0xf0000000\n#define\tBTRSTART\t\t\t0x00f00000\n#define\tBRFSTART\t\t\t0x0000f000\n#define\tBBBSTART\t\t\t0x000000f0\n#define\tBBBCCKSTART\t\t\t0x0000000f\n#define\tBPAEND\t\t\t\t0xf\n#define\tBTREND\t\t\t\t0x0f000000\n#define\tBRFEND\t\t\t\t0x000f0000\n#define\tBCCAMASK\t\t\t0x000000f0\n#define\tBR2RCCAMASK\t\t\t0x00000f00\n#define\tBHSSI_R2TDELAY\t\t\t0xf8000000\n#define\tBHSSI_T2RDELAY\t\t\t0xf80000\n#define\tBCONTXHSSI\t\t\t0x400\n#define\tBIGFROMCCK\t\t\t0x200\n#define\tBAGCADDRESS\t\t\t0x3f\n#define\tBRXHPTX\t\t\t\t0x7000\n#define\tBRXHP2RX\t\t\t0x38000\n#define\tBRXHPCCKINI\t\t\t0xc0000\n#define\tBAGCTXCODE\t\t\t0xc00000\n#define\tBAGCRXCODE\t\t\t0x300000\n\n#define\tB3WIREDATALENGTH\t\t0x800\n#define\tB3WIREADDREAALENGTH\t\t0x400\n\n#define\tB3WIRERFPOWERDOWN\t\t0x1\n#define\tB5GPAPEPOLARITY\t\t\t0x40000000\n#define\tB2GPAPEPOLARITY\t\t\t0x80000000\n#define\tBRFSW_TXDEFAULTANT\t\t0x3\n#define\tBRFSW_TXOPTIONANT\t\t0x30\n#define\tBRFSW_RXDEFAULTANT\t\t0x300\n#define\tBRFSW_RXOPTIONANT\t\t0x3000\n#define\tBRFSI_3WIREDATA\t\t\t0x1\n#define\tBRFSI_3WIRECLOCK\t\t0x2\n#define\tBRFSI_3WIRELOAD\t\t\t0x4\n#define\tBRFSI_3WIRERW\t\t\t0x8\n#define\tBRFSI_3WIRE\t\t\t0xf\n\n#define\tBRFSI_RFENV\t\t\t0x10\n\n#define\tBRFSI_TRSW\t\t\t0x20\n#define\tBRFSI_TRSWB\t\t\t0x40\n#define\tBRFSI_ANTSW\t\t\t0x100\n#define\tBRFSI_ANTSWB\t\t\t0x200\n#define\tBRFSI_PAPE\t\t\t0x400\n#define\tBRFSI_PAPE5G\t\t\t0x800\n#define\tBBANDSELECT\t\t\t0x1\n#define\tBHTSIG2_GI\t\t\t0x80\n#define\tBHTSIG2_SMOOTHING\t\t0x01\n#define\tBHTSIG2_SOUNDING\t\t0x02\n#define\tBHTSIG2_AGGREATON\t\t0x08\n#define\tBHTSIG2_STBC\t\t\t0x30\n#define\tBHTSIG2_ADVCODING\t\t0x40\n#define\tBHTSIG2_NUMOFHTLTF\t\t0x300\n#define\tBHTSIG2_CRC8\t\t\t0x3fc\n#define\tBHTSIG1_MCS\t\t\t0x7f\n#define\tBHTSIG1_BANDWIDTH\t\t0x80\n#define\tBHTSIG1_HTLENGTH\t\t0xffff\n#define\tBLSIG_RATE\t\t\t0xf\n#define\tBLSIG_RESERVED\t\t\t0x10\n#define\tBLSIG_LENGTH\t\t\t0x1fffe\n#define\tBLSIG_PARITY\t\t\t0x20\n#define\tBCCKRXPHASE\t\t\t0x4\n\n#define\tBLSSIREADADDRESS\t\t0x7f800000\n#define\tBLSSIREADEDGE\t\t\t0x80000000\n\n#define\tBLSSIREADBACKDATA\t\t0xfffff\n\n#define\tBLSSIREADOKFLAG\t\t\t0x1000\n#define\tBCCKSAMPLERATE\t\t\t0x8\n#define\tBREGULATOR0STANDBY\t\t0x1\n#define\tBREGULATORPLLSTANDBY\t\t0x2\n#define\tBREGULATOR1STANDBY\t\t0x4\n#define\tBPLLPOWERUP\t\t\t0x8\n#define\tBDPLLPOWERUP\t\t\t0x10\n#define\tBDA10POWERUP\t\t\t0x20\n#define\tBAD7POWERUP\t\t\t0x200\n#define\tBDA6POWERUP\t\t\t0x2000\n#define\tBXTALPOWERUP\t\t\t0x4000\n#define\tB40MDCLKPOWERUP\t\t\t0x8000\n#define\tBDA6DEBUGMODE\t\t\t0x20000\n#define\tBDA6SWING\t\t\t0x380000\n\n#define\tBADCLKPHASE\t\t\t0x4000000\n#define\tB80MCLKDELAY\t\t\t0x18000000\n#define\tBAFEWATCHDOGENABLE\t\t0x20000000\n\n#define\tBXTALCAP01\t\t\t0xc0000000\n#define\tBXTALCAP23\t\t\t0x3\n#define\tBXTALCAP92X\t\t\t\t\t0x0f000000\n#define BXTALCAP\t\t\t0x0f000000\n\n#define\tBINTDIFCLKENABLE\t\t0x400\n#define\tBEXTSIGCLKENABLE\t\t0x800\n#define\tBBANDGAP_MBIAS_POWERUP      0x10000\n#define\tBAD11SH_GAIN\t\t\t0xc0000\n#define\tBAD11NPUT_RANGE\t\t\t0x700000\n#define\tBAD110P_CURRENT\t\t\t0x3800000\n#define\tBLPATH_LOOPBACK\t\t\t0x4000000\n#define\tBQPATH_LOOPBACK\t\t\t0x8000000\n#define\tBAFE_LOOPBACK\t\t\t0x10000000\n#define\tBDA10_SWING\t\t\t0x7e0\n#define\tBDA10_REVERSE\t\t\t0x800\n#define\tBDA_CLK_SOURCE              0x1000\n#define\tBDA7INPUT_RANGE\t\t\t0x6000\n#define\tBDA7_GAIN\t\t\t0x38000\n#define\tBDA7OUTPUT_CM_MODE          0x40000\n#define\tBDA7INPUT_CM_MODE           0x380000\n#define\tBDA7CURRENT\t\t\t0xc00000\n#define\tBREGULATOR_ADJUST\t\t0x7000000\n#define\tBAD11POWERUP_ATTX\t\t0x1\n#define\tBDA10PS_ATTX\t\t\t0x10\n#define\tBAD11POWERUP_ATRX\t\t0x100\n#define\tBDA10PS_ATRX\t\t\t0x1000\n#define\tBCCKRX_AGC_FORMAT           0x200\n#define\tBPSDFFT_SAMPLE_POINT\t\t0xc000\n#define\tBPSD_AVERAGE_NUM            0x3000\n#define\tBIQPATH_CONTROL\t\t\t0xc00\n#define\tBPSD_FREQ\t\t\t0x3ff\n#define\tBPSD_ANTENNA_PATH           0x30\n#define\tBPSD_IQ_SWITCH              0x40\n#define\tBPSD_RX_TRIGGER             0x400000\n#define\tBPSD_TX_TRIGGER             0x80000000\n#define\tBPSD_SINE_TONE_SCALE        0x7f000000\n#define\tBPSD_REPORT\t\t\t0xffff\n\n#define\tBOFDM_TXSC\t\t\t0x30000000\n#define\tBCCK_TXON\t\t\t0x1\n#define\tBOFDM_TXON\t\t\t0x2\n#define\tBDEBUG_PAGE\t\t\t0xfff\n#define\tBDEBUG_ITEM\t\t\t0xff\n#define\tBANTL\t\t\t\t0x10\n#define\tBANT_NONHT\t\t    0x100\n#define\tBANT_HT1\t\t\t0x1000\n#define\tBANT_HT2\t\t\t0x10000\n#define\tBANT_HT1S1\t\t\t0x100000\n#define\tBANT_NONHTS1\t\t\t0x1000000\n\n#define\tBCCK_BBMODE\t\t\t0x3\n#define\tBCCK_TXPOWERSAVING\t\t0x80\n#define\tBCCK_RXPOWERSAVING\t\t0x40\n\n#define\tBCCK_SIDEBAND\t\t\t0x10\n\n#define\tBCCK_SCRAMBLE\t\t\t0x8\n#define\tBCCK_ANTDIVERSITY\t\t0x8000\n#define\tBCCK_CARRIER_RECOVERY\t\t0x4000\n#define\tBCCK_TXRATE\t\t\t0x3000\n#define\tBCCK_DCCANCEL\t\t\t0x0800\n#define\tBCCK_ISICANCEL\t\t\t0x0400\n#define\tBCCK_MATCH_FILTER           0x0200\n#define\tBCCK_EQUALIZER\t\t\t0x0100\n#define\tBCCK_PREAMBLE_DETECT\t\t0x800000\n#define\tBCCK_FAST_FALSECCA          0x400000\n#define\tBCCK_CH_ESTSTART            0x300000\n#define\tBCCK_CCA_COUNT              0x080000\n#define\tBCCK_CS_LIM\t\t\t0x070000\n#define\tBCCK_BIST_MODE              0x80000000\n#define\tBCCK_CCAMASK\t\t\t0x40000000\n#define\tBCCK_TX_DAC_PHASE\t\t0x4\n#define\tBCCK_RX_ADC_PHASE\t\t0x20000000\n#define\tBCCKR_CP_MODE\t\t\t0x0100\n#define\tBCCK_TXDC_OFFSET\t\t0xf0\n#define\tBCCK_RXDC_OFFSET\t\t0xf\n#define\tBCCK_CCA_MODE\t\t\t0xc000\n#define\tBCCK_FALSECS_LIM\t\t0x3f00\n#define\tBCCK_CS_RATIO\t\t\t0xc00000\n#define\tBCCK_CORGBIT_SEL\t\t0x300000\n#define\tBCCK_PD_LIM\t\t\t0x0f0000\n#define\tBCCK_NEWCCA\t\t\t0x80000000\n#define\tBCCK_RXHP_OF_IG             0x8000\n#define\tBCCK_RXIG\t\t\t0x7f00\n#define\tBCCK_LNA_POLARITY           0x800000\n#define\tBCCK_RX1ST_BAIN             0x7f0000\n#define\tBCCK_RF_EXTEND              0x20000000\n#define\tBCCK_RXAGC_SATLEVEL\t\t0x1f000000\n#define\tBCCK_RXAGC_SATCOUNT\t\t0xe0\n#define\tBCCKRXRFSETTLE\t\t\t0x1f\n#define\tBCCK_FIXED_RXAGC\t\t0x8000\n#define\tBCCK_ANTENNA_POLARITY\t\t0x2000\n#define\tBCCK_TXFILTER_TYPE          0x0c00\n#define\tBCCK_RXAGC_REPORTTYPE\t\t0x0300\n#define\tBCCK_RXDAGC_EN              0x80000000\n#define\tBCCK_RXDAGC_PERIOD\t\t0x20000000\n#define\tBCCK_RXDAGC_SATLEVEL\t\t0x1f000000\n#define\tBCCK_TIMING_RECOVERY\t\t0x800000\n#define\tBCCK_TXC0\t\t\t0x3f0000\n#define\tBCCK_TXC1\t\t\t0x3f000000\n#define\tBCCK_TXC2\t\t\t0x3f\n#define\tBCCK_TXC3\t\t\t0x3f00\n#define\tBCCK_TXC4\t\t\t0x3f0000\n#define\tBCCK_TXC5\t\t\t0x3f000000\n#define\tBCCK_TXC6\t\t\t0x3f\n#define\tBCCK_TXC7\t\t\t0x3f00\n#define\tBCCK_DEBUGPORT\t\t\t0xff0000\n#define\tBCCK_DAC_DEBUG              0x0f000000\n#define\tBCCK_FALSEALARM_ENABLE      0x8000\n#define\tBCCK_FALSEALARM_READ        0x4000\n#define\tBCCK_TRSSI\t\t\t0x7f\n#define\tBCCK_RXAGC_REPORT           0xfe\n#define\tBCCK_RXREPORT_ANTSEL\t\t0x80000000\n#define\tBCCK_RXREPORT_MFOFF\t\t0x40000000\n#define\tBCCK_RXREPORT_SQLOSS\t\t0x20000000\n#define\tBCCK_RXREPORT_PKTLOSS\t\t0x10000000\n#define\tBCCK_RXREPORT_LOCKEDBIT\t\t0x08000000\n#define\tBCCK_RXREPORT_RATEERROR\t\t0x04000000\n#define\tBCCK_RXREPORT_RXRATE\t\t0x03000000\n#define\tBCCK_RXFA_COUNTER_LOWER     0xff\n#define\tBCCK_RXFA_COUNTER_UPPER     0xff000000\n#define\tBCCK_RXHPAGC_START          0xe000\n#define\tBCCK_RXHPAGC_FINAL          0x1c00\n#define\tBCCK_RXFALSEALARM_ENABLE    0x8000\n#define\tBCCK_FACOUNTER_FREEZE       0x4000\n#define\tBCCK_TXPATH_SEL             0x10000000\n#define\tBCCK_DEFAULT_RXPATH         0xc000000\n#define\tBCCK_OPTION_RXPATH          0x3000000\n\n#define\tBNUM_OFSTF\t\t\t0x3\n#define\tBSHIFT_L\t\t\t0xc0\n#define\tBGI_TH\t\t\t\t0xc\n#define\tBRXPATH_A\t\t\t0x1\n#define\tBRXPATH_B\t\t\t0x2\n#define\tBRXPATH_C\t\t\t0x4\n#define\tBRXPATH_D\t\t\t0x8\n#define\tBTXPATH_A\t\t\t0x1\n#define\tBTXPATH_B\t\t\t0x2\n#define\tBTXPATH_C\t\t\t0x4\n#define\tBTXPATH_D\t\t\t0x8\n#define\tBTRSSI_FREQ\t\t\t0x200\n#define\tBADC_BACKOFF\t\t\t0x3000\n#define\tBDFIR_BACKOFF\t\t\t0xc000\n#define\tBTRSSI_LATCH_PHASE\t\t0x10000\n#define\tBRX_LDC_OFFSET\t\t\t0xff\n#define\tBRX_QDC_OFFSET\t\t\t0xff00\n#define\tBRX_DFIR_MODE\t\t\t0x1800000\n#define\tBRX_DCNF_TYPE\t\t\t0xe000000\n#define\tBRXIQIMB_A\t\t\t0x3ff\n#define\tBRXIQIMB_B\t\t\t0xfc00\n#define\tBRXIQIMB_C\t\t\t0x3f0000\n#define\tBRXIQIMB_D\t\t\t0xffc00000\n#define\tBDC_DC_NOTCH\t\t\t0x60000\n#define\tBRXNB_NOTCH\t\t\t0x1f000000\n#define\tBPD_TH\t\t\t\t0xf\n#define\tBPD_TH_OPT2\t\t\t0xc000\n#define\tBPWED_TH\t\t\t0x700\n#define\tBIFMF_WIN_L\t\t\t0x800\n#define\tBPD_OPTION\t\t\t0x1000\n#define\tBMF_WIN_L\t\t\t0xe000\n#define\tBBW_SEARCH_L\t\t\t0x30000\n#define\tBWIN_ENH_L\t\t\t0xc0000\n#define\tBBW_TH\t\t\t\t0x700000\n#define\tBED_TH2\t\t\t\t0x3800000\n#define\tBBW_OPTION\t\t\t0x4000000\n#define\tBRADIO_TH\t\t\t0x18000000\n#define\tBWINDOW_L\t\t\t0xe0000000\n#define\tBSBD_OPTION\t\t\t0x1\n#define\tBFRAME_TH\t\t\t0x1c\n#define\tBFS_OPTION\t\t\t0x60\n#define\tBDC_SLOPE_CHECK\t\t\t0x80\n#define\tBFGUARD_COUNTER_DC_L\t\t0xe00\n#define\tBFRAME_WEIGHT_SHORT\t\t0x7000\n#define\tBSUB_TUNE\t\t\t0xe00000\n#define\tBFRAME_DC_LENGTH\t\t0xe000000\n#define\tBSBD_START_OFFSET\t\t0x30000000\n#define\tBFRAME_TH_2\t\t\t0x7\n#define\tBFRAME_GI2_TH\t\t\t0x38\n#define\tBGI2_SYNC_EN\t\t\t0x40\n#define\tBSARCH_SHORT_EARLY\t\t0x300\n#define\tBSARCH_SHORT_LATE\t\t0xc00\n#define\tBSARCH_GI2_LATE\t\t\t0x70000\n#define\tBCFOANTSUM\t\t\t0x1\n#define\tBCFOACC\t\t\t\t0x2\n#define\tBCFOSTARTOFFSET\t\t\t0xc\n#define\tBCFOLOOPBACK\t\t\t0x70\n#define\tBCFOSUMWEIGHT\t\t\t0x80\n#define\tBDAGCENABLE\t\t\t0x10000\n#define\tBTXIQIMB_A\t\t\t0x3ff\n#define\tBTXIQIMB_b\t\t\t0xfc00\n#define\tBTXIQIMB_C\t\t\t0x3f0000\n#define\tBTXIQIMB_D\t\t\t0xffc00000\n#define\tBTXIDCOFFSET\t\t\t0xff\n#define\tBTXIQDCOFFSET\t\t\t0xff00\n#define\tBTXDFIRMODE\t\t\t0x10000\n#define\tBTXPESUDO_NOISEON\t\t0x4000000\n#define\tBTXPESUDO_NOISE_A\t\t0xff\n#define\tBTXPESUDO_NOISE_B\t\t0xff00\n#define\tBTXPESUDO_NOISE_C\t\t0xff0000\n#define\tBTXPESUDO_NOISE_D\t\t0xff000000\n#define\tBCCA_DROPOPTION\t\t\t0x20000\n#define\tBCCA_DROPTHRES\t\t\t0xfff00000\n#define\tBEDCCA_H\t\t\t0xf\n#define\tBEDCCA_L\t\t\t0xf0\n#define\tBLAMBDA_ED\t\t\t0x300\n#define\tBRX_INITIALGAIN\t\t\t0x7f\n#define\tBRX_ANTDIV_EN\t\t\t0x80\n#define\tBRX_AGC_ADDRESS_FOR_LNA     0x7f00\n#define\tBRX_HIGHPOWER_FLOW\t\t0x8000\n#define\tBRX_AGC_FREEZE_THRES        0xc0000\n#define\tBRX_FREEZESTEP_AGC1\t\t0x300000\n#define\tBRX_FREEZESTEP_AGC2\t\t0xc00000\n#define\tBRX_FREEZESTEP_AGC3\t\t0x3000000\n#define\tBRX_FREEZESTEP_AGC0\t\t0xc000000\n#define\tBRXRSSI_CMP_EN\t\t\t0x10000000\n#define\tBRXQUICK_AGCEN\t\t\t0x20000000\n#define\tBRXAGC_FREEZE_THRES_MODE    0x40000000\n#define\tBRX_OVERFLOW_CHECKTYPE\t\t0x80000000\n#define\tBRX_AGCSHIFT\t\t\t0x7f\n#define\tBTRSW_TRI_ONLY\t\t\t0x80\n#define\tBPOWER_THRES\t\t\t0x300\n#define\tBRXAGC_EN\t\t\t0x1\n#define\tBRXAGC_TOGETHER_EN\t\t0x2\n#define\tBRXAGC_MIN\t\t\t0x4\n#define\tBRXHP_INI\t\t\t0x7\n#define\tBRXHP_TRLNA\t\t\t0x70\n#define\tBRXHP_RSSI\t\t\t0x700\n#define\tBRXHP_BBP1\t\t\t0x7000\n#define\tBRXHP_BBP2\t\t\t0x70000\n#define\tBRXHP_BBP3\t\t\t0x700000\n#define\tBRSSI_H\t\t\t\t0x7f0000\n#define\tBRSSI_GEN\t\t\t0x7f000000\n#define\tBRXSETTLE_TRSW\t\t\t0x7\n#define\tBRXSETTLE_LNA\t\t\t0x38\n#define\tBRXSETTLE_RSSI\t\t\t0x1c0\n#define\tBRXSETTLE_BBP\t\t\t0xe00\n#define\tBRXSETTLE_RXHP\t\t\t0x7000\n#define\tBRXSETTLE_ANTSW_RSSI\t\t0x38000\n#define\tBRXSETTLE_ANTSW\t\t\t0xc0000\n#define\tBRXPROCESS_TIME_DAGC\t\t0x300000\n#define\tBRXSETTLE_HSSI\t\t\t0x400000\n#define\tBRXPROCESS_TIME_BBPPW\t\t0x800000\n#define\tBRXANTENNA_POWER_SHIFT\t\t0x3000000\n#define\tBRSSI_TABLE_SELECT\t\t0xc000000\n#define\tBRXHP_FINAL\t\t\t0x7000000\n#define\tBRXHPSETTLE_BBP\t\t\t0x7\n#define\tBRXHTSETTLE_HSSI\t\t0x8\n#define\tBRXHTSETTLE_RXHP\t\t0x70\n#define\tBRXHTSETTLE_BBPPW\t\t0x80\n#define\tBRXHTSETTLE_IDLE\t\t0x300\n#define\tBRXHTSETTLE_RESERVED\t\t0x1c00\n#define\tBRXHT_RXHP_EN\t\t\t0x8000\n#define\tBRXAGC_FREEZE_THRES\t\t0x30000\n#define\tBRXAGC_TOGETHEREN\t\t0x40000\n#define\tBRXHTAGC_MIN\t\t\t0x80000\n#define\tBRXHTAGC_EN\t\t\t0x100000\n#define\tBRXHTDAGC_EN\t\t\t0x200000\n#define\tBRXHT_RXHP_BBP\t\t\t0x1c00000\n#define\tBRXHT_RXHP_FINAL\t\t0xe0000000\n#define\tBRXPW_RADIO_TH\t\t\t0x3\n#define\tBRXPW_RADIO_EN\t\t\t0x4\n#define\tBRXMF_HOLD\t\t\t0x3800\n#define\tBRXPD_DELAY_TH1\t\t\t0x38\n#define\tBRXPD_DELAY_TH2\t\t\t0x1c0\n#define\tBRXPD_DC_COUNT_MAX\t\t0x600\n#define\tBRXPD_DELAY_TH\t\t\t0x8000\n#define\tBRXPROCESS_DELAY\t\t0xf0000\n#define\tBRXSEARCHRANGE_GI2_EARLY\t0x700000\n#define\tBRXFRAME_FUARD_COUNTER_L\t0x3800000\n#define\tBRXSGI_GUARD_L\t\t\t0xc000000\n#define\tBRXSGI_SEARCH_L\t\t\t0x30000000\n#define\tBRXSGI_TH\t\t\t0xc0000000\n#define\tBDFSCNT0\t\t\t0xff\n#define\tBDFSCNT1\t\t\t0xff00\n#define\tBDFSFLAG\t\t\t0xf0000\n#define\tBMF_WEIGHT_SUM\t\t\t0x300000\n#define\tBMINIDX_TH\t\t\t0x7f000000\n#define\tBDAFORMAT\t\t\t0x40000\n#define\tBTXCH_EMU_ENABLE\t\t0x01000000\n#define\tBTRSW_ISOLATION_A\t\t0x7f\n#define\tBTRSW_ISOLATION_B\t\t0x7f00\n#define\tBTRSW_ISOLATION_C\t\t0x7f0000\n#define\tBTRSW_ISOLATION_D\t\t0x7f000000\n#define\tBEXT_LNA_GAIN\t\t\t0x7c00\n\n#define\tBSTBC_EN\t\t\t0x4\n#define\tBANTENNA_MAPPING\t\t0x10\n#define\tBNSS\t\t\t\t0x20\n#define\tBCFO_ANTSUM_ID              0x200\n#define\tBPHY_COUNTER_RESET\t\t0x8000000\n#define\tBCFO_REPORT_GET\t\t\t0x4000000\n#define\tBOFDM_CONTINUE_TX\t\t0x10000000\n#define\tBOFDM_SINGLE_CARRIER\t\t0x20000000\n#define\tBOFDM_SINGLE_TONE\t\t0x40000000\n#define\tBHT_DETECT\t\t\t0x100\n#define\tBCFOEN\t\t\t\t0x10000\n#define\tBCFOVALUE\t\t\t0xfff00000\n#define\tBSIGTONE_RE\t\t\t0x3f\n#define\tBSIGTONE_IM\t\t\t0x7f00\n#define\tBCOUNTER_CCA\t\t\t0xffff\n#define\tBCOUNTER_PARITYFAIL\t\t0xffff0000\n#define\tBCOUNTER_RATEILLEGAL\t\t0xffff\n#define\tBCOUNTER_CRC8FAIL\t\t0xffff0000\n#define\tBCOUNTER_MCSNOSUPPORT\t\t0xffff\n#define\tBCOUNTER_FASTSYNC\t\t0xffff\n#define\tBSHORTCFO\t\t\t0xfff\n#define\tBSHORTCFOT_LENGTH\t\t12\n#define\tBSHORTCFOF_LENGTH\t\t11\n#define\tBLONGCFO\t\t\t0x7ff\n#define\tBLONGCFOT_LENGTH\t\t11\n#define\tBLONGCFOF_LENGTH\t\t11\n#define\tBTAILCFO\t\t\t0x1fff\n#define\tBTAILCFOT_LENGTH\t\t13\n#define\tBTAILCFOF_LENGTH\t\t12\n#define\tBNOISE_EN_PWDB\t\t\t0xffff\n#define\tBCC_POWER_DB\t\t\t0xffff0000\n#define\tBMOISE_PWDB\t\t\t0xffff\n#define\tBPOWERMEAST_LENGTH\t\t10\n#define\tBPOWERMEASF_LENGTH\t\t3\n#define\tBRX_HT_BW\t\t\t0x1\n#define\tBRXSC\t\t\t\t0x6\n#define\tBRX_HT\t\t\t\t0x8\n#define\tBNB_INTF_DET_ON\t\t\t0x1\n#define\tBINTF_WIN_LEN_CFG\t\t0x30\n#define\tBNB_INTF_TH_CFG\t\t\t0x1c0\n#define\tBRFGAIN\t\t\t\t0x3f\n#define\tBTABLESEL\t\t\t0x40\n#define\tBTRSW\t\t\t\t0x80\n#define\tBRXSNR_A\t\t\t0xff\n#define\tBRXSNR_B\t\t\t0xff00\n#define\tBRXSNR_C\t\t\t0xff0000\n#define\tBRXSNR_D\t\t\t0xff000000\n#define\tBSNR_EVMT_LENGTH\t\t8\n#define\tBSNR_EVMF_LENGTH\t\t1\n#define\tBCSI1ST\t\t\t\t0xff\n#define\tBCSI2ND\t\t\t\t0xff00\n#define\tBRXEVM1ST\t\t\t0xff0000\n#define\tBRXEVM2ND\t\t\t0xff000000\n#define\tBSIGEVM\t\t\t\t0xff\n#define\tBPWDB\t\t\t\t0xff00\n#define\tBSGIEN\t\t\t\t0x10000\n\n#define\tBSFACTOR_QMA1\t\t\t0xf\n#define\tBSFACTOR_QMA2\t\t\t0xf0\n#define\tBSFACTOR_QMA3\t\t\t0xf00\n#define\tBSFACTOR_QMA4\t\t\t0xf000\n#define\tBSFACTOR_QMA5\t\t\t0xf0000\n#define\tBSFACTOR_QMA6\t\t\t0xf0000\n#define\tBSFACTOR_QMA7\t\t\t0xf00000\n#define\tBSFACTOR_QMA8\t\t\t0xf000000\n#define\tBSFACTOR_QMA9\t\t\t0xf0000000\n#define\tBCSI_SCHEME\t\t\t0x100000\n\n#define\tBNOISE_LVL_TOP_SET          0x3\n#define\tBCHSMOOTH\t\t\t0x4\n#define\tBCHSMOOTH_CFG1\t\t\t0x38\n#define\tBCHSMOOTH_CFG2\t\t\t0x1c0\n#define\tBCHSMOOTH_CFG3\t\t\t0xe00\n#define\tBCHSMOOTH_CFG4\t\t\t0x7000\n#define\tBMRCMODE\t\t\t0x800000\n#define\tBTHEVMCFG\t\t\t0x7000000\n\n#define\tBLOOP_FIT_TYPE\t\t\t0x1\n#define\tBUPD_CFO\t\t\t0x40\n#define\tBUPD_CFO_OFFDATA\t\t0x80\n#define\tBADV_UPD_CFO\t\t\t0x100\n#define\tBADV_TIME_CTRL\t\t\t0x800\n#define\tBUPD_CLKO\t\t\t0x1000\n#define\tBFC\t\t\t\t0x6000\n#define\tBTRACKING_MODE\t\t\t0x8000\n#define\tBPHCMP_ENABLE\t\t\t0x10000\n#define\tBUPD_CLKO_LTF\t\t\t0x20000\n#define\tBCOM_CH_CFO\t\t\t0x40000\n#define\tBCSI_ESTI_MODE\t\t\t0x80000\n#define\tBADV_UPD_EQZ\t\t\t0x100000\n#define\tBUCHCFG\t\t\t\t0x7000000\n#define\tBUPDEQZ\t\t\t\t0x8000000\n\n#define\tBRX_PESUDO_NOISE_ON         0x20000000\n#define\tBRX_PESUDO_NOISE_A\t\t0xff\n#define\tBRX_PESUDO_NOISE_B\t\t0xff00\n#define\tBRX_PESUDO_NOISE_C\t\t0xff0000\n#define\tBRX_PESUDO_NOISE_D\t\t0xff000000\n#define\tBRX_PESUDO_NOISESTATE_A     0xffff\n#define\tBRX_PESUDO_NOISESTATE_B     0xffff0000\n#define\tBRX_PESUDO_NOISESTATE_C     0xffff\n#define\tBRX_PESUDO_NOISESTATE_D     0xffff0000\n\n#define\tBZEBRA1_HSSIENABLE\t\t0x8\n#define\tBZEBRA1_TRXCONTROL\t\t0xc00\n#define\tBZEBRA1_TRXGAINSETTING\t\t0x07f\n#define\tBZEBRA1_RXCOUNTER\t\t0xc00\n#define\tBZEBRA1_TXCHANGEPUMP\t\t0x38\n#define\tBZEBRA1_RXCHANGEPUMP\t\t0x7\n#define\tBZEBRA1_CHANNEL_NUM\t\t0xf80\n#define\tBZEBRA1_TXLPFBW\t\t\t0x400\n#define\tBZEBRA1_RXLPFBW\t\t\t0x600\n\n#define\tBRTL8256REG_MODE_CTRL1      0x100\n#define\tBRTL8256REG_MODE_CTRL0      0x40\n#define\tBRTL8256REG_TXLPFBW         0x18\n#define\tBRTL8256REG_RXLPFBW         0x600\n\n#define\tBRTL8258_TXLPFBW\t\t0xc\n#define\tBRTL8258_RXLPFBW\t\t0xc00\n#define\tBRTL8258_RSSILPFBW\t\t0xc0\n\n#define\tBBYTE0\t\t\t\t0x1\n#define\tBBYTE1\t\t\t\t0x2\n#define\tBBYTE2\t\t\t\t0x4\n#define\tBBYTE3\t\t\t\t0x8\n#define\tBWORD0\t\t\t\t0x3\n#define\tBWORD1\t\t\t\t0xc\n#define\tBWORD\t\t\t\t0xf\n\n#define\tMASKBYTE0\t\t\t0xff\n#define\tMASKBYTE1\t\t\t0xff00\n#define\tMASKBYTE2\t\t\t0xff0000\n#define\tMASKBYTE3\t\t\t0xff000000\n#define\tMASKHWORD\t\t\t0xffff0000\n#define\tMASKLWORD\t\t\t0x0000ffff\n#define\tMASKDWORD\t\t\t\t\t0xffffffff\n#define\tMASK12BITS\t\t\t\t\t0xfff\n#define\tMASKH4BITS\t\t\t\t\t0xf0000000\n#define MASKOFDM_D\t\t\t\t\t0xffc00000\n#define\tMASKCCK\t\t\t\t\t\t0x3f3f3f3f\n\n#define\tMASK4BITS\t\t\t0x0f\n#define\tMASK20BITS\t\t\t0xfffff\n#define RFREG_OFFSET_MASK\t\t\t0xfffff\n\n#define\tBENABLE\t\t\t\t0x1\n#define\tBDISABLE\t\t\t0x0\n\n#define\tLEFT_ANTENNA\t\t\t0x0\n#define\tRIGHT_ANTENNA\t\t\t0x1\n\n#define\tTCHECK_TXSTATUS\t\t\t500\n#define\tTUPDATE_RXCOUNTER\t\t100\n\n \n#define EFUSE_SEL(x)\t\t\t\t\t(((x) & 0x3) << 8)\n#define EFUSE_SEL_MASK\t\t\t\t0x300\n#define EFUSE_WIFI_SEL_0\t\t\t\t0x0\n \n#define\tWL_HWPDN_EN\t\t\t\t\tBIT(0)\n \n#define\tWL_HWPDN_SL\t\t\t\t\tBIT(1)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}