#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Mon Sep 08 20:17:02 2014
# Process ID: 9072
# Log file: M:/ECE3829/lab2/planAhead_run_1/planAhead.log
# Journal file: M:/ECE3829/lab2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -160 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source M:/ECE3829/lab2/pa.fromNetlist.tcl
# create_project -name lab2 -dir "M:/ECE3829/lab2/planAhead_run_1" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 390.629 ; gain = 94.891
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "M:/ECE3829/lab2/seven_seg.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {M:/ECE3829/lab2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "seven_seg.ucf" [current_fileset -constrset]
Adding file 'M:/ECE3829/lab2/seven_seg.ucf' to fileset 'constrs_1'
# add_files [list {seven_seg.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design seven_seg.ngc ...
WARNING:NetListWriters:298 - No output is written to seven_seg.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file seven_seg.edif ...
ngc2edif: Total memory usage is 78852 kilobytes

Parsing EDIF File [./planAhead_run_1/lab2.data/cache/seven_seg_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/lab2.data/cache/seven_seg_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [M:/ECE3829/lab2/seven_seg.ucf]
Finished Parsing UCF File [M:/ECE3829/lab2/seven_seg.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: d6d55571
link_design: Time (s): elapsed = 00:00:27 . Memory (MB): peak = 603.891 ; gain = 190.340
startgroup
set_property package_pin L14 [get_ports {in[0]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {in[1]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {in[2]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {in[3]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {in[4]}]
endgroup
set_property package_pin "" [get_ports [list  {in[5]}]]
startgroup
set_property package_pin N14 [get_ports {in[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {in[0]}]
endgroup
set_property package_pin "" [get_ports [list  {in[4]}]]
startgroup
set_property package_pin U18 [get_ports {in[3]}]
endgroup
set_property package_pin "" [get_ports [list  {in[2]} {in[1]} {in[3]} {in[0]}]]
startgroup
set_property package_pin L14 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {in[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {in[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {in[2]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {in[3]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {in[4]}]
endgroup
set_property package_pin "" [get_ports [list  {in[5]}]]
startgroup
set_property package_pin U8 [get_ports {in[5]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {in[6]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {in[7]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {in[8]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {in[9]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {in[10]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {in[11]}]
endgroup
startgroup
set_property package_pin A9 [get_ports {in[12]}]
endgroup
set_property package_pin "" [get_ports [list  {in[13]}]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See M:/ECE3829/lab2\planAhead_pid9072.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Sep 08 20:26:43 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
