Real time: Nov/22/2014 15:29:48

Profiler Stats
--------------
Elapsed_time_in_seconds: 38
Elapsed_time_in_minutes: 0.633333
Elapsed_time_in_hours: 0.0105556
Elapsed_time_in_days: 0.000439815

Virtual_time_in_seconds: 37.72
Virtual_time_in_minutes: 0.628667
Virtual_time_in_hours:   0.0104778
Virtual_time_in_days:    0.0104778

Ruby_current_time: 2688887
Ruby_start_time: 1
Ruby_cycles: 2688886

mbytes_resident: 85.0273
mbytes_total: 129.559
resident_ratio: 0.656285

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.68889e+06 [ 2.68889e+06 2.68889e+06 2.68889e+06 2.68889e+06 2.68889e+06 2.68889e+06 2.68889e+06 2.68889e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 83762
  L1D_cache_total_misses: 5324	(6.3561%)
  L1D_cache_total_demand_misses: 5324
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 5324
  L1D_cache_misses_per_instruction: 5324
  L1D_cache_instructions_per_misses: 0.000187829

  L1D_cache_request_type_LD:   10194	(12.1702)%
  L1D_cache_request_type_ST:   73568	(87.8298)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 83762 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 83762 ]

  L1D_cache_miss_type_LD:   1000	(18.7829)%
  L1D_cache_miss_type_ST:   4324	(81.2171)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 192094
  L1T_cache_total_misses: 69226	(36.0376%)
  L1T_cache_total_demand_misses: 69226
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 69226
  L1T_cache_misses_per_instruction: 69226
  L1T_cache_instructions_per_misses: 1.44454e-05

  L1T_cache_request_type_LD:   144542	(75.2455)%
  L1T_cache_request_type_ST:   47552	(24.7545)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 192094 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 192094 ]

  L1T_cache_miss_type_LD:   42194	(60.9511)%
  L1T_cache_miss_type_ST:   27032	(39.0489)%

L2_cache cache stats: 
  L2_cache_total_requests: 9567
  L2_cache_total_misses: 5216	(54.5207%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   1000	(10.4526)%
  L2_cache_request_type_ST:   8567	(89.5474)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 9567 average:     8 | standard deviation: 0 | 0 0 0 0 9567 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 89746
  L2T_cache_total_misses: 4243	(4.72779%)
  L2T_cache_total_demand_misses: 4243
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 4243
  L2T_cache_misses_per_instruction: 4243
  L2T_cache_instructions_per_misses: 0.000235682

  L2T_cache_request_type_LD:   42194	(47.0149)%
  L2T_cache_request_type_ST:   47552	(52.9851)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 89746 average: 20.7164 | standard deviation: 11.9787 | 0 0 0 0 42194 0 47552 ]

  L2T_cache_miss_type_LD:   2073	(48.8569)%
  L2T_cache_miss_type_ST:   2170	(51.1431)%


TBE Queries: 107802
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 15 count: 107802 average: 2.14789 | standard deviation: 2.77495 | 24012 28635 25333 16097 6132 2121 350 134 112 123 108 521 821 156 2115 1032 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 275856 average: 3.35794 | standard deviation: 2.35855 | 0 54168 69017 54216 25828 27126 23244 13963 4185 145 140 146 141 150 108 98 3181 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 2 max: 376 count: 275856 average: 20.3354 | standard deviation: 45.8183 | 0 0 180784 0 1 0 0 0 0 0 0 0 1 0 57038 9072 12561 1628 2447 209 386 57 58 56 39 39 26 15 30 16 62 50 1364 22 53 14 42 16 64 11 83 11 18 9 13 0 0 0 0 0 0 1 1 3 1 5 426 70 16 12 24 15 30 36 53 1218 379 300 207 161 130 100 666 62 55 44 18 20 16 15 13 14 16 4 7 7 3 8 1 2 6 9 8 7 10 7 8 8 11 7 7 6 5 0 5 2 6 3 3 3 3 7 7 9 4 10 2 5 6 2 2 1 1 1 0 2 0 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 382 329 303 166 1 0 0 0 0 0 1246 901 841 527 26 6 1 0 0 2 2 0 0 13 76 15 10 1 2 3 1 1 0 33 211 60 28 12 9 3 2 2 ]
miss_latency_LD: [binsize: 64 max: 320 count: 154736 average: 15.2441 | standard deviation: 31.3193 | 149953 1866 1789 136 625 367 0 0 0 0 ]
miss_latency_ST: [binsize: 64 max: 376 count: 121120 average: 26.8398 | standard deviation: 58.7601 | 114622 494 1777 1 3547 679 0 0 0 0 ]
miss_latency_NULL: [binsize: 2 max: 376 count: 275856 average: 20.3354 | standard deviation: 45.8183 | 0 0 180784 0 1 0 0 0 0 0 0 0 1 0 57038 9072 12561 1628 2447 209 386 57 58 56 39 39 26 15 30 16 62 50 1364 22 53 14 42 16 64 11 83 11 18 9 13 0 0 0 0 0 0 1 1 3 1 5 426 70 16 12 24 15 30 36 53 1218 379 300 207 161 130 100 666 62 55 44 18 20 16 15 13 14 16 4 7 7 3 8 1 2 6 9 8 7 10 7 8 8 11 7 7 6 5 0 5 2 6 3 3 3 3 7 7 9 4 10 2 5 6 2 2 1 1 1 0 2 0 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 382 329 303 166 1 0 0 0 0 0 1246 901 841 527 26 6 1 0 0 2 2 0 0 13 76 15 10 1 2 3 1 1 0 33 211 60 28 12 9 3 2 2 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 16 count: 275856 average: 3.35794 | standard deviation: 2.35855 | 0 54168 69017 54216 25828 27126 23244 13963 4185 145 140 146 141 150 108 98 3181 ]
Sequencer_0: [binsize: 1 max: 6 count: 83762 average: 1.79654 | standard deviation: 0.773366 | 0 33607 35051 13876 997 229 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 16 count: 9785 average: 5.74113 | standard deviation: 2.7454 | 0 20 31 53 1845 5002 1860 308 12 8 7 9 14 21 19 30 546 ]
SequencerACC_1: [binsize: 1 max: 16 count: 24788 average: 3.01694 | standard deviation: 2.00152 | 0 1376 8265 10510 3213 717 187 23 9 9 9 9 9 9 9 9 425 ]
SequencerACC_2: [binsize: 1 max: 16 count: 28398 average: 3.86298 | standard deviation: 2.43093 | 0 2979 7797 1804 4391 7338 2581 651 186 67 17 15 16 14 17 19 506 ]
SequencerACC_3: [binsize: 1 max: 16 count: 57514 average: 5.87125 | standard deviation: 1.90076 | 0 634 795 2411 5975 12430 17685 12604 3715 52 96 96 82 86 44 32 777 ]
SequencerACC_4: [binsize: 1 max: 16 count: 71609 average: 2.75782 | standard deviation: 1.96604 | 0 15552 17078 25562 9407 1410 929 377 263 9 11 17 20 20 19 8 927 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 2 max: 86 count: 37524 average: 25.3655 | standard deviation: 5.10835 | 0 0 0 0 0 1 1 0 1270 34 13252 919 1801 3916 14381 473 179 93 111 131 81 633 39 33 35 48 6 12 2 9 40 4 4 0 1 0 0 0 0 1 6 5 1 2 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 43 count: 15694 average: 25.3653 | standard deviation: 5.15143 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 708 562 33 1 0 4569 4 0 3 2 2260 1592 1762 3543 58 16 3 2 1 0 0 0 0 0 0 0 555 20 ]
  virtual_network_0_delay_cycles: [binsize: 2 max: 86 count: 21830 average: 25.3656 | standard deviation: 5.07727 | 0 0 0 0 0 1 1 0 0 0 8683 915 1796 64 9076 399 174 92 111 131 81 58 39 33 35 48 6 12 2 9 40 4 4 0 1 0 0 0 0 1 6 5 1 2 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 28 count: 1895 average: 21.0121 | standard deviation: 0.223961 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1887 3 0 3 1 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 43 count: 13799 average: 25.9631 | standard deviation: 5.2168 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 708 562 33 1 0 2682 1 0 0 1 2260 1592 1761 3543 58 16 3 2 1 0 0 0 0 0 0 0 555 20 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 37
system_time: 0
page_reclaims: 22019
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 592

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 584
L2_DATA_GX = 18725
L2T_TO_L1T_DATA = 168776
L1_DATA_GX = 0
L2_TO_L2T_ACK = 589
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 7895
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 1895
L1_DATA_F = 0
L1_DATA_PX = 12220
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 2684
L2_ATOMIC = 0
L2_TO_L2T_DATA = 21215
L1_DATA = 0
L1_COHMSG = 19146
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 42194
----------------------
total_flits_messages = 560578
----------------------

DMA = 0
DATA_GX_OW = 17296
DATA_PX_C = 9776
DATA_PX_D = 2444
DATA_GX_C = 4324
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.3985 | standard deviation: 0.657169 | 0 57853 19017 6314 578 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18991 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=43253 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=39877 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=28307 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=101974 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=16405 [L2TCache]=0 [L2Cache]=856 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=115287 [L2TCache]=0 [L2Cache]=4257 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=84636 [L2TCache]=0 [L2Cache]=6262 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=2119 [L2Cache]=0 [L1Cache]=8271 [Directory]=1400 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=7256 [L2Cache]=0 [L1Cache]=12548 [Directory]=2060 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=3538 [L2Cache]=0 [L1Cache]=10375 [Directory]=1755 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=9475 [L2Cache]=20808 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00760747 flits/cycle
total_flits_on_link = 1350071
-------------
Total VC Load [0] = 21526 flits
Total VC Load [1] = 17884 flits
Total VC Load [2] = 21668 flits
Total VC Load [3] = 17884 flits
Total VC Load [4] = 2463 flits
Total VC Load [5] = 2504 flits
Total VC Load [6] = 2475 flits
Total VC Load [7] = 2474 flits
Total VC Load [8] = 4548 flits
Total VC Load [9] = 4579 flits
Total VC Load [10] = 4575 flits
Total VC Load [11] = 4556 flits
Total VC Load [12] = 77259 flits
Total VC Load [13] = 76628 flits
Total VC Load [14] = 77218 flits
Total VC Load [15] = 76107 flits
Total VC Load [16] = 9533 flits
Total VC Load [17] = 9564 flits
Total VC Load [18] = 9567 flits
Total VC Load [19] = 9599 flits
Total VC Load [20] = 116666 flits
Total VC Load [21] = 115907 flits
Total VC Load [22] = 115771 flits
Total VC Load [23] = 116460 flits
Total VC Load [24] = 108003 flits
Total VC Load [25] = 108305 flits
Total VC Load [26] = 108000 flits
Total VC Load [27] = 108348 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00800555 flits/cycle 
Average VC Load [1] = 0.00665108 flits/cycle 
Average VC Load [2] = 0.00805836 flits/cycle 
Average VC Load [3] = 0.00665108 flits/cycle 
Average VC Load [4] = 0.000915993 flits/cycle 
Average VC Load [5] = 0.000931241 flits/cycle 
Average VC Load [6] = 0.000920456 flits/cycle 
Average VC Load [7] = 0.000920084 flits/cycle 
Average VC Load [8] = 0.00169141 flits/cycle 
Average VC Load [9] = 0.00170294 flits/cycle 
Average VC Load [10] = 0.00170145 flits/cycle 
Average VC Load [11] = 0.00169438 flits/cycle 
Average VC Load [12] = 0.0287327 flits/cycle 
Average VC Load [13] = 0.028498 flits/cycle 
Average VC Load [14] = 0.0287175 flits/cycle 
Average VC Load [15] = 0.0283043 flits/cycle 
Average VC Load [16] = 0.00354533 flits/cycle 
Average VC Load [17] = 0.00355686 flits/cycle 
Average VC Load [18] = 0.00355798 flits/cycle 
Average VC Load [19] = 0.00356988 flits/cycle 
Average VC Load [20] = 0.0433882 flits/cycle 
Average VC Load [21] = 0.043106 flits/cycle 
Average VC Load [22] = 0.0430554 flits/cycle 
Average VC Load [23] = 0.0433116 flits/cycle 
Average VC Load [24] = 0.0401664 flits/cycle 
Average VC Load [25] = 0.0402788 flits/cycle 
Average VC Load [26] = 0.0401653 flits/cycle 
Average VC Load [27] = 0.0402948 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 12.2906
-------------
Dynamic_Link_Power = 0.0556363
Static_Link_Power = 0.733365
Total_Link_Power = 0.789002
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00270462, Crossbar: 0.00415146, VC allocator: 0.000449688, SW allocator: 0.00144082, Clock: 0.153216, Total: 0.161963
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70087
Dynamic_Router_Power = 0.161963
Static_Router_Power = 1.53891
Total_Router_Power = 1.70087
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.217599
Total_Static_Power = 2.27227
Total_Power = 2.48987
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  144542
L1_WThru  47552
L1_Atomic  0
L1_Replacement  5285
Data  0
Data_Done  42194
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  42194
I  L1_WThru  27032
I  L1_Atomic  0 <-- 
I  L1_Replacement  5121

S  Load  102348
S  L1_WThru  20520
S  L1_Atomic  0 <-- 
S  L1_Replacement  164

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  42194

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  30132
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  17420

 --- L2TCache ---
 - Event Counts -
L1_GETS  42194
L1_Write  27032
L1_Upgrade_T  18587
L1_Upgrade_NT  1933
L2_Atomic  0
L2_Expire  1
L2_Replacement  0
L2_Replacement_clean  5
Data  0
Data_all_Acks  4243
Ack  0
Ack_all  0
WB_Ack  589
Fwd_GETX  579
Fwd_GETS  5
Inv  0

 - Transitions -
NP  L1_GETS  2073
NP  L1_Write  2170
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  40104
E  L1_Write  24862
E  L1_Upgrade_NT  1933
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  5
E  Fwd_GETX  579
E  Fwd_GETS  4
E  Inv  0 <-- 

S  L1_GETS  17
S  L1_Upgrade_T  18587
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  1
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  2073
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  2170
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  1
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  589
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  1000
L1_GETX  8567
L1_UPGRADE  0
L1_PUTX  2684
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  9565
PUTX_ACC  14
DATA_ACC  575

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  5
M  L1_GETX  1867
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  5
MT  L1_GETX  2474
MT  L1_PUTX  2684
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  5
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  9565
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  571

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  1
MT_IIB  DATA_ACC  4

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  10194
Ifetch  0
Store  73568
Inv  0
L1_Replacement  2694
Fwd_GETX  1895
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  1579
DataS_fromL1  0
Data_all_Acks  3745
Ack  0
Ack_all  0
WB_Ack  2684

 - Transitions -
NP  Load  995
NP  Ifetch  0 <-- 
NP  Store  3747
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  5
I  Ifetch  0 <-- 
I  Store  577
I  Inv  0 <-- 
I  L1_Replacement  10

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  7042
E  Ifetch  0 <-- 
E  Store  13
E  Inv  0 <-- 
E  L1_Replacement  815
E  Fwd_GETX  2
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2152
M  Ifetch  0 <-- 
M  Store  69231
M  Inv  0 <-- 
M  L1_Replacement  1869
M  Fwd_GETX  1893
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  1000
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  579
IM  Data_all_Acks  3745
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  2684

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5767 full:0 size:[binsize: 1 max: 16 count: 5767 average: 1.20981 | standard deviation: 1.03318 | 0 5087 577 39 6 5 5 5 5 5 6 5 5 5 4 4 4 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:14024 full:0 size:[binsize: 1 max: 16 count: 14024 average: 1.17926 | standard deviation: 0.933196 | 0 12489 1375 43 9 9 9 9 9 9 9 9 9 9 9 9 9 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:13435 full:0 size:[binsize: 1 max: 16 count: 13435 average: 1.16643 | standard deviation: 0.820317 | 0 11955 1346 33 10 9 9 9 9 10 8 8 9 6 6 5 3 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:13850 full:0 size:[binsize: 1 max: 16 count: 13850 average: 1.35819 | standard deviation: 1.37028 | 0 11428 1819 278 46 29 25 31 28 27 25 25 21 20 19 19 10 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:42670 full:0 size:[binsize: 1 max: 16 count: 42670 average: 1.3666 | standard deviation: 0.73812 | 0 30136 10188 2192 58 9 8 8 8 8 8 9 8 8 8 7 7 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5767 full:0 size:[binsize: 1 max: 2 count: 5767 average: 1.03381 | standard deviation: 0.181048 | 0 5572 195 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:14024 full:0 size:[binsize: 1 max: 2 count: 14024 average: 1.00799 | standard deviation: 0.0893693 | 0 13912 112 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:13435 full:0 size:[binsize: 1 max: 2 count: 13435 average: 1.01943 | standard deviation: 0.138044 | 0 13174 261 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:13850 full:0 size:[binsize: 1 max: 2 count: 13850 average: 1.01812 | standard deviation: 0.133549 | 0 13599 251 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:42670 full:0 size:[binsize: 1 max: 2 count: 42670 average: 1.01547 | standard deviation: 0.123424 | 0 42010 660 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:6589 full:0 size:[binsize: 1 max: 3 count: 6589 average: 1.02686 | standard deviation: 0.164835 | 0 6415 171 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:48273 full:0 size:[binsize: 1 max: 7 count: 48273 average: 1.19715 | standard deviation: 0.447922 | 0 39743 7567 946 13 2 1 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:34884 full:0 size:[binsize: 1 max: 9 count: 34884 average: 1.552 | standard deviation: 1.67853 | 0 27630 5042 363 113 66 60 114 67 1429 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:6589 full:0 size:[binsize: 1 max: 2 count: 6589 average: 1.01017 | standard deviation: 0.100846 | 0 6522 67 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:48273 full:0 size:[binsize: 1 max: 2 count: 48273 average: 1.0758 | standard deviation: 0.264691 | 0 44614 3659 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:34884 full:0 size:[binsize: 1 max: 2 count: 34884 average: 1.03666 | standard deviation: 0.188007 | 0 33605 1279 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:426 full:0 size:[binsize: 1 max: 8 count: 426 average: 1.59624 | standard deviation: 1.33637 | 0 319 50 20 11 9 8 8 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2085 full:0 size:[binsize: 1 max: 8 count: 2085 average: 1.28825 | standard deviation: 0.942696 | 0 1805 161 32 26 25 20 14 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1746 full:0 size:[binsize: 1 max: 5 count: 1746 average: 1.01489 | standard deviation: 0.172625 | 0 1729 11 4 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:20 full:0 size:[binsize: 1 max: 1 count: 20 average:     1 | standard deviation: 0 | 0 20 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:554 full:0 size:[binsize: 1 max: 1 count: 554 average:     1 | standard deviation: 0 | 0 554 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:425 full:0 size:[binsize: 1 max: 2 count: 425 average: 1.05882 | standard deviation: 0.237915 | 0 400 25 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2072 full:0 size:[binsize: 1 max: 2 count: 2072 average: 1.03716 | standard deviation: 0.190301 | 0 1995 77 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:1746 full:0 size:[binsize: 1 max: 2 count: 1746 average: 1.00229 | standard deviation: 0.0478776 | 0 1742 4 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:28 full:0 size:[binsize: 1 max: 1 count: 28 average:     1 | standard deviation: 0 | 0 28 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:554 full:0 size:[binsize: 1 max: 1 count: 554 average:     1 | standard deviation: 0 | 0 554 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:427 full:0 size:[binsize: 1 max: 2 count: 427 average: 1.01874 | standard deviation: 0.137038 | 0 419 8 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:2105 full:0 size:[binsize: 1 max: 2 count: 2105 average: 1.01378 | standard deviation: 0.117402 | 0 2076 29 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:2300 full:0 size:[binsize: 1 max: 2 count: 2300 average: 1.00043 | standard deviation: 0.020856 | 0 2299 1 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:1400 full:0 size:[binsize: 1 max: 1 count: 1400 average:     1 | standard deviation: 0 | 0 1400 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2060 full:0 size:[binsize: 1 max: 2 count: 2060 average: 1.00049 | standard deviation: 0.022038 | 0 2059 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:1755 full:0 size:[binsize: 1 max: 1 count: 1755 average:     1 | standard deviation: 0 | 0 1755 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:4 full:0 size:[binsize: 1 max: 1 count: 4 average:     1 | standard deviation: 0 | 0 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:661 full:0 size:[binsize: 1 max: 3 count: 661 average: 1.07867 | standard deviation: 0.291288 | 0 613 44 4 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:1814 full:0 size:[binsize: 1 max: 3 count: 1814 average: 1.00882 | standard deviation: 0.110157 | 0 1801 10 3 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:3070 full:0 size:[binsize: 1 max: 8 count: 3070 average: 1.19218 | standard deviation: 0.69748 | 0 2737 199 81 21 10 10 8 4 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:5011 full:0 size:[binsize: 1 max: 8 count: 5011 average: 1.26681 | standard deviation: 0.743971 | 0 4161 579 166 50 21 16 14 4 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:2863 full:0 size:[binsize: 1 max: 3 count: 2863 average: 1.24275 | standard deviation: 0.431548 | 0 2171 689 3 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:1831 full:0 size:[binsize: 1 max: 2 count: 1831 average: 1.0142 | standard deviation: 0.119196 | 0 1805 26 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:4164 full:0 size:[binsize: 1 max: 2 count: 4164 average: 1.01729 | standard deviation: 0.130595 | 0 4092 72 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:3569 full:0 size:[binsize: 1 max: 2 count: 3569 average: 1.00028 | standard deviation: 0.0167412 | 0 3568 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:3071 full:0 size:[binsize: 1 max: 2 count: 3071 average: 1.02507 | standard deviation: 0.157339 | 0 2994 77 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:5624 full:0 size:[binsize: 1 max: 2 count: 5624 average: 1.03592 | standard deviation: 0.186223 | 0 5422 202 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:3569 full:0 size:[binsize: 1 max: 2 count: 3569 average: 1.00112 | standard deviation: 0.0334825 | 0 3565 4 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:1401 full:0 size:[binsize: 1 max: 1 count: 1401 average:     1 | standard deviation: 0 | 0 1401 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:2080 full:0 size:[binsize: 1 max: 2 count: 2080 average: 1.00048 | standard deviation: 0.0219317 | 0 2079 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:2309 full:0 size:[binsize: 1 max: 2 count: 2309 average: 1.00043 | standard deviation: 0.0208153 | 0 2308 1 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:8008 full:0 size:[binsize: 1 max: 4 count: 8008 average: 1.33616 | standard deviation: 0.473871 | 0 5320 2685 2 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1895 full:0 size:[binsize: 1 max: 6 count: 1895 average: 1.05541 | standard deviation: 0.32819 | 0 1823 52 12 4 3 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:5324 full:0 size:[binsize: 1 max: 1 count: 5324 average:     1 | standard deviation: 0 | 0 5324 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1895 full:0 size:[binsize: 1 max: 2 count: 1895 average: 1.02058 | standard deviation: 0.143497 | 0 1856 39 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:8008 full:0 size:[binsize: 1 max: 1 count: 8008 average:     1 | standard deviation: 0 | 0 8008 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.0046 | standard deviation: 0.0678323 | 0 1299 6 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00383 | standard deviation: 0.0619222 | 0 1300 5 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00537 | standard deviation: 0.0733236 | 0 1296 7 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00307 | standard deviation: 0.0554274 | 0 1299 4 ]
