#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f606980 .scope module, "tb_counter" "tb_counter" 2 23;
 .timescale 0 0;
P_0x13f606af0 .param/l "init_value" 0 2 27, C4<11111111>;
P_0x13f606b30 .param/l "width" 0 2 26, +C4<00000000000000000000000000001000>;
v0x13f61d680_0 .var "c_up", 0 0;
v0x13f61d730_0 .var "clear", 0 0;
v0x13f61d7c0_0 .var "clk", 0 0;
v0x13f61d870_0 .net "q", 7 0, v0x13f61d470_0;  1 drivers
v0x13f61d920_0 .var "rst_b", 0 0;
S_0x13f604b20 .scope module, "cut" "counter" 2 40, 2 1 0, S_0x13f606980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "c_up";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 8 "q";
P_0x13f60d740 .param/l "init_value" 0 2 3, C4<11111111>;
P_0x13f60d780 .param/l "width" 0 2 2, +C4<00000000000000000000000000001000>;
v0x13f604d10_0 .net "c_up", 0 0, v0x13f61d680_0;  1 drivers
v0x13f61d320_0 .net "clear", 0 0, v0x13f61d730_0;  1 drivers
v0x13f61d3c0_0 .net "clk", 0 0, v0x13f61d7c0_0;  1 drivers
v0x13f61d470_0 .var "q", 7 0;
v0x13f61d520_0 .net "rst_b", 0 0, v0x13f61d920_0;  1 drivers
E_0x13f607460/0 .event negedge, v0x13f61d520_0;
E_0x13f607460/1 .event posedge, v0x13f61d3c0_0;
E_0x13f607460 .event/or E_0x13f607460/0, E_0x13f607460/1;
    .scope S_0x13f604b20;
T_0 ;
    %wait E_0x13f607460;
    %load/vec4 v0x13f61d520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x13f61d470_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13f61d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x13f61d470_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13f604d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x13f61d470_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13f61d470_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13f606980;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x13f61d7c0_0;
    %inv;
    %store/vec4 v0x13f61d7c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13f606980;
T_2 ;
    %vpi_call 2 53 "$display", "clk rst c_up clr" {0 0 0};
    %vpi_call 2 54 "$monitor", "%b   %b    %b    %b | %h", v0x13f61d7c0_0, v0x13f61d920_0, v0x13f61d680_0, v0x13f61d730_0, v0x13f61d870_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f61d7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f61d920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f61d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f61d730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f61d920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f61d920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f61d680_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f61d680_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f61d730_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f61d730_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "counter.v";
