<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5cf8229e9c5792902fa1c77fa56f2ade"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a74b5b9b8b1e3e51ac582c42a21d8910b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aff7bb1d2a1293605f7e0231053e8450e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:aff7bb1d2a1293605f7e0231053e8450e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b5b9b8b1e3e51ac582c42a21d8910b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a74b5b9b8b1e3e51ac582c42a21d8910b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1f484a197267cfcbb7f6355e8ab87c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:acd1f484a197267cfcbb7f6355e8ab87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf8229e9c5792902fa1c77fa56f2ade"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">EAX</a></td></tr>
<tr class="separator:a5cf8229e9c5792902fa1c77fa56f2ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef1084a6cbe6d9b17fc8c33b1054164"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aff99afe6e4c5eac9990ac0281bbd1e97"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af7ede70337750a8f4e57c19efb8c55e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:af7ede70337750a8f4e57c19efb8c55e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#af7ede70337750a8f4e57c19efb8c55e9">More...</a><br /></td></tr>
<tr class="separator:af7ede70337750a8f4e57c19efb8c55e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe41149fdf25f16db36cc79b30573b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a3fe41149fdf25f16db36cc79b30573b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a3fe41149fdf25f16db36cc79b30573b6">More...</a><br /></td></tr>
<tr class="separator:a3fe41149fdf25f16db36cc79b30573b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61536e442013344d1e09b40de5459afe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a61536e442013344d1e09b40de5459afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a61536e442013344d1e09b40de5459afe">More...</a><br /></td></tr>
<tr class="separator:a61536e442013344d1e09b40de5459afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cdfa94e5dca043d84272accd3f72fe9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a4cdfa94e5dca043d84272accd3f72fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a4cdfa94e5dca043d84272accd3f72fe9">More...</a><br /></td></tr>
<tr class="separator:a4cdfa94e5dca043d84272accd3f72fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe065010db5e33bba4443d1b83d3a248"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:abe065010db5e33bba4443d1b83d3a248"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#abe065010db5e33bba4443d1b83d3a248">More...</a><br /></td></tr>
<tr class="separator:abe065010db5e33bba4443d1b83d3a248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1899372a54ad64f2c762370d5b0f76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a7c1899372a54ad64f2c762370d5b0f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a7c1899372a54ad64f2c762370d5b0f76">More...</a><br /></td></tr>
<tr class="separator:a7c1899372a54ad64f2c762370d5b0f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ace0cc10b992ef1da2097df310eb537"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a0ace0cc10b992ef1da2097df310eb537"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a0ace0cc10b992ef1da2097df310eb537">More...</a><br /></td></tr>
<tr class="separator:a0ace0cc10b992ef1da2097df310eb537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b01083ddb2b2edd2aa35a14ed9bd995"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a5b01083ddb2b2edd2aa35a14ed9bd995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a5b01083ddb2b2edd2aa35a14ed9bd995">More...</a><br /></td></tr>
<tr class="separator:a5b01083ddb2b2edd2aa35a14ed9bd995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e3423f15984b3f65feb6e07de175eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a58e3423f15984b3f65feb6e07de175eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a58e3423f15984b3f65feb6e07de175eb">More...</a><br /></td></tr>
<tr class="separator:a58e3423f15984b3f65feb6e07de175eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5456c3048ad3a50957d30e14ac71eb99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a5456c3048ad3a50957d30e14ac71eb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a5456c3048ad3a50957d30e14ac71eb99">More...</a><br /></td></tr>
<tr class="separator:a5456c3048ad3a50957d30e14ac71eb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8ce62d2f59f2c7091a84827fe07a53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:afb8ce62d2f59f2c7091a84827fe07a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#afb8ce62d2f59f2c7091a84827fe07a53">More...</a><br /></td></tr>
<tr class="separator:afb8ce62d2f59f2c7091a84827fe07a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656ed7f67c1c530da971611bc6094f37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a656ed7f67c1c530da971611bc6094f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a656ed7f67c1c530da971611bc6094f37">More...</a><br /></td></tr>
<tr class="separator:a656ed7f67c1c530da971611bc6094f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39852195570ec3096ec20c2e658cd95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:ae39852195570ec3096ec20c2e658cd95"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#ae39852195570ec3096ec20c2e658cd95">More...</a><br /></td></tr>
<tr class="separator:ae39852195570ec3096ec20c2e658cd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f6ec5feec30e5e737542a9f154cbd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a89f6ec5feec30e5e737542a9f154cbd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a89f6ec5feec30e5e737542a9f154cbd8">More...</a><br /></td></tr>
<tr class="separator:a89f6ec5feec30e5e737542a9f154cbd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78f20cce37fc4549c8cf6622b8b15b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:af78f20cce37fc4549c8cf6622b8b15b4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#af78f20cce37fc4549c8cf6622b8b15b4">More...</a><br /></td></tr>
<tr class="separator:af78f20cce37fc4549c8cf6622b8b15b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f67808e89b3c763e3245bc618f84d00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a8f67808e89b3c763e3245bc618f84d00"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a8f67808e89b3c763e3245bc618f84d00">More...</a><br /></td></tr>
<tr class="separator:a8f67808e89b3c763e3245bc618f84d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95f4e36c4e4436eb15712e952a4b438"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:ac95f4e36c4e4436eb15712e952a4b438"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#ac95f4e36c4e4436eb15712e952a4b438">More...</a><br /></td></tr>
<tr class="separator:ac95f4e36c4e4436eb15712e952a4b438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c7b40eb9b375b3e575583ad7c58a15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a83c7b40eb9b375b3e575583ad7c58a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a83c7b40eb9b375b3e575583ad7c58a15">More...</a><br /></td></tr>
<tr class="separator:a83c7b40eb9b375b3e575583ad7c58a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360d6fd3aa5f1eb9a376eaf3200f1e5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a360d6fd3aa5f1eb9a376eaf3200f1e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a360d6fd3aa5f1eb9a376eaf3200f1e5d">More...</a><br /></td></tr>
<tr class="separator:a360d6fd3aa5f1eb9a376eaf3200f1e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbdff4f8bb720d8df03611eed806653"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:abdbdff4f8bb720d8df03611eed806653"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#abdbdff4f8bb720d8df03611eed806653">More...</a><br /></td></tr>
<tr class="separator:abdbdff4f8bb720d8df03611eed806653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab260fb2f296c9fc0b2b26dbbf021a660"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:ab260fb2f296c9fc0b2b26dbbf021a660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#ab260fb2f296c9fc0b2b26dbbf021a660">More...</a><br /></td></tr>
<tr class="separator:ab260fb2f296c9fc0b2b26dbbf021a660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a150867976dbd92e7223042aa5d322"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a23a150867976dbd92e7223042aa5d322"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a23a150867976dbd92e7223042aa5d322">More...</a><br /></td></tr>
<tr class="separator:a23a150867976dbd92e7223042aa5d322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8ec562e3ca144b4f6d30d40148e722"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:afa8ec562e3ca144b4f6d30d40148e722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#afa8ec562e3ca144b4f6d30d40148e722">More...</a><br /></td></tr>
<tr class="separator:afa8ec562e3ca144b4f6d30d40148e722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabce079094654d48aa6488ef364d6f50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:aabce079094654d48aa6488ef364d6f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#aabce079094654d48aa6488ef364d6f50">More...</a><br /></td></tr>
<tr class="separator:aabce079094654d48aa6488ef364d6f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9167e4707c926208c2a633e3bacc1b5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a9167e4707c926208c2a633e3bacc1b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a9167e4707c926208c2a633e3bacc1b5b">More...</a><br /></td></tr>
<tr class="separator:a9167e4707c926208c2a633e3bacc1b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69cc72c72d04f47601e9a6686b90739"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:ac69cc72c72d04f47601e9a6686b90739"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#ac69cc72c72d04f47601e9a6686b90739">More...</a><br /></td></tr>
<tr class="separator:ac69cc72c72d04f47601e9a6686b90739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39e3572a638b475ba6800b7ee8bbf1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:af39e3572a638b475ba6800b7ee8bbf1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#af39e3572a638b475ba6800b7ee8bbf1f">More...</a><br /></td></tr>
<tr class="separator:af39e3572a638b475ba6800b7ee8bbf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47db11679ccc89b25d626022966b4c4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a47db11679ccc89b25d626022966b4c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a47db11679ccc89b25d626022966b4c4d">More...</a><br /></td></tr>
<tr class="separator:a47db11679ccc89b25d626022966b4c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08603f68ef69ccde108ad7141c6e9565"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a08603f68ef69ccde108ad7141c6e9565"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a08603f68ef69ccde108ad7141c6e9565">More...</a><br /></td></tr>
<tr class="separator:a08603f68ef69ccde108ad7141c6e9565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f930344e57a8c48b274d67491898f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a01f930344e57a8c48b274d67491898f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a01f930344e57a8c48b274d67491898f7">More...</a><br /></td></tr>
<tr class="separator:a01f930344e57a8c48b274d67491898f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d00de2ae22b836cb1455c84478b2ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a25d00de2ae22b836cb1455c84478b2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a25d00de2ae22b836cb1455c84478b2ca">More...</a><br /></td></tr>
<tr class="separator:a25d00de2ae22b836cb1455c84478b2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f3095ea00e5dd18018d00fa0fd5d53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a96f3095ea00e5dd18018d00fa0fd5d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d1/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d216.html#a96f3095ea00e5dd18018d00fa0fd5d53">More...</a><br /></td></tr>
<tr class="separator:a96f3095ea00e5dd18018d00fa0fd5d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff99afe6e4c5eac9990ac0281bbd1e97"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aff99afe6e4c5eac9990ac0281bbd1e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe78759a773ec13c8fbcaf86d0c7775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:affe78759a773ec13c8fbcaf86d0c7775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef1084a6cbe6d9b17fc8c33b1054164"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">EBX</a></td></tr>
<tr class="separator:a6ef1084a6cbe6d9b17fc8c33b1054164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985cf5fde88f5aaf2cbbaf2c815db593"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa161c6442499ec89262ad47e726238fd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a213b6026f73ebf7f56ae3170ea73abf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a213b6026f73ebf7f56ae3170ea73abf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a213b6026f73ebf7f56ae3170ea73abf7">More...</a><br /></td></tr>
<tr class="separator:a213b6026f73ebf7f56ae3170ea73abf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a907a97d22e969922164b6a8ff51865"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a3a907a97d22e969922164b6a8ff51865"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a3a907a97d22e969922164b6a8ff51865">More...</a><br /></td></tr>
<tr class="separator:a3a907a97d22e969922164b6a8ff51865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d49ca054e1aba6b0f420090e19b752"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a92d49ca054e1aba6b0f420090e19b752"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a92d49ca054e1aba6b0f420090e19b752">More...</a><br /></td></tr>
<tr class="separator:a92d49ca054e1aba6b0f420090e19b752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582336ab1595eba4d1f36dae1dae4e58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a582336ab1595eba4d1f36dae1dae4e58"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a582336ab1595eba4d1f36dae1dae4e58">More...</a><br /></td></tr>
<tr class="separator:a582336ab1595eba4d1f36dae1dae4e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e82ae858c7568bac2bf41f9ca42936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a39e82ae858c7568bac2bf41f9ca42936"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a39e82ae858c7568bac2bf41f9ca42936">More...</a><br /></td></tr>
<tr class="separator:a39e82ae858c7568bac2bf41f9ca42936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba82a5b6eb7abf868ad376117b8f9a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a4ba82a5b6eb7abf868ad376117b8f9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a4ba82a5b6eb7abf868ad376117b8f9a2">More...</a><br /></td></tr>
<tr class="separator:a4ba82a5b6eb7abf868ad376117b8f9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95a2d7cca667be85861fb30e934b68d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:ab95a2d7cca667be85861fb30e934b68d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#ab95a2d7cca667be85861fb30e934b68d">More...</a><br /></td></tr>
<tr class="separator:ab95a2d7cca667be85861fb30e934b68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f01496752a2cc4dadcac6a833a514e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a0f01496752a2cc4dadcac6a833a514e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a0f01496752a2cc4dadcac6a833a514e1">More...</a><br /></td></tr>
<tr class="separator:a0f01496752a2cc4dadcac6a833a514e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d2e2b3bb0ccade033606188d9cc580"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:ac2d2e2b3bb0ccade033606188d9cc580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#ac2d2e2b3bb0ccade033606188d9cc580">More...</a><br /></td></tr>
<tr class="separator:ac2d2e2b3bb0ccade033606188d9cc580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d7664f7d9fbeee1dc624f4108bfbbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a41d7664f7d9fbeee1dc624f4108bfbbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a41d7664f7d9fbeee1dc624f4108bfbbd">More...</a><br /></td></tr>
<tr class="separator:a41d7664f7d9fbeee1dc624f4108bfbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a76ef0b844166b5970666ee9af920a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a0a76ef0b844166b5970666ee9af920a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a0a76ef0b844166b5970666ee9af920a1">More...</a><br /></td></tr>
<tr class="separator:a0a76ef0b844166b5970666ee9af920a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae84926563369f9ad8283367125a10d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a3ae84926563369f9ad8283367125a10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a3ae84926563369f9ad8283367125a10d">More...</a><br /></td></tr>
<tr class="separator:a3ae84926563369f9ad8283367125a10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686bc8efef80aed4476a2c4a43d0c03d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a686bc8efef80aed4476a2c4a43d0c03d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a686bc8efef80aed4476a2c4a43d0c03d">More...</a><br /></td></tr>
<tr class="separator:a686bc8efef80aed4476a2c4a43d0c03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecad6f0d4cc3a74f482dafcf7262ad70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:aecad6f0d4cc3a74f482dafcf7262ad70"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#aecad6f0d4cc3a74f482dafcf7262ad70">More...</a><br /></td></tr>
<tr class="separator:aecad6f0d4cc3a74f482dafcf7262ad70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f0ea7359a8b38f27b5935cc228c4c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a79f0ea7359a8b38f27b5935cc228c4c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a79f0ea7359a8b38f27b5935cc228c4c7">More...</a><br /></td></tr>
<tr class="separator:a79f0ea7359a8b38f27b5935cc228c4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0535ef2e30cbff58f39c3d92e9446816"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a0535ef2e30cbff58f39c3d92e9446816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a0535ef2e30cbff58f39c3d92e9446816">More...</a><br /></td></tr>
<tr class="separator:a0535ef2e30cbff58f39c3d92e9446816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d68fda3d10b4ef4594b20b9d6e8567"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:ab3d68fda3d10b4ef4594b20b9d6e8567"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#ab3d68fda3d10b4ef4594b20b9d6e8567">More...</a><br /></td></tr>
<tr class="separator:ab3d68fda3d10b4ef4594b20b9d6e8567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c28729dc0c9b79b671f315ba7178bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a24c28729dc0c9b79b671f315ba7178bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a24c28729dc0c9b79b671f315ba7178bb">More...</a><br /></td></tr>
<tr class="separator:a24c28729dc0c9b79b671f315ba7178bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44371e601ecd1691c53416d9993411b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:aa44371e601ecd1691c53416d9993411b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#aa44371e601ecd1691c53416d9993411b">More...</a><br /></td></tr>
<tr class="separator:aa44371e601ecd1691c53416d9993411b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55df06cb9fdf825d8df0cadbf0f182be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a55df06cb9fdf825d8df0cadbf0f182be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a55df06cb9fdf825d8df0cadbf0f182be">More...</a><br /></td></tr>
<tr class="separator:a55df06cb9fdf825d8df0cadbf0f182be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f13dbf4b498bc7dd690e45bacf3091"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a16f13dbf4b498bc7dd690e45bacf3091"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a16f13dbf4b498bc7dd690e45bacf3091">More...</a><br /></td></tr>
<tr class="separator:a16f13dbf4b498bc7dd690e45bacf3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf590de8ea5a1bc392b77c803edb4b46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:acf590de8ea5a1bc392b77c803edb4b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#acf590de8ea5a1bc392b77c803edb4b46">More...</a><br /></td></tr>
<tr class="separator:acf590de8ea5a1bc392b77c803edb4b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61511413d2e64befad441dc81bfef899"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a61511413d2e64befad441dc81bfef899"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a61511413d2e64befad441dc81bfef899">More...</a><br /></td></tr>
<tr class="separator:a61511413d2e64befad441dc81bfef899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ac2a9ea23a0d746f195030b2429d0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a28ac2a9ea23a0d746f195030b2429d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a28ac2a9ea23a0d746f195030b2429d0d">More...</a><br /></td></tr>
<tr class="separator:a28ac2a9ea23a0d746f195030b2429d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0712fd990e7aaa0fb0d979aa332c64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a5a0712fd990e7aaa0fb0d979aa332c64"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a5a0712fd990e7aaa0fb0d979aa332c64">More...</a><br /></td></tr>
<tr class="separator:a5a0712fd990e7aaa0fb0d979aa332c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb875c175a02ad8d837445ec7949c674"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:afb875c175a02ad8d837445ec7949c674"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#afb875c175a02ad8d837445ec7949c674">More...</a><br /></td></tr>
<tr class="separator:afb875c175a02ad8d837445ec7949c674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c1fd0c0707e0a5999b5daf5be5267c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a23c1fd0c0707e0a5999b5daf5be5267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d236.html#a23c1fd0c0707e0a5999b5daf5be5267c">More...</a><br /></td></tr>
<tr class="separator:a23c1fd0c0707e0a5999b5daf5be5267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa161c6442499ec89262ad47e726238fd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa161c6442499ec89262ad47e726238fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985cf5fde88f5aaf2cbbaf2c815db593"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">ECX</a></td></tr>
<tr class="separator:a985cf5fde88f5aaf2cbbaf2c815db593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0fb8cd98434387608a9a1e18c38312"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7db4f4c5f66c4d5b4ca7544300da900d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9beb6f4edf900b669be168621771d117"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a9beb6f4edf900b669be168621771d117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a9beb6f4edf900b669be168621771d117">More...</a><br /></td></tr>
<tr class="separator:a9beb6f4edf900b669be168621771d117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bb47cd51f8b8ff042f61b69a0ffa64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a05bb47cd51f8b8ff042f61b69a0ffa64"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a05bb47cd51f8b8ff042f61b69a0ffa64">More...</a><br /></td></tr>
<tr class="separator:a05bb47cd51f8b8ff042f61b69a0ffa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578291f8425a59b641f0dc74e967b822"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a578291f8425a59b641f0dc74e967b822"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a578291f8425a59b641f0dc74e967b822">More...</a><br /></td></tr>
<tr class="separator:a578291f8425a59b641f0dc74e967b822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa262378db8e9734be50d989901a5eec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:afa262378db8e9734be50d989901a5eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#afa262378db8e9734be50d989901a5eec">More...</a><br /></td></tr>
<tr class="separator:afa262378db8e9734be50d989901a5eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc3b0efe936c5688175b10a37f411d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:afbc3b0efe936c5688175b10a37f411d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#afbc3b0efe936c5688175b10a37f411d2">More...</a><br /></td></tr>
<tr class="separator:afbc3b0efe936c5688175b10a37f411d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae502b81218fd0362dba5746dc5a37b35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:ae502b81218fd0362dba5746dc5a37b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#ae502b81218fd0362dba5746dc5a37b35">More...</a><br /></td></tr>
<tr class="separator:ae502b81218fd0362dba5746dc5a37b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f34822ccfbf1a7240b70b3bf5d9e682"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a1f34822ccfbf1a7240b70b3bf5d9e682"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a1f34822ccfbf1a7240b70b3bf5d9e682">More...</a><br /></td></tr>
<tr class="separator:a1f34822ccfbf1a7240b70b3bf5d9e682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d70fc8d5ac4ede41aed4de2cb1a6232"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a3d70fc8d5ac4ede41aed4de2cb1a6232"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a3d70fc8d5ac4ede41aed4de2cb1a6232">More...</a><br /></td></tr>
<tr class="separator:a3d70fc8d5ac4ede41aed4de2cb1a6232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70beb5cf43408eebf9c0de00b59ad3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:aa70beb5cf43408eebf9c0de00b59ad3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#aa70beb5cf43408eebf9c0de00b59ad3d">More...</a><br /></td></tr>
<tr class="separator:aa70beb5cf43408eebf9c0de00b59ad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8543edded9361b25b8966ca845309de5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a8543edded9361b25b8966ca845309de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a8543edded9361b25b8966ca845309de5">More...</a><br /></td></tr>
<tr class="separator:a8543edded9361b25b8966ca845309de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30743db5401583beaf283ff18befa0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:ad30743db5401583beaf283ff18befa0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#ad30743db5401583beaf283ff18befa0f">More...</a><br /></td></tr>
<tr class="separator:ad30743db5401583beaf283ff18befa0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd7ac1c3b13d737229cf972bfee7d0c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:afd7ac1c3b13d737229cf972bfee7d0c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#afd7ac1c3b13d737229cf972bfee7d0c0">More...</a><br /></td></tr>
<tr class="separator:afd7ac1c3b13d737229cf972bfee7d0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e085257966e192fa745d1c7b3d34b67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a9e085257966e192fa745d1c7b3d34b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a9e085257966e192fa745d1c7b3d34b67">More...</a><br /></td></tr>
<tr class="separator:a9e085257966e192fa745d1c7b3d34b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5cf85cd30c6501de06e8a7881cfa870"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:ab5cf85cd30c6501de06e8a7881cfa870"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#ab5cf85cd30c6501de06e8a7881cfa870">More...</a><br /></td></tr>
<tr class="separator:ab5cf85cd30c6501de06e8a7881cfa870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d34bd0d8da1597b94a2f2dfbb213b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a89d34bd0d8da1597b94a2f2dfbb213b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a89d34bd0d8da1597b94a2f2dfbb213b5">More...</a><br /></td></tr>
<tr class="separator:a89d34bd0d8da1597b94a2f2dfbb213b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c7356c230a12da6b4181df8aab61fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ae7c7356c230a12da6b4181df8aab61fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#ae7c7356c230a12da6b4181df8aab61fb">More...</a><br /></td></tr>
<tr class="separator:ae7c7356c230a12da6b4181df8aab61fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a0508ed4c77c65de467b56713da741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:ae9a0508ed4c77c65de467b56713da741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#ae9a0508ed4c77c65de467b56713da741">More...</a><br /></td></tr>
<tr class="separator:ae9a0508ed4c77c65de467b56713da741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacae300d60f50a8bbc628050aa43d5d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:aacae300d60f50a8bbc628050aa43d5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#aacae300d60f50a8bbc628050aa43d5d5">More...</a><br /></td></tr>
<tr class="separator:aacae300d60f50a8bbc628050aa43d5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019fc99b7dff54e4d2e27b40d095661b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a019fc99b7dff54e4d2e27b40d095661b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a019fc99b7dff54e4d2e27b40d095661b">More...</a><br /></td></tr>
<tr class="separator:a019fc99b7dff54e4d2e27b40d095661b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04eca533805699ba32ea935aa56d5373"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a04eca533805699ba32ea935aa56d5373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a04eca533805699ba32ea935aa56d5373">More...</a><br /></td></tr>
<tr class="separator:a04eca533805699ba32ea935aa56d5373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e55560828d544a0d44e16d7099a646e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a2e55560828d544a0d44e16d7099a646e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a2e55560828d544a0d44e16d7099a646e">More...</a><br /></td></tr>
<tr class="separator:a2e55560828d544a0d44e16d7099a646e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ad8d7a5bd99a3cd543fc567cad1ac6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a09ad8d7a5bd99a3cd543fc567cad1ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a09ad8d7a5bd99a3cd543fc567cad1ac6">More...</a><br /></td></tr>
<tr class="separator:a09ad8d7a5bd99a3cd543fc567cad1ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1de35825f46e91e51a336f857db7165"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:af1de35825f46e91e51a336f857db7165"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#af1de35825f46e91e51a336f857db7165">More...</a><br /></td></tr>
<tr class="separator:af1de35825f46e91e51a336f857db7165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb73295f8a0a11dff72dc319b53aa40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a1cb73295f8a0a11dff72dc319b53aa40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a1cb73295f8a0a11dff72dc319b53aa40">More...</a><br /></td></tr>
<tr class="separator:a1cb73295f8a0a11dff72dc319b53aa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3277c8fa3ec942c864df48e20b4aa03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:aa3277c8fa3ec942c864df48e20b4aa03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#aa3277c8fa3ec942c864df48e20b4aa03">More...</a><br /></td></tr>
<tr class="separator:aa3277c8fa3ec942c864df48e20b4aa03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7dde00789f9a755e11688c794664d0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:ae7dde00789f9a755e11688c794664d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single <a class="el" href="../../df/d03/proc_8h.html#d3/d38/structThread">Thread</a> Indirect Branch Predictor, part of IBC.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#ae7dde00789f9a755e11688c794664d0e">More...</a><br /></td></tr>
<tr class="separator:ae7dde00789f9a755e11688c794664d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf8101beac2885cdeceaa7d6d2e90fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:afcf8101beac2885cdeceaa7d6d2e90fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#afcf8101beac2885cdeceaa7d6d2e90fa">More...</a><br /></td></tr>
<tr class="separator:afcf8101beac2885cdeceaa7d6d2e90fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaac93f64f9fec9781cd9e70516b1d86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:afaac93f64f9fec9781cd9e70516b1d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#afaac93f64f9fec9781cd9e70516b1d86">More...</a><br /></td></tr>
<tr class="separator:afaac93f64f9fec9781cd9e70516b1d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62cb82678fd21c604b4bedc34b7f743"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:ab62cb82678fd21c604b4bedc34b7f743"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#ab62cb82678fd21c604b4bedc34b7f743">More...</a><br /></td></tr>
<tr class="separator:ab62cb82678fd21c604b4bedc34b7f743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a180a1c8a11764841d3f6c4ba910bdd7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a180a1c8a11764841d3f6c4ba910bdd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d1/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d264.html#a180a1c8a11764841d3f6c4ba910bdd7e">More...</a><br /></td></tr>
<tr class="separator:a180a1c8a11764841d3f6c4ba910bdd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db4f4c5f66c4d5b4ca7544300da900d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7db4f4c5f66c4d5b4ca7544300da900d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0fb8cd98434387608a9a1e18c38312"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">EDX</a></td></tr>
<tr class="separator:a9d0fb8cd98434387608a9a1e18c38312"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a5cf8229e9c5792902fa1c77fa56f2ade"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@198 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6ef1084a6cbe6d9b17fc8c33b1054164"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@199 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a985cf5fde88f5aaf2cbbaf2c815db593"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@200 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a9d0fb8cd98434387608a9a1e18c38312"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@203 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a5cf8229e9c5792902fa1c77fa56f2ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf8229e9c5792902fa1c77fa56f2ade">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a6ef1084a6cbe6d9b17fc8c33b1054164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef1084a6cbe6d9b17fc8c33b1054164">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a985cf5fde88f5aaf2cbbaf2c815db593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a985cf5fde88f5aaf2cbbaf2c815db593">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a9d0fb8cd98434387608a9a1e18c38312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0fb8cd98434387608a9a1e18c38312">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
