INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_processor
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
