# Digital-System-2
This repository will contain the lab for Digital System 2. The lab will be developed using `Verilog` and `Xilinx Vivado`.

# Table of Content
1) [Lab 1  XOR implemented with NAND gates](https://github.com/jminjares4/Digital-System-2/tree/main/Lab%201)
2) [Lab 2 Hexadecimal Full Adder](https://github.com/jminjares4/Digital-System-2/tree/main/Lab%202)
3) [Lab 3 ASM implementation using Xilinx ISE HAWK](https://github.com/jminjares4/Digital-System-2/tree/main/Lab%203)

## Author:
* [**Jesus Minjares**](htpps://github.com/jminjares4)
  * Master of Science in Computer Engineering