// Seed: 1459941171
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    output wire id_15,
    output supply0 id_16,
    output tri0 id_17,
    input tri0 id_18,
    output tri0 id_19,
    output wor id_20,
    input tri1 id_21,
    input tri0 id_22,
    input wire id_23
);
  assign module_1.type_3 = 0;
  wire id_25;
  wire id_26, id_27;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    output uwire id_4,
    input tri id_5,
    input uwire id_6,
    input wand id_7
);
  assign id_3 = 1;
  wire id_9;
  always id_4 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_5,
      id_5,
      id_6,
      id_1,
      id_3,
      id_2,
      id_1,
      id_0,
      id_5,
      id_1,
      id_3,
      id_4,
      id_3,
      id_4,
      id_1,
      id_4,
      id_4,
      id_2,
      id_2,
      id_5
  );
endmodule
