# RISCV-CPU

`Run on XC7A35T-ICPG236C FPGA board`

A toy CPU supporting part of RV32I Instruction set, implementing dynamic scheduling by tomasulo algorithm, providing speculation and precise exception.

## Feature

+ Out-of-order execution by Tomasulo Algorithm.
+ 16 entries RS, 16 entries LSB and 16 entries ROB.
+ 256 entries Direct-Mapped I-Cache.

## Performance

`Time tested on 80Mhz FPGA board`

WNS: -3.315ns

## Schematic

![](https://github.com/hyj542682306/RISCV-CPU/blob/main/img/Device.png)

![](https://github.com/hyj542682306/RISCV-CPU/blob/main/img/cpu.png)

![](https://github.com/hyj542682306/RISCV-CPU/blob/main/img/riscv_top.png)

## Structure

```
ðŸ“¦CPU
 â”£ ðŸ“‚img                                    Some images
 â”£ ðŸ“‚src                                    My code
 â”ƒ â”£ ðŸ“‚common                               Provided UART and RAM
 â”ƒ â”ƒ â”£ ðŸ“‚block_ram                          RAM
 â”ƒ â”ƒ â”£ ðŸ“‚fifo                               FIFO queue for io buffer
 â”ƒ â”ƒ â”— ðŸ“‚uart                               Universal Asynchronous Receiver/Transmitter
 â”ƒ â”£ ðŸ“œALU.v                                Arithmetic logic unit
 â”ƒ â”£ ðŸ“œBasys-3-Master.xdc                   Constraint file provided for creating project in vivado
 â”ƒ â”£ ðŸ“œDefinition.v                         Defines statement
 â”ƒ â”£ ðŸ“œDispatch.v                           Dispatch instructions to corresponding parts
 â”ƒ â”£ ðŸ“œICache.v                             Instruction cache
 â”ƒ â”£ ðŸ“œID.v                                 Instruction decode
 â”ƒ â”£ ðŸ“œIF.v                                 Fetch instructions from cache
 â”ƒ â”£ ðŸ“œIQ.v                                 Instruction queue
 â”ƒ â”£ ðŸ“œLSB.v                                Load store buffer
 â”ƒ â”£ ðŸ“œMem_ctrl.v                           Interface with RAM, deal with structure hazard
 â”ƒ â”£ ðŸ“œROB.v                                Reorder buffer
 â”ƒ â”£ ðŸ“œRS.v                                 Reservation station
 â”ƒ â”£ ðŸ“œRegfile.v                            Register file
 â”ƒ â”£ ðŸ“œcpu.v                                Connect all submodule together
 â”ƒ â”£ ðŸ“œhci.v                                A data bus between UART/RAM and CPU
 â”ƒ â”£ ðŸ“œram.v                                RAM
 â”ƒ â”— ðŸ“œriscv_top.v                          Top design

```