<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/COMMON/Appnotes/Layout_Guide/xtalk_sas4_pcie4/?><?path2project ..\..\..\..\out\diffed\pdf\?><?path2project-uri ../../../../out/diffed/pdf/?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="base" id="xtalk_sas4_pcie4_intro" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_intro.xml" xtrc="topic:1;11:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_intro.xml" xtrc="title:1;14:26">Minimizing Crosstalk</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_intro.xml" xtrc="body:1;17:24">
      <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_intro.xml" xtrc="note:1;21:27">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_intro.xml" xtrc="p:1;24:24">Source material: <xref href="http://bby1dms01.pmc-sierra.internal/docmgmt/fileinfo.cfm?file_id=449348" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_intro.xml" xtrc="xref:1;28:33"><?ditaot usertext?>http://bby1dms01.pmc-sierra.internal/docmgmt/fileinfo.cfm?file_id=449348 </xref>
         </p>
      </note>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_intro.xml" xtrc="p:2;33:21">This section covers best practices guidelines for minimizing the impact of signal crosstalk in your system. Crosstalk is defined as the unwanted transfer of signals between channels. We define channels with high insertion loss as victims and channels with low insertion loss as aggressors. This doesn't account for messy channels with strong reflections due to discontinuities at PCB vias and connectors. Contributors of crosstalk include capacitive, inductive, and conductive coupling between a victim channel and one or more aggressor channels. On the PCB, there are well understood layout guidelines for reducing crosstalk such as routing Tx and Rx lines on different layers of the PCB. In semiconductors, the largest area of concern is in the breakout region of the BGA where signals are aggregated. Under the BGA area, the PCB vias are densely packed and at risk of crosstalk. As technology shrinks into deep submicron, signaling levels are proportionally shrinking making for a large divide between signaling levels on high loss vs low loss channels. The combination of PCB via coupling and signaling level difference is driving a new class of crosstalk risks.</p>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_intro.xml" xtrc="p:3;36:22"/>
   </body>
</topic>