INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:10:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            load2/addr_tehb/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.308ns (22.280%)  route 4.563ns (77.720%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer24/clk
    SLICE_X20Y152        FDRE                                         r  buffer24/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y152        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer24/outs_reg[0]/Q
                         net (fo=18, routed)          0.433     1.173    buffer24/Q[0]
    SLICE_X22Y152        LUT6 (Prop_lut6_I1_O)        0.119     1.292 r  buffer24/A_storeAddr[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.395     1.687    buffer24/A_storeAddr[6]_INST_0_i_2_n_0
    SLICE_X19Y152        LUT3 (Prop_lut3_I1_O)        0.043     1.730 r  buffer24/result0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.730    cmpi1/S[3]
    SLICE_X19Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.917 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.917    cmpi1/result0_carry_n_0
    SLICE_X19Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.044 f  cmpi1/result0_carry__0/CO[0]
                         net (fo=31, routed)          0.438     2.482    buffer60/fifo/CO[0]
    SLICE_X15Y149        LUT6 (Prop_lut6_I3_O)        0.130     2.612 f  buffer60/fifo/transmitValue_i_3__22/O
                         net (fo=2, routed)           0.435     3.047    control_merge0/tehb/control/transmitValue_reg_15
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.043     3.090 f  control_merge0/tehb/control/transmitValue_i_2__17/O
                         net (fo=11, routed)          0.470     3.560    control_merge1/tehb/control/dataReg_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I1_O)        0.045     3.605 r  control_merge1/tehb/control/fullReg_i_4__5/O
                         net (fo=9, routed)           0.306     3.912    control_merge1/tehb/control/dataReg_reg[0]
    SLICE_X7Y147         LUT6 (Prop_lut6_I0_O)        0.126     4.038 f  control_merge1/tehb/control/transmitValue_i_2__14/O
                         net (fo=10, routed)          0.555     4.592    control_merge1/tehb/control/transmitValue_reg_0
    SLICE_X8Y145         LUT4 (Prop_lut4_I1_O)        0.043     4.635 f  control_merge1/tehb/control/A_loadEn_INST_0_i_6/O
                         net (fo=4, routed)           0.319     4.955    load0/addr_tehb/control/transmitValue_reg_2
    SLICE_X8Y142         LUT6 (Prop_lut6_I3_O)        0.043     4.998 r  load0/addr_tehb/control/A_loadEn_INST_0_i_2/O
                         net (fo=35, routed)          0.691     5.689    load2/addr_tehb/control/priority_out4
    SLICE_X6Y142         LUT5 (Prop_lut5_I0_O)        0.043     5.732 f  load2/addr_tehb/control/A_loadAddr[0]_INST_0_i_3/O
                         net (fo=5, routed)           0.243     5.975    load2/addr_tehb/control/fullReg_reg_1
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.127     6.102 r  load2/addr_tehb/control/dataReg[6]_i_1/O
                         net (fo=7, routed)           0.277     6.379    load2/addr_tehb/regEnable
    SLICE_X5Y142         FDRE                                         r  load2/addr_tehb/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=593, unset)          0.483    12.683    load2/addr_tehb/clk
    SLICE_X5Y142         FDRE                                         r  load2/addr_tehb/dataReg_reg[2]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X5Y142         FDRE (Setup_fdre_C_CE)      -0.194    12.453    load2/addr_tehb/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                  6.075    




