Release 14.1 - xst P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/fr909/Desktop/chris_4/project/base_systems/ml605/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xps_central_dma_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/" "/home/fr909/Desktop/riffa/riffa/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vlx240tff1156-1
Output File Name                   : "../implementation/system_xps_central_dma_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_xps_central_dma_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/length_decrement.vhd" into library xps_central_dma_v2_03_a
Parsing entity <Length_Decrement>.
Parsing architecture <IMP> of entity <length_decrement>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" into library xps_central_dma_v2_03_a
Parsing entity <master_attachment>.
Parsing architecture <implementation> of entity <master_attachment>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/address_count.vhd" into library xps_central_dma_v2_03_a
Parsing entity <Address_Count>.
Parsing architecture <IMP> of entity <address_count>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/dre.vhd" into library xps_central_dma_v2_03_a
Parsing entity <dre>.
Parsing architecture <implementation> of entity <dre>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/slave_attachment.vhd" into library xps_central_dma_v2_03_a
Parsing entity <slave_attachment>.
Parsing architecture <IMP> of entity <slave_attachment>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/xps_central_dma.vhd" into library xps_central_dma_v2_03_a
Parsing entity <xps_central_dma>.
Parsing architecture <IMP> of entity <xps_central_dma>.
Parsing VHDL file "/home/fr909/Desktop/chris_4/project/base_systems/ml605/hdl/system_xps_central_dma_0_wrapper.vhd" into library work
Parsing entity <system_xps_central_dma_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_xps_central_dma_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_xps_central_dma_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <xps_central_dma> (architecture <IMP>) with generics from library <xps_central_dma_v2_03_a>.

Elaborating entity <master_attachment> (architecture <implementation>) with generics from library <xps_central_dma_v2_03_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" Line 499: Assignment to da_reg_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" Line 651: Assignment to buffer_addr_rd_count_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" Line 846: Assignment to buffer_addr_wr_count_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" Line 1220: Assignment to m_wrburst_d_in ignored, since the identifier is never used

Elaborating entity <srl_fifo_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <srl_fifo_rbu_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <cntr_incr_decr_addn_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 161: <muxcy_l> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 171: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" Line 180: <fds> remains a black-box since it has no binding entity.

Elaborating entity <dynshreg_f> (architecture <behavioral>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:746 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 276: Range is empty (null range)
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" Line 216: <srlc32e> remains a black-box since it has no binding entity.

Elaborating entity <muxf_struct_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <muxf_struct> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" Line 200: <muxf7_d> remains a black-box since it has no binding entity.

Elaborating entity <Length_Decrement> (architecture <IMP>) with generics from library <xps_central_dma_v2_03_a>.

Elaborating entity <slave_attachment> (architecture <IMP>) with generics from library <xps_central_dma_v2_03_a>.

Elaborating entity <Address_Count> (architecture <IMP>) with generics from library <xps_central_dma_v2_03_a>.

Elaborating entity <plbv46_slave_single> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_slave_attachment> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_address_decoder> (architecture <IMP>) with generics from library <plbv46_slave_single_v1_01_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 319: Assignment to cs_s_h_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 323: Assignment to addr_match_clr ignored, since the identifier is never used

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_muxcy> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 711. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 1025: Assignment to start_data_phase ignored, since the identifier is never used

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <dre> (architecture <implementation>) with generics from library <xps_central_dma_v2_03_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/dre.vhd" Line 591. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/dre.vhd" Line 751. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_xps_central_dma_0_wrapper>.
    Related source file is "/home/fr909/Desktop/chris_4/project/base_systems/ml605/hdl/system_xps_central_dma_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_xps_central_dma_0_wrapper> synthesized.

Synthesizing Unit <xps_central_dma>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/xps_central_dma.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_FIFO_DEPTH = 48
        C_RD_BURST_SIZE = 16
        C_WR_BURST_SIZE = 16
        C_BASEADDR = "10000000001000000000000000000000"
        C_HIGHADDR = "10000000001000001111111111111111"
        C_SPLB_DWIDTH = 64
        C_SPLB_AWIDTH = 32
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_MID_WIDTH = 2
        C_SPLB_P2P = 0
        C_SPLB_NATIVE_DWIDTH = 32
        C_MPLB_NATIVE_DWIDTH = 32
        C_SPLB_SUPPORT_BURSTS = 0
        C_MPLB_AWIDTH = 32
        C_MPLB_DWIDTH = 64
        C_FAMILY = "virtex6"
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIM_MODELS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 5000" for signal <SPLB_Clk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 5000" for signal <SPLB_Rst>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 5000" for signal <MPLB_Clk>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 5000" for signal <MPLB_Rst>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <xps_central_dma> synthesized.

Synthesizing Unit <master_attachment>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd".
        C_PLB_AWIDTH = 32
        C_FIFO_DEPTH = 48
        C_RD_BURST_SIZE = 16
        C_WR_BURST_SIZE = 16
        C_SPLB_NATIVE_DWIDTH = 32
        C_FAMILY = "virtex6"
    Set property "KEEP = TRUE" for signal <fifo_reset_d>.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" line 1518: Output port <FIFO_Full> of the instance <FIFO_GEN_5.DATA_FIFO_GEN[0].DMA_FIFO_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" line 1518: Output port <FIFO_Full> of the instance <FIFO_GEN_5.DATA_FIFO_GEN[1].DMA_FIFO_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" line 1518: Output port <FIFO_Full> of the instance <FIFO_GEN_5.DATA_FIFO_GEN[2].DMA_FIFO_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" line 1518: Output port <FIFO_Full> of the instance <FIFO_GEN_5.DATA_FIFO_GEN[3].DMA_FIFO_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/master_attachment.vhd" line 1612: Output port <C_Out> of the instance <RDLENGTH_I> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <M_ABus>.
    Found 4-bit register for signal <M_BE_i>.
    Found 4-bit register for signal <M_size>.
    Found 1-bit register for signal <M_RNW>.
    Found 1-bit register for signal <M_rdBurst>.
    Found 1-bit register for signal <M_wrBurst>.
    Found 1-bit register for signal <Dma_Error>.
    Found 1-bit register for signal <Dma_Done>.
    Found 1-bit register for signal <Dma_Busy>.
    Found 2-bit register for signal <addr_state_machine_cs>.
    Found 1-bit register for signal <rdrequest_aack_cs>.
    Found 1-bit register for signal <wrrequest_aack_cs>.
    Found 3-bit register for signal <read_state_machine_cs>.
    Found 1-bit register for signal <read_addr_phase_cs>.
    Found 1-bit register for signal <dma_done_rd_cs>.
    Found 1-bit register for signal <dma_busy_rd_cs>.
    Found 1-bit register for signal <start_read_cs>.
    Found 3-bit register for signal <write_state_machine_cs>.
    Found 1-bit register for signal <write_addr_phase_cs>.
    Found 1-bit register for signal <tempcs>.
    Found 1-bit register for signal <dma_done_wr_cs>.
    Found 1-bit register for signal <dma_busy_wr_cs>.
    Found 1-bit register for signal <start_write_cs>.
    Found 5-bit register for signal <rdload>.
    Found 5-bit register for signal <wrload>.
    Found 32-bit register for signal <FIFO_Datain_i>.
    Found 4-bit register for signal <Fifo_write_dre_i>.
    Found 2-bit register for signal <priority_level>.
    Found 1-bit register for signal <m_wrBurst_d>.
    Found 32-bit register for signal <m_wrdbus_d>.
    Found 4-bit register for signal <rd_bytes_i>.
    Found 4-bit register for signal <Fifo_write>.
    Found 1-bit register for signal <fifo_reset>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <fifo_reset_d>.
    Found 1-bit register for signal <M_request>.
    Found finite state machine <FSM_0> for signal <addr_state_machine_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | MPLB_Clk (rising_edge)                         |
    | Reset              | fifo_reset_d (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | addr_idle                                      |
    | Power Up State     | addr_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <read_state_machine_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 30                                             |
    | Inputs             | 16                                             |
    | Outputs            | 4                                              |
    | Clock              | MPLB_Clk (rising_edge)                         |
    | Reset              | fifo_reset_d (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | read_idle                                      |
    | Power Up State     | read_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <write_state_machine_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | MPLB_Clk (rising_edge)                         |
    | Reset              | fifo_reset_d (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | write_idle                                     |
    | Power Up State     | write_idle                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <fifo_occy_minus_one_20> created at line 1539.
    Found 7-bit adder for signal <fifo_occy_minus_one_21> created at line 1540.
    Found 7-bit adder for signal <fifo_occy_minus_one_22> created at line 1541.
    Found 7-bit adder for signal <fifo_occy_minus_one_23> created at line 1542.
    Found 5-bit subtractor for signal <GND_9_o_GND_9_o_sub_89_OUT<4:0>> created at line 1076.
    Found 5-bit subtractor for signal <GND_9_o_GND_9_o_sub_99_OUT<4:0>> created at line 1126.
    Found 5-bit subtractor for signal <n0410[4:0]> created at line 1549.
    Found 7-bit subtractor for signal <fifo_vacancy_0> created at line 405.
    Found 7-bit subtractor for signal <fifo_vacancy_1> created at line 406.
    Found 7-bit subtractor for signal <fifo_vacancy_2> created at line 407.
    Found 7-bit subtractor for signal <fifo_vacancy_3> created at line 408.
    Found 4-bit 4-to-1 multiplexer for signal <_n0591> created at line 1638.
    Found 4-bit 4-to-1 multiplexer for signal <_n0594> created at line 1638.
    Found 5-bit comparator lessequal for signal <GND_9_o_rdload[0]_LessThan_97_o> created at line 1092
    Found 5-bit comparator lessequal for signal <n0248> created at line 1143
    Found 7-bit comparator lessequal for signal <n0277> created at line 1549
    Found 7-bit comparator lessequal for signal <n0279> created at line 1552
    Found 7-bit comparator lessequal for signal <n0281> created at line 1555
    Found 7-bit comparator lessequal for signal <n0283> created at line 1557
    Found 7-bit comparator greater for signal <n0292> created at line 1571
    Found 7-bit comparator greater for signal <n0294> created at line 1574
    Found 7-bit comparator greater for signal <n0296> created at line 1577
    Found 7-bit comparator greater for signal <n0298> created at line 1580
    Found 32-bit comparator lessequal for signal <n0310> created at line 1641
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal fifo_reset_d may hinder XST clustering optimizations.
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 150 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred 104 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <master_attachment> synthesized.

Synthesizing Unit <srl_fifo_f>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd".
        C_DWIDTH = 8
        C_DEPTH = 48
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Underflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" line 169: Output port <Overflow> of the instance <I_SRL_FIFO_RBU_F> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <srl_fifo_f> synthesized.

Synthesizing Unit <srl_fifo_rbu_f>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd".
        C_DWIDTH = 8
        C_DEPTH = 48
        C_FAMILY = "virtex6"
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <overflow_i>.
    Found 1-bit register for signal <FIFO_Full>.
    Found 7-bit comparator lessequal for signal <n0019> created at line 324
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <srl_fifo_rbu_f> synthesized.

Synthesizing Unit <cntr_incr_decr_addn_f>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd".
        C_SIZE = 7
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" line 211: Output port <LO> of the instance <STRUCTURAL_A_GEN.Addr_Counters[6].MUXCY_L_I> is unconnected or connected to loadless signal.
    Summary:
Unit <cntr_incr_decr_addn_f> synthesized.

Synthesizing Unit <dynshreg_f>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd".
        C_DEPTH = 48
        C_DWIDTH = 8
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 299: Output port <Q31> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[1].W32_GEN.SRLC32E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 299: Output port <Q31> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[1].W32_GEN.SRLC32E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 299: Output port <Q31> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[1].W32_GEN.SRLC32E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 299: Output port <Q31> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[1].W32_GEN.SRLC32E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 299: Output port <Q31> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[1].W32_GEN.SRLC32E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 299: Output port <Q31> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[1].W32_GEN.SRLC32E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 299: Output port <Q31> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[1].W32_GEN.SRLC32E_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" line 299: Output port <Q31> of the instance <STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[1].W32_GEN.SRLC32E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dynshreg_f> synthesized.

Synthesizing Unit <muxf_struct_f>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd".
        C_START_LEVEL = 6
        C_NUM_INPUTS = 2
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" line 348: Output port <LO> of the instance <MUXF_STRUCT_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <muxf_struct_f> synthesized.

Synthesizing Unit <muxf_struct>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd".
        C_START_LEVEL = 6
        C_NUM_INPUTS = 2
        C_NI_PO2E = 2
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <muxf_struct> synthesized.

Synthesizing Unit <Length_Decrement>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/length_decrement.vhd".
        C_FAMILY = "virtex6"
    Summary:
Unit <Length_Decrement> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/slave_attachment.vhd".
        C_BASEADDR = "10000000001000000000000000000000"
        C_HIGHADDR = "10000000001000001111111111111111"
        C_SPLB_DWIDTH = 64
        C_SPLB_AWIDTH = 32
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_MID_WIDTH = 2
        C_SPLB_P2P = 0
        C_SPLB_NATIVE_DWIDTH = 32
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/slave_attachment.vhd" line 480: Output port <C_Out> of the instance <LENGTH_REG_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/slave_attachment.vhd" line 590: Output port <Bus2IP_Addr> of the instance <PLBV46_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/slave_attachment.vhd" line 590: Output port <Bus2IP_Clk> of the instance <PLBV46_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/slave_attachment.vhd" line 590: Output port <Bus2IP_Reset> of the instance <PLBV46_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <da_reg_load_n>.
    Found 1-bit register for signal <sa_reg_load_n>.
    Found 2-bit register for signal <sa_reg_li>.
    Found 2-bit register for signal <da_reg_li>.
    Found 1-bit register for signal <Plb_Sw_Rst_reset_i>.
    Found 1-bit register for signal <Ssa_reg_load>.
    Found 1-bit register for signal <cs_A_splb>.
    Found 1-bit register for signal <cs_D_splb>.
    Found 1-bit register for signal <cs_E_splb>.
    Found 1-bit register for signal <cs_E_splb_d1>.
    Found 1-bit register for signal <cs_B_mplb>.
    Found 1-bit register for signal <cs_C_mplb>.
    Found 1-bit register for signal <cs_C_mplb_d1>.
    Found 32-bit register for signal <ip2bus_data>.
    Found 1-bit register for signal <ip2bus_wrack>.
    Found 1-bit register for signal <ip2bus_rdack>.
    Found 1-bit register for signal <ip2bus_error>.
    Found 1-bit register for signal <dma_control_reg<0>>.
    Found 1-bit register for signal <dma_control_reg<1>>.
    Found 1-bit register for signal <dma_done_d1>.
    Found 1-bit register for signal <dma_busy_d1>.
    Found 1-bit register for signal <dma_error_d1>.
    Found 2-bit register for signal <intr_status_reg>.
    Found 2-bit register for signal <intr_enable_reg>.
    Found 2-bit register for signal <dma_status_reg>.
    Found 2-bit register for signal <dma_status_reg_hold>.
    Found 4-bit register for signal <wr_bytes_i>.
    Found 4-bit register for signal <Fifo_read>.
    Found 1-bit register for signal <Fifo_empty_r>.
    Found 1-bit register for signal <length_reg_load_n_i>.
    Found 1-bit 4-to-1 multiplexer for signal <FIFO_Empty_s[3]_FIFO_Empty_s[0]_MUX_373_o> created at line 867.
    Found 4-bit 4-to-1 multiplexer for signal <_n0325> created at line 794.
    Found 4-bit 4-to-1 multiplexer for signal <_n0328> created at line 794.
    Found 1-bit 4-to-1 multiplexer for signal <_n0331> created at line 794.
    Found 32-bit comparator lessequal for signal <n0100> created at line 798
    Summary:
	inferred  73 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <Address_Count>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/address_count.vhd".
        C_FAMILY = "virtex6"
    Summary:
Unit <Address_Count> synthesized.

Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000000001000000000000000000000","0000000000000000000000000000000010000000001000000000000000111111")
        C_ARD_NUM_CE_ARRAY = (16)
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_INCLUDE_DPHASE_TIMER = 1
        C_SPLB_MID_WIDTH = 2
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 64
        C_SIPIF_DWIDTH = 32
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <plbv46_slave_single> synthesized.

Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000000001000000000000000000000","0000000000000000000000000000000010000000001000000000000000111111")
        C_ARD_NUM_CE_ARRAY = (16)
        C_PLB_NUM_MASTERS = 3
        C_PLB_MID_WIDTH = 2
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_DPHASE_TIMEOUT = 128
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Output port <Count_Out> of the instance <INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Register <wr_clear_sl_busy> equivalent to <sl_wrdack_i> has been removed
    Register <sl_wrcomp_i> equivalent to <sl_wrdack_i> has been removed
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <set_sl_busy> equivalent to <sl_addrack_i> has been removed
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 1-bit register for signal <GEN_FOR_SHARED.addr_cntl_cs>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <master_id>.
    Found 1-bit register for signal <sl_busy>.
    Found 3-bit register for signal <sl_mbusy_i>.
    Found 3-bit register for signal <sl_mrderr_i>.
    Found 3-bit register for signal <sl_mwrerr_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 4-bit register for signal <plb_be_reg>.
    Summary:
	inferred 197 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <plb_slave_attachment> synthesized.

Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
        C_BUS_AWIDTH = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000000001000000000000000000000","0000000000000000000000000000000010000000001000000000000000111111")
        C_ARD_NUM_CE_ARRAY = (16)
        C_SPLB_P2P = 0
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <addr_out_s_h>.
    Found 1-bit register for signal <MEM_DECODE_GEN[0].GEN_PLB_SHARED.cs_out_s_h>.
    Found 1-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Found 1-bit register for signal <rdce_out_i<1>>.
    Found 1-bit register for signal <wrce_out_i<1>>.
    Found 1-bit register for signal <rdce_out_i<2>>.
    Found 1-bit register for signal <wrce_out_i<2>>.
    Found 1-bit register for signal <rdce_out_i<3>>.
    Found 1-bit register for signal <wrce_out_i<3>>.
    Found 1-bit register for signal <rdce_out_i<4>>.
    Found 1-bit register for signal <wrce_out_i<4>>.
    Found 1-bit register for signal <rdce_out_i<5>>.
    Found 1-bit register for signal <wrce_out_i<5>>.
    Found 1-bit register for signal <rdce_out_i<6>>.
    Found 1-bit register for signal <wrce_out_i<6>>.
    Found 1-bit register for signal <rdce_out_i<7>>.
    Found 1-bit register for signal <wrce_out_i<7>>.
    Found 1-bit register for signal <rdce_out_i<8>>.
    Found 1-bit register for signal <wrce_out_i<8>>.
    Found 1-bit register for signal <rdce_out_i<9>>.
    Found 1-bit register for signal <wrce_out_i<9>>.
    Found 1-bit register for signal <rdce_out_i<10>>.
    Found 1-bit register for signal <wrce_out_i<10>>.
    Found 1-bit register for signal <rdce_out_i<11>>.
    Found 1-bit register for signal <wrce_out_i<11>>.
    Found 1-bit register for signal <rdce_out_i<12>>.
    Found 1-bit register for signal <wrce_out_i<12>>.
    Found 1-bit register for signal <rdce_out_i<13>>.
    Found 1-bit register for signal <wrce_out_i<13>>.
    Found 1-bit register for signal <rdce_out_i<14>>.
    Found 1-bit register for signal <wrce_out_i<14>>.
    Found 1-bit register for signal <rdce_out_i<15>>.
    Found 1-bit register for signal <wrce_out_i<15>>.
    Found 1-bit register for signal <rnw_s_h>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 26
        C_AW = 32
        C_BAR = "10000000001000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<26:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pselect_f_8>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_8> synthesized.

Synthesizing Unit <pselect_f_9>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_9> synthesized.

Synthesizing Unit <pselect_f_10>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_10> synthesized.

Synthesizing Unit <pselect_f_11>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_11> synthesized.

Synthesizing Unit <pselect_f_12>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_12> synthesized.

Synthesizing Unit <pselect_f_13>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_13> synthesized.

Synthesizing Unit <pselect_f_14>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_14> synthesized.

Synthesizing Unit <pselect_f_15>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_15> synthesized.

Synthesizing Unit <pselect_f_16>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_16> synthesized.

Synthesizing Unit <pselect_f_17>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_17> synthesized.

Synthesizing Unit <or_gate128>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = false
    Summary:
	no macro.
Unit <or_gate128> synthesized.

Synthesizing Unit <or_muxcy>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
        C_NUM_BITS = 1
    Summary:
	no macro.
Unit <or_muxcy> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 8
        C_FAMILY = "nofamily"
    Found 9-bit register for signal <INFERRED_GEN.icount_out>.
    Found 9-bit subtractor for signal <INFERRED_GEN.icount_out[8]_GND_52_o_mux_5_OUT> created at line 292.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_f> synthesized.

Synthesizing Unit <dre>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/hdl/vhdl/dre.vhd".
        C_MPLB_DWIDTH = 64
        C_FIFO_DEPTH = 48
        C_RD_BURST_SIZE = 16
        C_WR_BURST_SIZE = 16
WARNING:Xst:647 - Input <MPLB_MRdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <m_be_in_rd_cs>.
    Found 4-bit register for signal <m_size_in_rd_cs>.
    Found 5-bit register for signal <rdbuffer_addr_load_data_cs>.
    Found 4-bit register for signal <m_be_in_wr_cs>.
    Found 4-bit register for signal <m_size_in_wr_cs>.
    Found 2-bit register for signal <sm4_cs>.
    Found 5-bit register for signal <wrbuffer_addr_load_data_cs>.
    Found 2-bit register for signal <sm3_cs>.
    Found finite state machine <FSM_3> for signal <sm4_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | MPLB_Clk (rising_edge)                         |
    | Reset              | PLB_Sw_Rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | sm4_idle                                       |
    | Power Up State     | sm4_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <sm3_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | MPLB_Clk (rising_edge)                         |
    | Reset              | PLB_Sw_Rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | sm3_idle                                       |
    | Power Up State     | sm3_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_56_o_GND_56_o_sub_16_OUT<3:0>> created at line 517.
    Found 4-bit subtractor for signal <GND_56_o_GND_56_o_sub_92_OUT<3:0>> created at line 677.
    Found 4-bit 4-to-1 multiplexer for signal <_n0451> created at line 496.
    Found 4-bit 4-to-1 multiplexer for signal <_n0457> created at line 656.
    Found 32-bit comparator lessequal for signal <n0004> created at line 496
    Found 6-bit comparator lessequal for signal <n0007> created at line 514
    Found 6-bit comparator lessequal for signal <n0013> created at line 532
    Found 32-bit comparator lessequal for signal <n0060> created at line 656
    Found 6-bit comparator lessequal for signal <n0063> created at line 674
    Found 6-bit comparator lessequal for signal <n0069> created at line 692
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  58 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <dre> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 3
 7-bit adder                                           : 4
 7-bit subtractor                                      : 4
 9-bit subtractor                                      : 1
# Registers                                            : 113
 1-bit register                                        : 70
 16-bit register                                       : 2
 2-bit register                                        : 8
 3-bit register                                        : 4
 32-bit register                                       : 9
 4-bit register                                        : 14
 5-bit register                                        : 4
 6-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 22
 32-bit comparator lessequal                           : 4
 5-bit comparator lessequal                            : 2
 6-bit comparator lessequal                            : 4
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 8
# Multiplexers                                         : 231
 1-bit 2-to-1 multiplexer                              : 127
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 24
 4-bit 2-to-1 multiplexer                              : 60
 4-bit 4-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 157
 1-bit xor2                                            : 156
 2-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <master_attachment>.
The following registers are absorbed into counter <rdload>: 1 register on signal <rdload>.
The following registers are absorbed into counter <wrload>: 1 register on signal <wrload>.
Unit <master_attachment> synthesized (advanced).
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 1
 7-bit adder                                           : 4
 7-bit subtractor                                      : 4
 9-bit subtractor                                      : 1
# Counters                                             : 2
 5-bit down counter                                    : 2
# Registers                                            : 653
 Flip-Flops                                            : 653
# Comparators                                          : 22
 32-bit comparator lessequal                           : 4
 5-bit comparator lessequal                            : 2
 6-bit comparator lessequal                            : 4
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 8
# Multiplexers                                         : 212
 1-bit 2-to-1 multiplexer                              : 110
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 24
 4-bit 2-to-1 multiplexer                              : 60
 4-bit 4-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 157
 1-bit xor2                                            : 156
 2-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block plb_slave_attachment.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_30> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_29> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_28> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_27> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_26> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_25> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_24> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_23> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_22> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_21> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_20> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_19> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_18> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_17> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_16> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_15> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_14> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_13> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_12> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_11> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_10> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_9> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_8> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_7> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_6> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_5> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_4> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_3> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_2> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xps_central_dma_0/MASTER_ATTACHMENT_I/FSM_0> on signal <addr_state_machine_cs[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 addr_idle        | 00
 request          | 01
 clear_addr_cycle | 10
 handle_rearb     | 11
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xps_central_dma_0/MASTER_ATTACHMENT_I/FSM_2> on signal <write_state_machine_cs[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 write_idle         | 000
 wait_write_trans1  | 001
 wait_write_trans2  | 010
 write_request      | 011
 write_dataphase    | 100
 handle_wrbterm     | 101
 wait_busy_deassert | 110
 dma_wr_tout        | 111
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xps_central_dma_0/MASTER_ATTACHMENT_I/FSM_1> on signal <read_state_machine_cs[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 read_idle            | 000
 wait_read_trans1     | 001
 wait_read_trans2     | 010
 read_request         | 011
 read_dataphase       | 100
 handle_rdbterm       | 101
 wait_writephase_comp | 110
 dma_transfer_comp    | 111
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xps_central_dma_0/DRE_ATTACHMENT_I/FSM_3> on signal <sm4_cs[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm4_idle | 00
 sm4_load | 01
 wr4_over | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xps_central_dma_0/DRE_ATTACHMENT_I/FSM_4> on signal <sm3_cs[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm3_idle | 00
 sm3_load | 01
 rd3_over | 10
----------------------
WARNING:Xst:1710 - FF/Latch <wr_bytes_i_0> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_bytes_i_0> (without init value) has a constant value of 0 in block <master_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_size_in_rd_cs_3> (without init value) has a constant value of 0 in block <dre>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_size_in_rd_cs_1> (without init value) has a constant value of 0 in block <dre>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_size_in_wr_cs_3> (without init value) has a constant value of 0 in block <dre>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_size_in_wr_cs_1> (without init value) has a constant value of 0 in block <dre>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <m_size_in_wr_cs_2> in Unit <dre> is equivalent to the following FF/Latch, which will be removed : <m_size_in_wr_cs_0> 
INFO:Xst:2261 - The FF/Latch <m_size_in_rd_cs_2> in Unit <dre> is equivalent to the following FF/Latch, which will be removed : <m_size_in_rd_cs_0> 

Optimizing unit <system_xps_central_dma_0_wrapper> ...

Optimizing unit <dynshreg_f> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <counter_f> ...

Optimizing unit <Address_Count> ...

Optimizing unit <Length_Decrement> ...

Optimizing unit <master_attachment> ...

Optimizing unit <srl_fifo_rbu_f> ...

Optimizing unit <cntr_incr_decr_addn_f> ...

Optimizing unit <dre> ...
WARNING:Xst:1710 - FF/Latch <xps_central_dma_0/MASTER_ATTACHMENT_I/M_size_1> (without init value) has a constant value of 0 in block <system_xps_central_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xps_central_dma_0/MASTER_ATTACHMENT_I/M_size_3> (without init value) has a constant value of 0 in block <system_xps_central_dma_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_6> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_9> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_13> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_14> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_15> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[0].DMA_FIFO_F/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[0].DMA_FIFO_F/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[0].DMA_FIFO_F/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[1].DMA_FIFO_F/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[1].DMA_FIFO_F/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[1].DMA_FIFO_F/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[2].DMA_FIFO_F/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[2].DMA_FIFO_F/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[2].DMA_FIFO_F/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[3].DMA_FIFO_F/I_SRL_FIFO_RBU_F/overflow_i> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[3].DMA_FIFO_F/I_SRL_FIFO_RBU_F/underflow_i> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
WARNING:Xst:2677 - Node <xps_central_dma_0/MASTER_ATTACHMENT_I/FIFO_GEN_5.DATA_FIFO_GEN[3].DMA_FIFO_F/I_SRL_FIFO_RBU_F/FIFO_Full> of sequential type is unconnected in block <system_xps_central_dma_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <xps_central_dma_0/MASTER_ATTACHMENT_I/M_size_0> in Unit <system_xps_central_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <xps_central_dma_0/MASTER_ATTACHMENT_I/M_size_2> 
INFO:Xst:2261 - The FF/Latch <xps_central_dma_0/SLAVE_ATTACHMENT_I/Plb_Sw_Rst_reset_i> in Unit <system_xps_central_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <xps_central_dma_0/MASTER_ATTACHMENT_I/reset> 
INFO:Xst:2261 - The FF/Latch <xps_central_dma_0/MASTER_ATTACHMENT_I/priority_level_0> in Unit <system_xps_central_dma_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <xps_central_dma_0/MASTER_ATTACHMENT_I/priority_level_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_xps_central_dma_0_wrapper, actual ratio is 0.

Final Macro Processing ...

Processing Unit <system_xps_central_dma_0_wrapper> :
	Found 2-bit shift register for signal <xps_central_dma_0/SLAVE_ATTACHMENT_I/cs_E_splb>.
	Found 2-bit shift register for signal <xps_central_dma_0/SLAVE_ATTACHMENT_I/cs_C_mplb>.
Unit <system_xps_central_dma_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 564
 Flip-Flops                                            : 564
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_xps_central_dma_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1315
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 1
#      LUT2                        : 31
#      LUT3                        : 270
#      LUT4                        : 92
#      LUT5                        : 170
#      LUT6                        : 234
#      MULT_AND                    : 128
#      MUXCY                       : 26
#      MUXCY_L                     : 156
#      MUXF7                       : 9
#      MUXF7_D                     : 32
#      VCC                         : 1
#      XORCY                       : 156
# FlipFlops/Latches                : 566
#      FD                          : 99
#      FDE                         : 8
#      FDR                         : 206
#      FDRE                        : 223
#      FDS                         : 29
#      FDSE                        : 1
# Shift Registers                  : 66
#      SRLC16E                     : 2
#      SRLC32E                     : 64

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:             566  out of  301440     0%  
 Number of Slice LUTs:                  872  out of  150720     0%  
    Number used as Logic:               806  out of  150720     0%  
    Number used as Memory:               66  out of  58400     0%  
       Number used as SRL:               66

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1005
   Number with an unused Flip Flop:     439  out of   1005    43%  
   Number with an unused LUT:           133  out of   1005    13%  
   Number of fully used LUT-FF pairs:   433  out of   1005    43%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                         528
 Number of bonded IOBs:                   0  out of    600     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                  | Load  |
-----------------------------------+--------------------------------------------------------+-------+
SPLB_Clk                           | NONE(xps_central_dma_0/SLAVE_ATTACHMENT_I/cs_E_splb_d1)| 203   |
MPLB_Clk                           | NONE(xps_central_dma_0/SLAVE_ATTACHMENT_I/cs_C_mplb_d1)| 429   |
-----------------------------------+--------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.308ns (Maximum Frequency: 232.126MHz)
   Minimum input arrival time before clock: 3.387ns
   Maximum output required time after clock: 1.095ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 2.988ns (frequency: 334.672MHz)
  Total number of paths / destination ports: 1287 / 189
-------------------------------------------------------------------------
Delay:               2.988ns (Levels of Logic = 4)
  Source:            xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8 (FF)
  Destination:       xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8 to xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.375   0.778  xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8 (xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8)
     LUT6:I0->O            1   0.068   0.638  xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS14 (xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS13)
     LUT5:I1->O           11   0.068   0.483  xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS16 (xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/address_match_early)
     LUT6:I5->O            3   0.068   0.431  xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_rearbitrate_ns11 (xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_rearbitrate_ns11)
     LUT4:I3->O            1   0.068   0.000  xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_rearbitrate_ns12 (xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns)
     FDR:D                     0.011          xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i
    ----------------------------------------
    Total                      2.988ns (0.658ns logic, 2.330ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPLB_Clk'
  Clock period: 4.308ns (frequency: 232.126MHz)
  Total number of paths / destination ports: 18342 / 1306
-------------------------------------------------------------------------
Delay:               4.308ns (Levels of Logic = 6)
  Source:            xps_central_dma_0/DRE_ATTACHMENT_I/wrbuffer_addr_load_data_cs_4 (FF)
  Destination:       xps_central_dma_0/MASTER_ATTACHMENT_I/write_addr_phase_cs (FF)
  Source Clock:      MPLB_Clk rising
  Destination Clock: MPLB_Clk rising

  Data Path: xps_central_dma_0/DRE_ATTACHMENT_I/wrbuffer_addr_load_data_cs_4 to xps_central_dma_0/MASTER_ATTACHMENT_I/write_addr_phase_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.375   0.870  xps_central_dma_0/DRE_ATTACHMENT_I/wrbuffer_addr_load_data_cs_4 (xps_central_dma_0/DRE_ATTACHMENT_I/wrbuffer_addr_load_data_cs_4)
     LUT6:I0->O            4   0.068   0.798  xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_11 (xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_11)
     LUT6:I0->O            1   0.068   0.417  xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_1131 (xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_113)
     LUT6:I5->O            1   0.068   0.417  xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_Single_wr_xfer_OR_40_o6 (xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_Single_wr_xfer_OR_40_o6)
     LUT5:I4->O            3   0.068   0.595  xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_Single_wr_xfer_OR_40_o8 (xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_Single_wr_xfer_OR_40_o8)
     LUT6:I3->O            1   0.068   0.417  xps_central_dma_0/MASTER_ATTACHMENT_I/Mmux_write_addr_phase_ns11 (xps_central_dma_0/MASTER_ATTACHMENT_I/write_addr_phase_ns)
     LUT3:I2->O            1   0.068   0.000  xps_central_dma_0/MASTER_ATTACHMENT_I/write_addr_phase_cs_rstpot (xps_central_dma_0/MASTER_ATTACHMENT_I/write_addr_phase_cs_rstpot)
     FDR:D                     0.011          xps_central_dma_0/MASTER_ATTACHMENT_I/write_addr_phase_cs
    ----------------------------------------
    Total                      4.308ns (0.794ns logic, 3.514ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 1058 / 283
-------------------------------------------------------------------------
Offset:              3.387ns (Levels of Logic = 5)
  Source:            MPLB_MWrDAck (PAD)
  Destination:       xps_central_dma_0/MASTER_ATTACHMENT_I/start_write_cs (FF)
  Destination Clock: MPLB_Clk rising

  Data Path: MPLB_MWrDAck to xps_central_dma_0/MASTER_ATTACHMENT_I/start_write_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O           12   0.068   0.653  xps_central_dma_0/MASTER_ATTACHMENT_I/write_state_machine_cs_FSM_FFd1-In12 (xps_central_dma_0/MASTER_ATTACHMENT_I/write_state_machine_cs_FSM_FFd1-In1)
     LUT6:I3->O            7   0.068   0.457  xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_Single_wr_xfer_OR_40_o39_SW0 (N103)
     LUT6:I5->O            1   0.068   0.775  xps_central_dma_0/MASTER_ATTACHMENT_I/fifo_occy_flag_Single_wr_xfer_OR_40_o19_SW4 (N121)
     LUT6:I1->O            1   0.068   0.775  xps_central_dma_0/MASTER_ATTACHMENT_I/_n0834_inv_rstpot_SW2 (N111)
     LUT6:I1->O            1   0.068   0.000  xps_central_dma_0/MASTER_ATTACHMENT_I/start_write_cs_dpot (xps_central_dma_0/MASTER_ATTACHMENT_I/start_write_cs_dpot)
     FDRE:D                    0.011          xps_central_dma_0/MASTER_ATTACHMENT_I/start_write_cs
    ----------------------------------------
    Total                      3.387ns (0.727ns logic, 2.660ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 243 / 235
-------------------------------------------------------------------------
Offset:              1.187ns (Levels of Logic = 2)
  Source:            SPLB_Rst (PAD)
  Destination:       xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O           13   0.068   0.858  xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_200_o1 (xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_200_o)
     LUT6:I0->O            1   0.068   0.000  xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/Mmux_sl_mbusy_i[0]_PWR_27_o_MUX_323_o11 (xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i[0]_PWR_27_o_MUX_323_o)
     FDR:D                     0.011          xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_2
    ----------------------------------------
    Total                      1.187ns (0.329ns logic, 0.858ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 79 / 79
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 (FF)
  Destination:       Sl_rdDBus<0> (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 to Sl_rdDBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.375   0.000  xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 (xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 116 / 113
-------------------------------------------------------------------------
Offset:              1.095ns (Levels of Logic = 1)
  Source:            xps_central_dma_0/SLAVE_ATTACHMENT_I/intr_status_reg_31 (FF)
  Destination:       IP2INTC_Irpt (PAD)
  Source Clock:      MPLB_Clk rising

  Data Path: xps_central_dma_0/SLAVE_ATTACHMENT_I/intr_status_reg_31 to IP2INTC_Irpt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.375   0.652  xps_central_dma_0/SLAVE_ATTACHMENT_I/intr_status_reg_31 (xps_central_dma_0/SLAVE_ATTACHMENT_I/intr_status_reg_31)
     LUT4:I0->O            0   0.068   0.000  xps_central_dma_0/SLAVE_ATTACHMENT_I/IP2INTC_Irpt1 (IP2INTC_Irpt)
    ----------------------------------------
    Total                      1.095ns (0.443ns logic, 0.652ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MPLB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPLB_Clk       |    4.308|         |         |         |
SPLB_Clk       |    2.594|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPLB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPLB_Clk       |    2.378|         |         |         |
SPLB_Clk       |    2.988|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.39 secs
 
--> 


Total memory usage is 157104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  159 (   0 filtered)
Number of infos    :   30 (   0 filtered)

