C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/ramOnChipData.v {1 {vlog -work work -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/ramOnChipData.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ramOnChipData

Top level modules:
	ramOnChipData

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/adder.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/HazardDetection.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/HazardDetection.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module HazardDetection

Top level modules:
	HazardDetection

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/ramOnChip32.v {1 {vlog -work work -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/ramOnChip32.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ramOnChip32

Top level modules:
	ramOnChip32

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/flopr.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/flopr.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module flopr

Top level modules:
	flopr

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/ForwardingUnit.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/ForwardingUnit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ForwardingUnit

Top level modules:
	ForwardingUnit

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/Controller.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/Controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Controller

Top level modules:
	Controller

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/mux2.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/mux2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2

Top level modules:
	mux2

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/RISC_V.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/RISC_V.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module riscv

Top level modules:
	riscv

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/mux4.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/mux4.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux4

Top level modules:
	mux4

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/Memoria32Data.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/Memoria32Data.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Memoria32Data

Top level modules:
	Memoria32Data

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/verif/tb_top.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/verif/tb_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_top

Top level modules:
	tb_top

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/instructionmemory.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/instructionmemory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instructionmemory

Top level modules:
	instructionmemory

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/imm_Gen.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/imm_Gen.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module imm_Gen

Top level modules:
	imm_Gen

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/RegPack.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/RegPack.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package Pipe_Buf_Reg_PKG

Top level modules:
	--none--

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/ALUController.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/ALUController.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALUController

Top level modules:
	ALUController

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/RegFile.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/RegFile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RegFile

Top level modules:
	RegFile

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/BranchUnit.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/BranchUnit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module BranchUnit

Top level modules:
	BranchUnit

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/Datapath.sv {2 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/Datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Warning: C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/Datapath.sv(3): (vlog-13233) Design unit "Datapath_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package Datapath_sv_unit
-- Importing package Pipe_Buf_Reg_PKG
-- Compiling module Datapath

Top level modules:
	Datapath

} {} {}} C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/Memoria32.sv {1 {vlog -work work -sv -stats=none C:/Users/julio/Desktop/RiscV-Original/Risc-v-Pipeline-main/design/Memoria32.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Memoria32

Top level modules:
	Memoria32

} {} {}}
