
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549835 heartbeat IPC: 3.92182 cumulative IPC: 3.92182 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242347 heartbeat IPC: 3.714 cumulative IPC: 3.81509 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005871 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 2 min 0 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005871 (Simulation time: 0 hr 2 min 0 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 57436832 heartbeat IPC: 0.202302 cumulative IPC: 0.202302 (Simulation time: 0 hr 3 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 106430444 heartbeat IPC: 0.204108 cumulative IPC: 0.203201 (Simulation time: 0 hr 4 min 7 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 153941686 heartbeat IPC: 0.210477 cumulative IPC: 0.20557 (Simulation time: 0 hr 5 min 12 sec) 
Finished CPU 0 instructions: 30000004 cycles: 145935816 cumulative IPC: 0.20557 (Simulation time: 0 hr 5 min 12 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.20557 instructions: 30000004 cycles: 145935816
cpu0_DTLB TOTAL     ACCESS:    7969967  HIT:    6392226  MISS:    1577741
cpu0_DTLB LOAD      ACCESS:    7863403  HIT:    6285662  MISS:    1577741
cpu0_DTLB RFO       ACCESS:     106564  HIT:     106564  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74523 cycles
cpu0_ITLB TOTAL     ACCESS:    3222385  HIT:    3222385  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3222385  HIT:    3222385  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:    1577741  HIT:    1575403  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577741  HIT:    1575403  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.46 cycles
cpu0_L1D TOTAL     ACCESS:    6555077  HIT:    4168047  MISS:    2387030
cpu0_L1D LOAD      ACCESS:    6445807  HIT:    4060954  MISS:    2384853
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        161  MISS:       2177
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 78.4151 cycles
cpu0_L2C TOTAL     ACCESS:    2474989  HIT:     819041  MISS:    1655948
cpu0_L2C LOAD      ACCESS:    2384853  HIT:     729043  MISS:    1655810
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2177  HIT:       2058  MISS:        119
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 96.8507 cycles
LLC TOTAL     ACCESS:    1743629  HIT:    1030125  MISS:     713504
LLC LOAD      ACCESS:    1655810  HIT:     963150  MISS:     692660
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87700  HIT:      66858  MISS:      20842
LLC TRANSLATION ACCESS:        119  HIT:        117  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 176.04 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      16089  ROW_BUFFER_MISS:     676560
 DBUS AVG_CONGESTED_CYCLE:    3.72421
 WQ ROW_BUFFER_HIT:      37915  ROW_BUFFER_MISS:      33303  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6407
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

