{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632726194775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632726194775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 12:33:14 2021 " "Processing started: Mon Sep 27 12:33:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632726194775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726194775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726194775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632726194996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632726194996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205398 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205399 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205399 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/DUT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205400 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/DUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_beh-a1 " "Found design unit 1: alu_beh-a1" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205400 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_beh " "Found entity 1: alu_beh" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726205400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632726205443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_beh alu_beh:alu_instance " "Elaborating entity \"alu_beh\" for hierarchy \"alu_beh:alu_instance\"" {  } { { "DUT.vhd" "alu_instance" { Text "/home/winston/Documents/Acads/EE214/EXP_5/DUT.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632726205445 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "a1 alu.vhd(25) " "VHDL Variable Declaration warning at alu.vhd(25): used initial value expression for variable \"a1\" because variable was never assigned a value" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 25 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "b1 alu.vhd(26) " "VHDL Variable Declaration warning at alu.vhd(26): used initial value expression for variable \"b1\" because variable was never assigned a value" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 26 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op alu.vhd(63) " "VHDL Process Statement warning at alu.vhd(63): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] alu.vhd(63) " "Inferred latch for \"op\[0\]\" at alu.vhd(63)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] alu.vhd(63) " "Inferred latch for \"op\[1\]\" at alu.vhd(63)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] alu.vhd(63) " "Inferred latch for \"op\[2\]\" at alu.vhd(63)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] alu.vhd(63) " "Inferred latch for \"op\[3\]\" at alu.vhd(63)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] alu.vhd(63) " "Inferred latch for \"op\[4\]\" at alu.vhd(63)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] alu.vhd(63) " "Inferred latch for \"op\[5\]\" at alu.vhd(63)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] alu.vhd(63) " "Inferred latch for \"op\[6\]\" at alu.vhd(63)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] alu.vhd(63) " "Inferred latch for \"op\[7\]\" at alu.vhd(63)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726205447 "|DUT|alu_beh:alu_instance"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:alu_instance\|op\[5\] " "LATCH primitive \"alu_beh:alu_instance\|op\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632726205557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:alu_instance\|op\[4\] " "LATCH primitive \"alu_beh:alu_instance\|op\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632726205557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:alu_instance\|op\[3\] " "LATCH primitive \"alu_beh:alu_instance\|op\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632726205557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:alu_instance\|op\[2\] " "LATCH primitive \"alu_beh:alu_instance\|op\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632726205557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:alu_instance\|op\[1\] " "LATCH primitive \"alu_beh:alu_instance\|op\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632726205557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:alu_instance\|op\[0\] " "LATCH primitive \"alu_beh:alu_instance\|op\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632726205557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:alu_instance\|op\[7\] " "LATCH primitive \"alu_beh:alu_instance\|op\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632726205557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu_beh:alu_instance\|op\[6\] " "LATCH primitive \"alu_beh:alu_instance\|op\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/EE214/EXP_5/alu.vhd" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632726205558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632726206402 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632726206402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632726206402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632726206402 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_virtual_jtag 15 " "Ignored 15 assignments for entity \"sld_virtual_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632726206482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "v_jtag 16 " "Ignored 16 assignments for entity \"v_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1632726206482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632726206512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 12:33:26 2021 " "Processing ended: Mon Sep 27 12:33:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632726206512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632726206512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632726206512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726206512 ""}
