|NgControlCpld
clk => clk~0.IN2
ste => ~NO_FANOUT~
serialin => serialin~0.IN1
serialout <= <GND>
mspclk => mspclk~0.IN1
nchpsel => nchpsel~0.IN1
gpio1 => ~NO_FANOUT~
gpio2 => ~NO_FANOUT~
LED1 <= comb_7.DB_MAX_OUTPUT_PORT_TYPE
LED2 <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
nSD <= board:board.SD
FSReset => FSReset~0.IN1
nFPGAReset => WideAnd0.IN3
nFPGAReset => comb_7.ACLR
FPGAEnable => ~NO_FANOUT~
nMSPReset => WideAnd0.IN4
nVoltFault => WideAnd1.IN0
nVoltFault => WideAnd0.IN0
nReg15Fault => WideAnd1.IN1
nReg15Fault => WideAnd0.IN1
nReg5Fault => WideAnd1.IN2
nReg5Fault => WideAnd0.IN2
nCurrentFault => ~NO_FANOUT~
aux <= board:board.aux
main <= board:board.main
diode <= board:board.diode
SD <= board:board.SD


|NgControlCpld|inblock:inblock
data[0] <= sreg16:SHIFT.q
data[1] <= sreg16:SHIFT.q
data[2] <= sreg16:SHIFT.q
data[3] <= sreg16:SHIFT.q
data[4] <= sreg16:SHIFT.q
data[5] <= sreg16:SHIFT.q
data[6] <= sreg16:SHIFT.q
data[7] <= sreg16:SHIFT.q
data[8] <= sreg16:SHIFT.q
data[9] <= sreg16:SHIFT.q
data[10] <= sreg16:SHIFT.q
data[11] <= sreg16:SHIFT.q
data[12] <= sreg16:SHIFT.q
data[13] <= sreg16:SHIFT.q
data[14] <= data[14]~1.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~0.DB_MAX_OUTPUT_PORT_TYPE
countglobal <= edecode4:BOARDSEL.eq0
load1 <= edecode4:BOARDSEL.eq1
load2 <= edecode4:BOARDSEL.eq2
load3 <= edecode4:BOARDSEL.eq3
clk => DCS1.CLK
clk => DCS2.CLK
mspclk => mspclk~0.IN1
serialin => serialin~0.IN1
nchpsel => comb~1.IN1
nchpsel => comb~0.IN0
nchpsel => chpsel.IN1


|NgControlCpld|inblock:inblock|sreg16:SHIFT
clock => clock~0.IN1
enable => enable~0.IN1
shiftin => shiftin~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q
q[8] <= lpm_shiftreg:lpm_shiftreg_component.q
q[9] <= lpm_shiftreg:lpm_shiftreg_component.q
q[10] <= lpm_shiftreg:lpm_shiftreg_component.q
q[11] <= lpm_shiftreg:lpm_shiftreg_component.q
q[12] <= lpm_shiftreg:lpm_shiftreg_component.q
q[13] <= lpm_shiftreg:lpm_shiftreg_component.q
q[14] <= lpm_shiftreg:lpm_shiftreg_component.q
q[15] <= lpm_shiftreg:lpm_shiftreg_component.q


|NgControlCpld|inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|inblock:inblock|edecode4:BOARDSEL
data[0] => data[0]~1.IN1
data[1] => data[1]~0.IN1
enable => enable~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq


|NgControlCpld|inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component
data[0] => decode_ndf:auto_generated.data[0]
data[1] => decode_ndf:auto_generated.data[1]
enable => decode_ndf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ndf:auto_generated.eq[0]
eq[1] <= decode_ndf:auto_generated.eq[1]
eq[2] <= decode_ndf:auto_generated.eq[2]
eq[3] <= decode_ndf:auto_generated.eq[3]


|NgControlCpld|inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode30w[1].IN1
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board
aux <= signal:AUXSIG.Gate
main <= signal:MAINSIG.Gate
diode <= signal:DIODESIG.Gate
SD <= enable.DB_MAX_OUTPUT_PORT_TYPE
clk => clk~0.IN9
data[0] => data[0]~13.IN5
data[1] => data[1]~12.IN5
data[2] => data[2]~11.IN5
data[3] => data[3]~10.IN5
data[4] => data[4]~9.IN5
data[5] => data[5]~8.IN5
data[6] => data[6]~7.IN5
data[7] => data[7]~6.IN5
data[8] => data[8]~5.IN5
data[9] => data[9]~4.IN5
data[10] => data[10]~3.IN5
data[11] => data[11]~2.IN1
data[12] => data[12]~1.IN1
data[13] => data[13]~0.IN1
load => load~0.IN1
nFS => latch_reset.IN1
nFS => comb_6.ACLR
FS_Reset => latch_reset.IN0
countglobal => comb~0.IN1


|NgControlCpld|board:board|edecode5:DECODE
data[0] => data[0]~2.IN1
data[1] => data[1]~1.IN1
data[2] => data[2]~0.IN1
enable => enable~0.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq


|NgControlCpld|board:board|edecode5:DECODE|lpm_decode:lpm_decode_component
data[0] => decode_sdf:auto_generated.data[0]
data[1] => decode_sdf:auto_generated.data[1]
data[2] => decode_sdf:auto_generated.data[2]
enable => decode_sdf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_sdf:auto_generated.eq[0]
eq[1] <= decode_sdf:auto_generated.eq[1]
eq[2] <= decode_sdf:auto_generated.eq[2]
eq[3] <= decode_sdf:auto_generated.eq[3]
eq[4] <= decode_sdf:auto_generated.eq[4]
eq[5] <= decode_sdf:auto_generated.eq[5]
eq[6] <= decode_sdf:auto_generated.eq[6]
eq[7] <= decode_sdf:auto_generated.eq[7]


|NgControlCpld|board:board|edecode5:DECODE|lpm_decode:lpm_decode_component|decode_sdf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode38w[1].IN1
data[0] => w_anode58w[1].IN1
data[0] => w_anode78w[1].IN1
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|reg11:period_reg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|reg11:aux_length_reg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|reg11:aux_overlap_reg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|reg11:main_length_reg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|reg11:dead_time_reg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|counter:count
clk => clk~0.IN2
counter[0] <= counter[0]~10.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~9.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~8.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~7.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~6.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~5.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter[6]~4.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter[7]~3.DB_MAX_OUTPUT_PORT_TYPE
counter[8] <= counter[8]~2.DB_MAX_OUTPUT_PORT_TYPE
counter[9] <= counter[9]~1.DB_MAX_OUTPUT_PORT_TYPE
counter[10] <= counter[10]~0.DB_MAX_OUTPUT_PORT_TYPE
period[0] => period[0]~10.IN1
period[1] => period[1]~9.IN1
period[2] => period[2]~8.IN1
period[3] => period[3]~7.IN1
period[4] => period[4]~6.IN1
period[5] => period[5]~5.IN1
period[6] => period[6]~4.IN1
period[7] => period[7]~3.IN1
period[8] => period[8]~2.IN1
period[9] => period[9]~1.IN1
period[10] => period[10]~0.IN1
reset => comb~0.IN1
enable => enable~0.IN1


|NgControlCpld|board:board|counter:count|count11:count11
clock => clock~0.IN1
cnt_en => cnt_en~0.IN1
sclr => sclr~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q


|NgControlCpld|board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component
clock => cntr_aci:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_aci:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_aci:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_aci:auto_generated.q[0]
q[1] <= cntr_aci:auto_generated.q[1]
q[2] <= cntr_aci:auto_generated.q[2]
q[3] <= cntr_aci:auto_generated.q[3]
q[4] <= cntr_aci:auto_generated.q[4]
q[5] <= cntr_aci:auto_generated.q[5]
q[6] <= cntr_aci:auto_generated.q[6]
q[7] <= cntr_aci:auto_generated.q[7]
q[8] <= cntr_aci:auto_generated.q[8]
q[9] <= cntr_aci:auto_generated.q[9]
q[10] <= cntr_aci:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|NgControlCpld|board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
cnt_en => counter_cella10.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR
sclr => counter_cella8.SCLR
sclr => counter_cella9.SCLR
sclr => counter_cella10.SCLR


|NgControlCpld|board:board|counter:count|gte11:detect
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
ageb <= lpm_compare:lpm_compare_component.ageb


|NgControlCpld|board:board|counter:count|gte11:detect|lpm_compare:lpm_compare_component
dataa[0] => cmpr_n8g:auto_generated.dataa[0]
dataa[1] => cmpr_n8g:auto_generated.dataa[1]
dataa[2] => cmpr_n8g:auto_generated.dataa[2]
dataa[3] => cmpr_n8g:auto_generated.dataa[3]
dataa[4] => cmpr_n8g:auto_generated.dataa[4]
dataa[5] => cmpr_n8g:auto_generated.dataa[5]
dataa[6] => cmpr_n8g:auto_generated.dataa[6]
dataa[7] => cmpr_n8g:auto_generated.dataa[7]
dataa[8] => cmpr_n8g:auto_generated.dataa[8]
dataa[9] => cmpr_n8g:auto_generated.dataa[9]
dataa[10] => cmpr_n8g:auto_generated.dataa[10]
datab[0] => cmpr_n8g:auto_generated.datab[0]
datab[1] => cmpr_n8g:auto_generated.datab[1]
datab[2] => cmpr_n8g:auto_generated.datab[2]
datab[3] => cmpr_n8g:auto_generated.datab[3]
datab[4] => cmpr_n8g:auto_generated.datab[4]
datab[5] => cmpr_n8g:auto_generated.datab[5]
datab[6] => cmpr_n8g:auto_generated.datab[6]
datab[7] => cmpr_n8g:auto_generated.datab[7]
datab[8] => cmpr_n8g:auto_generated.datab[8]
datab[9] => cmpr_n8g:auto_generated.datab[9]
datab[10] => cmpr_n8g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_n8g:auto_generated.ageb


|NgControlCpld|board:board|counter:count|gte11:detect|lpm_compare:lpm_compare_component|cmpr_n8g:auto_generated
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|NgControlCpld|board:board|counter:count|slpf:cleaner
clk => comb_4.CLK
clk => comb_5.CLK
clk => comb_6.CLK
in => comb_4.DATAIN
out <= prod.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_13
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result


|NgControlCpld|board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
dataa[8] => addcore:adder.dataa[8]
dataa[9] => addcore:adder.dataa[9]
dataa[10] => addcore:adder.dataa[10]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
datab[8] => addcore:adder.datab[8]
datab[9] => addcore:adder.datab[9]
datab[10] => addcore:adder.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
result[8] <= altshift:result_ext_latency_ffs.result[8]
result[9] <= altshift:result_ext_latency_ffs.result[9]
result[10] <= altshift:result_ext_latency_ffs.result[10]
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
datab[10] => datab_node[10].IN0
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
result[8] <= a_csnbuffer:result_node.sout[8]
result[9] <= a_csnbuffer:result_node.sout[9]
result[10] <= a_csnbuffer:result_node.sout[10]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[8] <= unreg_res_node[8].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[9] <= unreg_res_node[9].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[10] <= unreg_res_node[10].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= <GND>
bp_out <= <GND>


|NgControlCpld|board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
cin[0] => cout[0]~10.IN0
cin[1] => cout[1]~9.IN0
cin[2] => cout[2]~8.IN0
cin[3] => cout[3]~7.IN0
cin[4] => cout[4]~6.IN0
cin[5] => cout[5]~5.IN0
cin[6] => cout[6]~4.IN0
cin[7] => cout[7]~3.IN0
cin[8] => cout[8]~2.IN0
cin[9] => cout[9]~1.IN0
cin[10] => cout[10]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~10.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~9.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~8.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
sin[8] => cs_buffer[8].SUM_IN
sin[9] => cs_buffer[9].SUM_IN
sin[10] => cs_buffer[10].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
cin[8] => cs_buffer[8].CIN
cin[9] => cs_buffer[9].CIN
cin[10] => cs_buffer[10].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
cin[0] => cout[0]~10.IN0
cin[1] => cout[1]~9.IN0
cin[2] => cout[2]~8.IN0
cin[3] => cout[3]~7.IN0
cin[4] => cout[4]~6.IN0
cin[5] => cout[5]~5.IN0
cin[6] => cout[6]~4.IN0
cin[7] => cout[7]~3.IN0
cin[8] => cout[8]~2.IN0
cin[9] => cout[9]~1.IN0
cin[10] => cout[10]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~10.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~9.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~8.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_14
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result


|NgControlCpld|board:board|add11:comb_14|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
dataa[8] => addcore:adder.dataa[8]
dataa[9] => addcore:adder.dataa[9]
dataa[10] => addcore:adder.dataa[10]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
datab[8] => addcore:adder.datab[8]
datab[9] => addcore:adder.datab[9]
datab[10] => addcore:adder.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
result[8] <= altshift:result_ext_latency_ffs.result[8]
result[9] <= altshift:result_ext_latency_ffs.result[9]
result[10] <= altshift:result_ext_latency_ffs.result[10]
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_14|lpm_add_sub:lpm_add_sub_component|addcore:adder
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
datab[10] => datab_node[10].IN0
cin => ~NO_FANOUT~
add_sub => cin_node.IN0
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
result[8] <= a_csnbuffer:result_node.sout[8]
result[9] <= a_csnbuffer:result_node.sout[9]
result[10] <= a_csnbuffer:result_node.sout[10]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[8] <= unreg_res_node[8].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[9] <= unreg_res_node[9].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[10] <= unreg_res_node[10].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= <GND>
bp_out <= <GND>


|NgControlCpld|board:board|add11:comb_14|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
cin[0] => cout[0]~10.IN0
cin[1] => cout[1]~9.IN0
cin[2] => cout[2]~8.IN0
cin[3] => cout[3]~7.IN0
cin[4] => cout[4]~6.IN0
cin[5] => cout[5]~5.IN0
cin[6] => cout[6]~4.IN0
cin[7] => cout[7]~3.IN0
cin[8] => cout[8]~2.IN0
cin[9] => cout[9]~1.IN0
cin[10] => cout[10]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~10.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~9.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~8.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_14|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
sin[8] => cs_buffer[8].SUM_IN
sin[9] => cs_buffer[9].SUM_IN
sin[10] => cs_buffer[10].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
cin[8] => cs_buffer[8].CIN
cin[9] => cs_buffer[9].CIN
cin[10] => cs_buffer[10].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_14|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
cin[0] => cout[0]~10.IN0
cin[1] => cout[1]~9.IN0
cin[2] => cout[2]~8.IN0
cin[3] => cout[3]~7.IN0
cin[4] => cout[4]~6.IN0
cin[5] => cout[5]~5.IN0
cin[6] => cout[6]~4.IN0
cin[7] => cout[7]~3.IN0
cin[8] => cout[8]~2.IN0
cin[9] => cout[9]~1.IN0
cin[10] => cout[10]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~10.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~9.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~8.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_14|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_14|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_14|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_15
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result


|NgControlCpld|board:board|add11:comb_15|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
dataa[8] => addcore:adder.dataa[8]
dataa[9] => addcore:adder.dataa[9]
dataa[10] => addcore:adder.dataa[10]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
datab[8] => addcore:adder.datab[8]
datab[9] => addcore:adder.datab[9]
datab[10] => addcore:adder.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
result[8] <= altshift:result_ext_latency_ffs.result[8]
result[9] <= altshift:result_ext_latency_ffs.result[9]
result[10] <= altshift:result_ext_latency_ffs.result[10]
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_15|lpm_add_sub:lpm_add_sub_component|addcore:adder
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
datab[10] => datab_node[10].IN0
cin => ~NO_FANOUT~
add_sub => cin_node.IN0
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
result[8] <= a_csnbuffer:result_node.sout[8]
result[9] <= a_csnbuffer:result_node.sout[9]
result[10] <= a_csnbuffer:result_node.sout[10]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[8] <= unreg_res_node[8].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[9] <= unreg_res_node[9].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[10] <= unreg_res_node[10].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= <GND>
bp_out <= <GND>


|NgControlCpld|board:board|add11:comb_15|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
cin[0] => cout[0]~10.IN0
cin[1] => cout[1]~9.IN0
cin[2] => cout[2]~8.IN0
cin[3] => cout[3]~7.IN0
cin[4] => cout[4]~6.IN0
cin[5] => cout[5]~5.IN0
cin[6] => cout[6]~4.IN0
cin[7] => cout[7]~3.IN0
cin[8] => cout[8]~2.IN0
cin[9] => cout[9]~1.IN0
cin[10] => cout[10]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~10.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~9.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~8.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_15|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
sin[8] => cs_buffer[8].SUM_IN
sin[9] => cs_buffer[9].SUM_IN
sin[10] => cs_buffer[10].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
cin[8] => cs_buffer[8].CIN
cin[9] => cs_buffer[9].CIN
cin[10] => cs_buffer[10].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_15|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
cin[0] => cout[0]~10.IN0
cin[1] => cout[1]~9.IN0
cin[2] => cout[2]~8.IN0
cin[3] => cout[3]~7.IN0
cin[4] => cout[4]~6.IN0
cin[5] => cout[5]~5.IN0
cin[6] => cout[6]~4.IN0
cin[7] => cout[7]~3.IN0
cin[8] => cout[8]~2.IN0
cin[9] => cout[9]~1.IN0
cin[10] => cout[10]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~10.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~9.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~8.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_15|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_15|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|add11:comb_15|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_16
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result


|NgControlCpld|board:board|sub11:comb_16|lpm_add_sub:lpm_add_sub_component
dataa[0] => addcore:adder.dataa[0]
dataa[1] => addcore:adder.dataa[1]
dataa[2] => addcore:adder.dataa[2]
dataa[3] => addcore:adder.dataa[3]
dataa[4] => addcore:adder.dataa[4]
dataa[5] => addcore:adder.dataa[5]
dataa[6] => addcore:adder.dataa[6]
dataa[7] => addcore:adder.dataa[7]
dataa[8] => addcore:adder.dataa[8]
dataa[9] => addcore:adder.dataa[9]
dataa[10] => addcore:adder.dataa[10]
datab[0] => addcore:adder.datab[0]
datab[1] => addcore:adder.datab[1]
datab[2] => addcore:adder.datab[2]
datab[3] => addcore:adder.datab[3]
datab[4] => addcore:adder.datab[4]
datab[5] => addcore:adder.datab[5]
datab[6] => addcore:adder.datab[6]
datab[7] => addcore:adder.datab[7]
datab[8] => addcore:adder.datab[8]
datab[9] => addcore:adder.datab[9]
datab[10] => addcore:adder.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= altshift:result_ext_latency_ffs.result[0]
result[1] <= altshift:result_ext_latency_ffs.result[1]
result[2] <= altshift:result_ext_latency_ffs.result[2]
result[3] <= altshift:result_ext_latency_ffs.result[3]
result[4] <= altshift:result_ext_latency_ffs.result[4]
result[5] <= altshift:result_ext_latency_ffs.result[5]
result[6] <= altshift:result_ext_latency_ffs.result[6]
result[7] <= altshift:result_ext_latency_ffs.result[7]
result[8] <= altshift:result_ext_latency_ffs.result[8]
result[9] <= altshift:result_ext_latency_ffs.result[9]
result[10] <= altshift:result_ext_latency_ffs.result[10]
cout <= cout~0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_16|lpm_add_sub:lpm_add_sub_component|addcore:adder
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
datab[2] => datab_node[2].IN0
datab[3] => datab_node[3].IN0
datab[4] => datab_node[4].IN0
datab[5] => datab_node[5].IN0
datab[6] => datab_node[6].IN0
datab[7] => datab_node[7].IN0
datab[8] => datab_node[8].IN0
datab[9] => datab_node[9].IN0
datab[10] => datab_node[10].IN0
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= a_csnbuffer:result_node.sout[0]
result[1] <= a_csnbuffer:result_node.sout[1]
result[2] <= a_csnbuffer:result_node.sout[2]
result[3] <= a_csnbuffer:result_node.sout[3]
result[4] <= a_csnbuffer:result_node.sout[4]
result[5] <= a_csnbuffer:result_node.sout[5]
result[6] <= a_csnbuffer:result_node.sout[6]
result[7] <= a_csnbuffer:result_node.sout[7]
result[8] <= a_csnbuffer:result_node.sout[8]
result[9] <= a_csnbuffer:result_node.sout[9]
result[10] <= a_csnbuffer:result_node.sout[10]
cout <= a_csnbuffer:cout_node.sout[0]
unreg_result[0] <= unreg_res_node[0].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[1] <= unreg_res_node[1].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[2] <= unreg_res_node[2].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[3] <= unreg_res_node[3].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[4] <= unreg_res_node[4].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[5] <= unreg_res_node[5].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[6] <= unreg_res_node[6].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[7] <= unreg_res_node[7].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[8] <= unreg_res_node[8].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[9] <= unreg_res_node[9].DB_MAX_OUTPUT_PORT_TYPE
unreg_result[10] <= unreg_res_node[10].DB_MAX_OUTPUT_PORT_TYPE
unreg_cout <= unreg_cout_node.DB_MAX_OUTPUT_PORT_TYPE
overflow <= a_csnbuffer:oflow_node.sout[0]
bg_out <= <GND>
bp_out <= <GND>


|NgControlCpld|board:board|sub11:comb_16|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
cin[0] => cout[0]~10.IN0
cin[1] => cout[1]~9.IN0
cin[2] => cout[2]~8.IN0
cin[3] => cout[3]~7.IN0
cin[4] => cout[4]~6.IN0
cin[5] => cout[5]~5.IN0
cin[6] => cout[6]~4.IN0
cin[7] => cout[7]~3.IN0
cin[8] => cout[8]~2.IN0
cin[9] => cout[9]~1.IN0
cin[10] => cout[10]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~10.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~9.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~8.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_16|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
sin[0] => cs_buffer[0].SUM_IN
sin[1] => cs_buffer[1].SUM_IN
sin[2] => cs_buffer[2].SUM_IN
sin[3] => cs_buffer[3].SUM_IN
sin[4] => cs_buffer[4].SUM_IN
sin[5] => cs_buffer[5].SUM_IN
sin[6] => cs_buffer[6].SUM_IN
sin[7] => cs_buffer[7].SUM_IN
sin[8] => cs_buffer[8].SUM_IN
sin[9] => cs_buffer[9].SUM_IN
sin[10] => cs_buffer[10].SUM_IN
cin[0] => cs_buffer[0].CIN
cin[1] => cs_buffer[1].CIN
cin[2] => cs_buffer[2].CIN
cin[3] => cs_buffer[3].CIN
cin[4] => cs_buffer[4].CIN
cin[5] => cs_buffer[5].CIN
cin[6] => cs_buffer[6].CIN
cin[7] => cs_buffer[7].CIN
cin[8] => cs_buffer[8].CIN
cin[9] => cs_buffer[9].CIN
cin[10] => cs_buffer[10].CIN
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cs_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cs_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cs_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cs_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cs_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cs_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cs_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cs_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cs_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cs_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cs_buffer[10].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_16|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
sin[0] => sout_node[0].DATAIN
sin[1] => sout_node[1].DATAIN
sin[2] => sout_node[2].DATAIN
sin[3] => sout_node[3].DATAIN
sin[4] => sout_node[4].DATAIN
sin[5] => sout_node[5].DATAIN
sin[6] => sout_node[6].DATAIN
sin[7] => sout_node[7].DATAIN
sin[8] => sout_node[8].DATAIN
sin[9] => sout_node[9].DATAIN
sin[10] => sout_node[10].DATAIN
cin[0] => cout[0]~10.IN0
cin[1] => cout[1]~9.IN0
cin[2] => cout[2]~8.IN0
cin[3] => cout[3]~7.IN0
cin[4] => cout[4]~6.IN0
cin[5] => cout[5]~5.IN0
cin[6] => cout[6]~4.IN0
cin[7] => cout[7]~3.IN0
cin[8] => cout[8]~2.IN0
cin[9] => cout[9]~1.IN0
cin[10] => cout[10]~0.IN0
clk => ~NO_FANOUT~
clrn => ~NO_FANOUT~
ena => ~NO_FANOUT~
sout[0] <= sout_node[0].DB_MAX_OUTPUT_PORT_TYPE
sout[1] <= sout_node[1].DB_MAX_OUTPUT_PORT_TYPE
sout[2] <= sout_node[2].DB_MAX_OUTPUT_PORT_TYPE
sout[3] <= sout_node[3].DB_MAX_OUTPUT_PORT_TYPE
sout[4] <= sout_node[4].DB_MAX_OUTPUT_PORT_TYPE
sout[5] <= sout_node[5].DB_MAX_OUTPUT_PORT_TYPE
sout[6] <= sout_node[6].DB_MAX_OUTPUT_PORT_TYPE
sout[7] <= sout_node[7].DB_MAX_OUTPUT_PORT_TYPE
sout[8] <= sout_node[8].DB_MAX_OUTPUT_PORT_TYPE
sout[9] <= sout_node[9].DB_MAX_OUTPUT_PORT_TYPE
sout[10] <= sout_node[10].DB_MAX_OUTPUT_PORT_TYPE
cout[0] <= cout[0]~10.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~9.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~8.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[8] <= cout[8]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[9] <= cout[9]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[10] <= cout[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_16|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_16|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|sub11:comb_16|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
data[0] => result[0].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:AUXSIG
Gate <= sds.DB_MAX_OUTPUT_PORT_TYPE
clk => clk~0.IN3
setpoint[0] => setpoint[0]~10.IN1
setpoint[1] => setpoint[1]~9.IN1
setpoint[2] => setpoint[2]~8.IN1
setpoint[3] => setpoint[3]~7.IN1
setpoint[4] => setpoint[4]~6.IN1
setpoint[5] => setpoint[5]~5.IN1
setpoint[6] => setpoint[6]~4.IN1
setpoint[7] => setpoint[7]~3.IN1
setpoint[8] => setpoint[8]~2.IN1
setpoint[9] => setpoint[9]~1.IN1
setpoint[10] => setpoint[10]~0.IN1
resetpoint[0] => resetpoint[0]~10.IN1
resetpoint[1] => resetpoint[1]~9.IN1
resetpoint[2] => resetpoint[2]~8.IN1
resetpoint[3] => resetpoint[3]~7.IN1
resetpoint[4] => resetpoint[4]~6.IN1
resetpoint[5] => resetpoint[5]~5.IN1
resetpoint[6] => resetpoint[6]~4.IN1
resetpoint[7] => resetpoint[7]~3.IN1
resetpoint[8] => resetpoint[8]~2.IN1
resetpoint[9] => resetpoint[9]~1.IN1
resetpoint[10] => resetpoint[10]~0.IN1
enable => sds.IN1
load => load~0.IN2
counter[0] => counter[0]~10.IN2
counter[1] => counter[1]~9.IN2
counter[2] => counter[2]~8.IN2
counter[3] => counter[3]~7.IN2
counter[4] => counter[4]~6.IN2
counter[5] => counter[5]~5.IN2
counter[6] => counter[6]~4.IN2
counter[7] => counter[7]~3.IN2
counter[8] => counter[8]~2.IN2
counter[9] => counter[9]~1.IN2
counter[10] => counter[10]~0.IN2


|NgControlCpld|board:board|signal:AUXSIG|reg11:setreg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:AUXSIG|reg11:retreg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:AUXSIG|gt11:setcomp
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
agb <= lpm_compare:lpm_compare_component.agb


|NgControlCpld|board:board|signal:AUXSIG|gt11:setcomp|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i5g:auto_generated.dataa[0]
dataa[1] => cmpr_i5g:auto_generated.dataa[1]
dataa[2] => cmpr_i5g:auto_generated.dataa[2]
dataa[3] => cmpr_i5g:auto_generated.dataa[3]
dataa[4] => cmpr_i5g:auto_generated.dataa[4]
dataa[5] => cmpr_i5g:auto_generated.dataa[5]
dataa[6] => cmpr_i5g:auto_generated.dataa[6]
dataa[7] => cmpr_i5g:auto_generated.dataa[7]
dataa[8] => cmpr_i5g:auto_generated.dataa[8]
dataa[9] => cmpr_i5g:auto_generated.dataa[9]
dataa[10] => cmpr_i5g:auto_generated.dataa[10]
datab[0] => cmpr_i5g:auto_generated.datab[0]
datab[1] => cmpr_i5g:auto_generated.datab[1]
datab[2] => cmpr_i5g:auto_generated.datab[2]
datab[3] => cmpr_i5g:auto_generated.datab[3]
datab[4] => cmpr_i5g:auto_generated.datab[4]
datab[5] => cmpr_i5g:auto_generated.datab[5]
datab[6] => cmpr_i5g:auto_generated.datab[6]
datab[7] => cmpr_i5g:auto_generated.datab[7]
datab[8] => cmpr_i5g:auto_generated.datab[8]
datab[9] => cmpr_i5g:auto_generated.datab[9]
datab[10] => cmpr_i5g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i5g:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|NgControlCpld|board:board|signal:AUXSIG|gt11:setcomp|lpm_compare:lpm_compare_component|cmpr_i5g:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|NgControlCpld|board:board|signal:AUXSIG|lt11:retcomp
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
alb <= lpm_compare:lpm_compare_component.alb


|NgControlCpld|board:board|signal:AUXSIG|lt11:retcomp|lpm_compare:lpm_compare_component
dataa[0] => cmpr_n5g:auto_generated.dataa[0]
dataa[1] => cmpr_n5g:auto_generated.dataa[1]
dataa[2] => cmpr_n5g:auto_generated.dataa[2]
dataa[3] => cmpr_n5g:auto_generated.dataa[3]
dataa[4] => cmpr_n5g:auto_generated.dataa[4]
dataa[5] => cmpr_n5g:auto_generated.dataa[5]
dataa[6] => cmpr_n5g:auto_generated.dataa[6]
dataa[7] => cmpr_n5g:auto_generated.dataa[7]
dataa[8] => cmpr_n5g:auto_generated.dataa[8]
dataa[9] => cmpr_n5g:auto_generated.dataa[9]
dataa[10] => cmpr_n5g:auto_generated.dataa[10]
datab[0] => cmpr_n5g:auto_generated.datab[0]
datab[1] => cmpr_n5g:auto_generated.datab[1]
datab[2] => cmpr_n5g:auto_generated.datab[2]
datab[3] => cmpr_n5g:auto_generated.datab[3]
datab[4] => cmpr_n5g:auto_generated.datab[4]
datab[5] => cmpr_n5g:auto_generated.datab[5]
datab[6] => cmpr_n5g:auto_generated.datab[6]
datab[7] => cmpr_n5g:auto_generated.datab[7]
datab[8] => cmpr_n5g:auto_generated.datab[8]
datab[9] => cmpr_n5g:auto_generated.datab[9]
datab[10] => cmpr_n5g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_n5g:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|NgControlCpld|board:board|signal:AUXSIG|lt11:retcomp|lpm_compare:lpm_compare_component|cmpr_n5g:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
dataa[10] => op_1.IN1
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
datab[10] => op_1.IN2


|NgControlCpld|board:board|signal:AUXSIG|gt11:srcomp
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
agb <= lpm_compare:lpm_compare_component.agb


|NgControlCpld|board:board|signal:AUXSIG|gt11:srcomp|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i5g:auto_generated.dataa[0]
dataa[1] => cmpr_i5g:auto_generated.dataa[1]
dataa[2] => cmpr_i5g:auto_generated.dataa[2]
dataa[3] => cmpr_i5g:auto_generated.dataa[3]
dataa[4] => cmpr_i5g:auto_generated.dataa[4]
dataa[5] => cmpr_i5g:auto_generated.dataa[5]
dataa[6] => cmpr_i5g:auto_generated.dataa[6]
dataa[7] => cmpr_i5g:auto_generated.dataa[7]
dataa[8] => cmpr_i5g:auto_generated.dataa[8]
dataa[9] => cmpr_i5g:auto_generated.dataa[9]
dataa[10] => cmpr_i5g:auto_generated.dataa[10]
datab[0] => cmpr_i5g:auto_generated.datab[0]
datab[1] => cmpr_i5g:auto_generated.datab[1]
datab[2] => cmpr_i5g:auto_generated.datab[2]
datab[3] => cmpr_i5g:auto_generated.datab[3]
datab[4] => cmpr_i5g:auto_generated.datab[4]
datab[5] => cmpr_i5g:auto_generated.datab[5]
datab[6] => cmpr_i5g:auto_generated.datab[6]
datab[7] => cmpr_i5g:auto_generated.datab[7]
datab[8] => cmpr_i5g:auto_generated.datab[8]
datab[9] => cmpr_i5g:auto_generated.datab[9]
datab[10] => cmpr_i5g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i5g:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|NgControlCpld|board:board|signal:AUXSIG|gt11:srcomp|lpm_compare:lpm_compare_component|cmpr_i5g:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|NgControlCpld|board:board|signal:AUXSIG|mux1:mux1
data1 => sub_wire5[1].IN1
data0 => sub_wire5[0].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|NgControlCpld|board:board|signal:AUXSIG|mux1:mux1|lpm_mux:lpm_mux_component
data[0][0] => mux_e9c:auto_generated.data[0]
data[1][0] => mux_e9c:auto_generated.data[1]
sel[0] => mux_e9c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_e9c:auto_generated.result[0]


|NgControlCpld|board:board|signal:AUXSIG|mux1:mux1|lpm_mux:lpm_mux_component|mux_e9c:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:AUXSIG|lpf:cleangate
clk => comb_4.CLK
clk => comb_5.CLK
clk => comb_6.CLK
in => comb_4.DATAIN
out <= sum.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:MAINSIG
Gate <= sds.DB_MAX_OUTPUT_PORT_TYPE
clk => clk~0.IN3
setpoint[0] => setpoint[0]~10.IN1
setpoint[1] => setpoint[1]~9.IN1
setpoint[2] => setpoint[2]~8.IN1
setpoint[3] => setpoint[3]~7.IN1
setpoint[4] => setpoint[4]~6.IN1
setpoint[5] => setpoint[5]~5.IN1
setpoint[6] => setpoint[6]~4.IN1
setpoint[7] => setpoint[7]~3.IN1
setpoint[8] => setpoint[8]~2.IN1
setpoint[9] => setpoint[9]~1.IN1
setpoint[10] => setpoint[10]~0.IN1
resetpoint[0] => resetpoint[0]~10.IN1
resetpoint[1] => resetpoint[1]~9.IN1
resetpoint[2] => resetpoint[2]~8.IN1
resetpoint[3] => resetpoint[3]~7.IN1
resetpoint[4] => resetpoint[4]~6.IN1
resetpoint[5] => resetpoint[5]~5.IN1
resetpoint[6] => resetpoint[6]~4.IN1
resetpoint[7] => resetpoint[7]~3.IN1
resetpoint[8] => resetpoint[8]~2.IN1
resetpoint[9] => resetpoint[9]~1.IN1
resetpoint[10] => resetpoint[10]~0.IN1
enable => sds.IN1
load => load~0.IN2
counter[0] => counter[0]~10.IN2
counter[1] => counter[1]~9.IN2
counter[2] => counter[2]~8.IN2
counter[3] => counter[3]~7.IN2
counter[4] => counter[4]~6.IN2
counter[5] => counter[5]~5.IN2
counter[6] => counter[6]~4.IN2
counter[7] => counter[7]~3.IN2
counter[8] => counter[8]~2.IN2
counter[9] => counter[9]~1.IN2
counter[10] => counter[10]~0.IN2


|NgControlCpld|board:board|signal:MAINSIG|reg11:setreg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:MAINSIG|reg11:retreg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:MAINSIG|gt11:setcomp
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
agb <= lpm_compare:lpm_compare_component.agb


|NgControlCpld|board:board|signal:MAINSIG|gt11:setcomp|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i5g:auto_generated.dataa[0]
dataa[1] => cmpr_i5g:auto_generated.dataa[1]
dataa[2] => cmpr_i5g:auto_generated.dataa[2]
dataa[3] => cmpr_i5g:auto_generated.dataa[3]
dataa[4] => cmpr_i5g:auto_generated.dataa[4]
dataa[5] => cmpr_i5g:auto_generated.dataa[5]
dataa[6] => cmpr_i5g:auto_generated.dataa[6]
dataa[7] => cmpr_i5g:auto_generated.dataa[7]
dataa[8] => cmpr_i5g:auto_generated.dataa[8]
dataa[9] => cmpr_i5g:auto_generated.dataa[9]
dataa[10] => cmpr_i5g:auto_generated.dataa[10]
datab[0] => cmpr_i5g:auto_generated.datab[0]
datab[1] => cmpr_i5g:auto_generated.datab[1]
datab[2] => cmpr_i5g:auto_generated.datab[2]
datab[3] => cmpr_i5g:auto_generated.datab[3]
datab[4] => cmpr_i5g:auto_generated.datab[4]
datab[5] => cmpr_i5g:auto_generated.datab[5]
datab[6] => cmpr_i5g:auto_generated.datab[6]
datab[7] => cmpr_i5g:auto_generated.datab[7]
datab[8] => cmpr_i5g:auto_generated.datab[8]
datab[9] => cmpr_i5g:auto_generated.datab[9]
datab[10] => cmpr_i5g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i5g:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|NgControlCpld|board:board|signal:MAINSIG|gt11:setcomp|lpm_compare:lpm_compare_component|cmpr_i5g:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|NgControlCpld|board:board|signal:MAINSIG|lt11:retcomp
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
alb <= lpm_compare:lpm_compare_component.alb


|NgControlCpld|board:board|signal:MAINSIG|lt11:retcomp|lpm_compare:lpm_compare_component
dataa[0] => cmpr_n5g:auto_generated.dataa[0]
dataa[1] => cmpr_n5g:auto_generated.dataa[1]
dataa[2] => cmpr_n5g:auto_generated.dataa[2]
dataa[3] => cmpr_n5g:auto_generated.dataa[3]
dataa[4] => cmpr_n5g:auto_generated.dataa[4]
dataa[5] => cmpr_n5g:auto_generated.dataa[5]
dataa[6] => cmpr_n5g:auto_generated.dataa[6]
dataa[7] => cmpr_n5g:auto_generated.dataa[7]
dataa[8] => cmpr_n5g:auto_generated.dataa[8]
dataa[9] => cmpr_n5g:auto_generated.dataa[9]
dataa[10] => cmpr_n5g:auto_generated.dataa[10]
datab[0] => cmpr_n5g:auto_generated.datab[0]
datab[1] => cmpr_n5g:auto_generated.datab[1]
datab[2] => cmpr_n5g:auto_generated.datab[2]
datab[3] => cmpr_n5g:auto_generated.datab[3]
datab[4] => cmpr_n5g:auto_generated.datab[4]
datab[5] => cmpr_n5g:auto_generated.datab[5]
datab[6] => cmpr_n5g:auto_generated.datab[6]
datab[7] => cmpr_n5g:auto_generated.datab[7]
datab[8] => cmpr_n5g:auto_generated.datab[8]
datab[9] => cmpr_n5g:auto_generated.datab[9]
datab[10] => cmpr_n5g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_n5g:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|NgControlCpld|board:board|signal:MAINSIG|lt11:retcomp|lpm_compare:lpm_compare_component|cmpr_n5g:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
dataa[10] => op_1.IN1
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
datab[10] => op_1.IN2


|NgControlCpld|board:board|signal:MAINSIG|gt11:srcomp
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
agb <= lpm_compare:lpm_compare_component.agb


|NgControlCpld|board:board|signal:MAINSIG|gt11:srcomp|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i5g:auto_generated.dataa[0]
dataa[1] => cmpr_i5g:auto_generated.dataa[1]
dataa[2] => cmpr_i5g:auto_generated.dataa[2]
dataa[3] => cmpr_i5g:auto_generated.dataa[3]
dataa[4] => cmpr_i5g:auto_generated.dataa[4]
dataa[5] => cmpr_i5g:auto_generated.dataa[5]
dataa[6] => cmpr_i5g:auto_generated.dataa[6]
dataa[7] => cmpr_i5g:auto_generated.dataa[7]
dataa[8] => cmpr_i5g:auto_generated.dataa[8]
dataa[9] => cmpr_i5g:auto_generated.dataa[9]
dataa[10] => cmpr_i5g:auto_generated.dataa[10]
datab[0] => cmpr_i5g:auto_generated.datab[0]
datab[1] => cmpr_i5g:auto_generated.datab[1]
datab[2] => cmpr_i5g:auto_generated.datab[2]
datab[3] => cmpr_i5g:auto_generated.datab[3]
datab[4] => cmpr_i5g:auto_generated.datab[4]
datab[5] => cmpr_i5g:auto_generated.datab[5]
datab[6] => cmpr_i5g:auto_generated.datab[6]
datab[7] => cmpr_i5g:auto_generated.datab[7]
datab[8] => cmpr_i5g:auto_generated.datab[8]
datab[9] => cmpr_i5g:auto_generated.datab[9]
datab[10] => cmpr_i5g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i5g:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|NgControlCpld|board:board|signal:MAINSIG|gt11:srcomp|lpm_compare:lpm_compare_component|cmpr_i5g:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|NgControlCpld|board:board|signal:MAINSIG|mux1:mux1
data1 => sub_wire5[1].IN1
data0 => sub_wire5[0].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|NgControlCpld|board:board|signal:MAINSIG|mux1:mux1|lpm_mux:lpm_mux_component
data[0][0] => mux_e9c:auto_generated.data[0]
data[1][0] => mux_e9c:auto_generated.data[1]
sel[0] => mux_e9c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_e9c:auto_generated.result[0]


|NgControlCpld|board:board|signal:MAINSIG|mux1:mux1|lpm_mux:lpm_mux_component|mux_e9c:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:MAINSIG|lpf:cleangate
clk => comb_4.CLK
clk => comb_5.CLK
clk => comb_6.CLK
in => comb_4.DATAIN
out <= sum.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:DIODESIG
Gate <= sds.DB_MAX_OUTPUT_PORT_TYPE
clk => clk~0.IN3
setpoint[0] => setpoint[0]~10.IN1
setpoint[1] => setpoint[1]~9.IN1
setpoint[2] => setpoint[2]~8.IN1
setpoint[3] => setpoint[3]~7.IN1
setpoint[4] => setpoint[4]~6.IN1
setpoint[5] => setpoint[5]~5.IN1
setpoint[6] => setpoint[6]~4.IN1
setpoint[7] => setpoint[7]~3.IN1
setpoint[8] => setpoint[8]~2.IN1
setpoint[9] => setpoint[9]~1.IN1
setpoint[10] => setpoint[10]~0.IN1
resetpoint[0] => resetpoint[0]~10.IN1
resetpoint[1] => resetpoint[1]~9.IN1
resetpoint[2] => resetpoint[2]~8.IN1
resetpoint[3] => resetpoint[3]~7.IN1
resetpoint[4] => resetpoint[4]~6.IN1
resetpoint[5] => resetpoint[5]~5.IN1
resetpoint[6] => resetpoint[6]~4.IN1
resetpoint[7] => resetpoint[7]~3.IN1
resetpoint[8] => resetpoint[8]~2.IN1
resetpoint[9] => resetpoint[9]~1.IN1
resetpoint[10] => resetpoint[10]~0.IN1
enable => sds.IN1
load => load~0.IN2
counter[0] => counter[0]~10.IN2
counter[1] => counter[1]~9.IN2
counter[2] => counter[2]~8.IN2
counter[3] => counter[3]~7.IN2
counter[4] => counter[4]~6.IN2
counter[5] => counter[5]~5.IN2
counter[6] => counter[6]~4.IN2
counter[7] => counter[7]~3.IN2
counter[8] => counter[8]~2.IN2
counter[9] => counter[9]~1.IN2
counter[10] => counter[10]~0.IN2


|NgControlCpld|board:board|signal:DIODESIG|reg11:setreg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:DIODESIG|reg11:retreg
D[0] => FF0.DATAIN
D[1] => FF1.DATAIN
D[2] => FF2.DATAIN
D[3] => FF3.DATAIN
D[4] => FF4.DATAIN
D[5] => FF5.DATAIN
D[6] => FF6.DATAIN
D[7] => FF7.DATAIN
D[8] => FF8.DATAIN
D[9] => FF9.DATAIN
D[10] => FF10.DATAIN
CLK => FF0.CLK
CLK => FF1.CLK
CLK => FF2.CLK
CLK => FF3.CLK
CLK => FF4.CLK
CLK => FF5.CLK
CLK => FF6.CLK
CLK => FF7.CLK
CLK => FF8.CLK
CLK => FF9.CLK
CLK => FF10.CLK
ENA => FF0.ENA
ENA => FF1.ENA
ENA => FF2.ENA
ENA => FF3.ENA
ENA => FF4.ENA
ENA => FF5.ENA
ENA => FF6.ENA
ENA => FF7.ENA
ENA => FF8.ENA
ENA => FF9.ENA
ENA => FF10.ENA
Q[0] <= FF0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= FF1.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= FF2.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= FF3.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= FF4.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= FF5.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= FF6.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= FF7.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= FF8.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= FF9.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= FF10.DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:DIODESIG|gt11:setcomp
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
agb <= lpm_compare:lpm_compare_component.agb


|NgControlCpld|board:board|signal:DIODESIG|gt11:setcomp|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i5g:auto_generated.dataa[0]
dataa[1] => cmpr_i5g:auto_generated.dataa[1]
dataa[2] => cmpr_i5g:auto_generated.dataa[2]
dataa[3] => cmpr_i5g:auto_generated.dataa[3]
dataa[4] => cmpr_i5g:auto_generated.dataa[4]
dataa[5] => cmpr_i5g:auto_generated.dataa[5]
dataa[6] => cmpr_i5g:auto_generated.dataa[6]
dataa[7] => cmpr_i5g:auto_generated.dataa[7]
dataa[8] => cmpr_i5g:auto_generated.dataa[8]
dataa[9] => cmpr_i5g:auto_generated.dataa[9]
dataa[10] => cmpr_i5g:auto_generated.dataa[10]
datab[0] => cmpr_i5g:auto_generated.datab[0]
datab[1] => cmpr_i5g:auto_generated.datab[1]
datab[2] => cmpr_i5g:auto_generated.datab[2]
datab[3] => cmpr_i5g:auto_generated.datab[3]
datab[4] => cmpr_i5g:auto_generated.datab[4]
datab[5] => cmpr_i5g:auto_generated.datab[5]
datab[6] => cmpr_i5g:auto_generated.datab[6]
datab[7] => cmpr_i5g:auto_generated.datab[7]
datab[8] => cmpr_i5g:auto_generated.datab[8]
datab[9] => cmpr_i5g:auto_generated.datab[9]
datab[10] => cmpr_i5g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i5g:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|NgControlCpld|board:board|signal:DIODESIG|gt11:setcomp|lpm_compare:lpm_compare_component|cmpr_i5g:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|NgControlCpld|board:board|signal:DIODESIG|lt11:retcomp
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
alb <= lpm_compare:lpm_compare_component.alb


|NgControlCpld|board:board|signal:DIODESIG|lt11:retcomp|lpm_compare:lpm_compare_component
dataa[0] => cmpr_n5g:auto_generated.dataa[0]
dataa[1] => cmpr_n5g:auto_generated.dataa[1]
dataa[2] => cmpr_n5g:auto_generated.dataa[2]
dataa[3] => cmpr_n5g:auto_generated.dataa[3]
dataa[4] => cmpr_n5g:auto_generated.dataa[4]
dataa[5] => cmpr_n5g:auto_generated.dataa[5]
dataa[6] => cmpr_n5g:auto_generated.dataa[6]
dataa[7] => cmpr_n5g:auto_generated.dataa[7]
dataa[8] => cmpr_n5g:auto_generated.dataa[8]
dataa[9] => cmpr_n5g:auto_generated.dataa[9]
dataa[10] => cmpr_n5g:auto_generated.dataa[10]
datab[0] => cmpr_n5g:auto_generated.datab[0]
datab[1] => cmpr_n5g:auto_generated.datab[1]
datab[2] => cmpr_n5g:auto_generated.datab[2]
datab[3] => cmpr_n5g:auto_generated.datab[3]
datab[4] => cmpr_n5g:auto_generated.datab[4]
datab[5] => cmpr_n5g:auto_generated.datab[5]
datab[6] => cmpr_n5g:auto_generated.datab[6]
datab[7] => cmpr_n5g:auto_generated.datab[7]
datab[8] => cmpr_n5g:auto_generated.datab[8]
datab[9] => cmpr_n5g:auto_generated.datab[9]
datab[10] => cmpr_n5g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_n5g:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|NgControlCpld|board:board|signal:DIODESIG|lt11:retcomp|lpm_compare:lpm_compare_component|cmpr_n5g:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
dataa[10] => op_1.IN1
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
datab[10] => op_1.IN2


|NgControlCpld|board:board|signal:DIODESIG|gt11:srcomp
dataa[0] => dataa[0]~10.IN1
dataa[1] => dataa[1]~9.IN1
dataa[2] => dataa[2]~8.IN1
dataa[3] => dataa[3]~7.IN1
dataa[4] => dataa[4]~6.IN1
dataa[5] => dataa[5]~5.IN1
dataa[6] => dataa[6]~4.IN1
dataa[7] => dataa[7]~3.IN1
dataa[8] => dataa[8]~2.IN1
dataa[9] => dataa[9]~1.IN1
dataa[10] => dataa[10]~0.IN1
datab[0] => datab[0]~10.IN1
datab[1] => datab[1]~9.IN1
datab[2] => datab[2]~8.IN1
datab[3] => datab[3]~7.IN1
datab[4] => datab[4]~6.IN1
datab[5] => datab[5]~5.IN1
datab[6] => datab[6]~4.IN1
datab[7] => datab[7]~3.IN1
datab[8] => datab[8]~2.IN1
datab[9] => datab[9]~1.IN1
datab[10] => datab[10]~0.IN1
agb <= lpm_compare:lpm_compare_component.agb


|NgControlCpld|board:board|signal:DIODESIG|gt11:srcomp|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i5g:auto_generated.dataa[0]
dataa[1] => cmpr_i5g:auto_generated.dataa[1]
dataa[2] => cmpr_i5g:auto_generated.dataa[2]
dataa[3] => cmpr_i5g:auto_generated.dataa[3]
dataa[4] => cmpr_i5g:auto_generated.dataa[4]
dataa[5] => cmpr_i5g:auto_generated.dataa[5]
dataa[6] => cmpr_i5g:auto_generated.dataa[6]
dataa[7] => cmpr_i5g:auto_generated.dataa[7]
dataa[8] => cmpr_i5g:auto_generated.dataa[8]
dataa[9] => cmpr_i5g:auto_generated.dataa[9]
dataa[10] => cmpr_i5g:auto_generated.dataa[10]
datab[0] => cmpr_i5g:auto_generated.datab[0]
datab[1] => cmpr_i5g:auto_generated.datab[1]
datab[2] => cmpr_i5g:auto_generated.datab[2]
datab[3] => cmpr_i5g:auto_generated.datab[3]
datab[4] => cmpr_i5g:auto_generated.datab[4]
datab[5] => cmpr_i5g:auto_generated.datab[5]
datab[6] => cmpr_i5g:auto_generated.datab[6]
datab[7] => cmpr_i5g:auto_generated.datab[7]
datab[8] => cmpr_i5g:auto_generated.datab[8]
datab[9] => cmpr_i5g:auto_generated.datab[9]
datab[10] => cmpr_i5g:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i5g:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|NgControlCpld|board:board|signal:DIODESIG|gt11:srcomp|lpm_compare:lpm_compare_component|cmpr_i5g:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|NgControlCpld|board:board|signal:DIODESIG|mux1:mux1
data1 => sub_wire5[1].IN1
data0 => sub_wire5[0].IN1
sel => sub_wire3.IN1
result <= lpm_mux:lpm_mux_component.result


|NgControlCpld|board:board|signal:DIODESIG|mux1:mux1|lpm_mux:lpm_mux_component
data[0][0] => mux_e9c:auto_generated.data[0]
data[1][0] => mux_e9c:auto_generated.data[1]
sel[0] => mux_e9c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_e9c:auto_generated.result[0]


|NgControlCpld|board:board|signal:DIODESIG|mux1:mux1|lpm_mux:lpm_mux_component|mux_e9c:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|NgControlCpld|board:board|signal:DIODESIG|lpf:cleangate
clk => comb_4.CLK
clk => comb_5.CLK
clk => comb_6.CLK
in => comb_4.DATAIN
out <= sum.DB_MAX_OUTPUT_PORT_TYPE


