Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/vJTAG.ip --block-symbol-file --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/vJTAG --family="Agilex 7" --part=AGFB027R24C2E2VR2
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/vJTAG.ip --synthesis=VERILOG --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/vJTAG --family="Agilex 7" --part=AGFB027R24C2E2VR2
Info: vJTAG: "Transforming system: vJTAG"
Info: vJTAG: "Naming system components in system: vJTAG"
Info: vJTAG: "Processing generation queue"
Info: vJTAG: "Generating: vJTAG"
Info: vJTAG: "Generating: sld_virtual_jtag"
Info: vJTAG: Done "vJTAG" with 2 modules, 1 files
Info: Finished: Create HDL design files for synthesis
