Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 29 14:24:16 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     331         
DPIR-1     Warning           Asynchronous driver check       32          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (396)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (577)
5. checking no_input_delay (10)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (396)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 273 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (577)
--------------------------------------------------
 There are 577 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.866        0.000                      0                  424        0.107        0.000                      0                  424        2.000        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_VGA_design_1_clk_wiz_0_0     {0.000 10.000}       20.000          50.000          
  clk_system_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_VGA_design_1_clk_wiz_0_0          18.864        0.000                      0                    1        0.263        0.000                      0                    1        9.500        0.000                       0                     3  
  clk_system_design_1_clk_wiz_0_0        4.866        0.000                      0                  423        0.107        0.000                      0                  423        4.500        0.000                       0                   222  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_system_design_1_clk_wiz_0_0                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                                                            clk_system_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_design_1_clk_wiz_0_0
  To Clock:  clk_VGA_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.864ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@20.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X51Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.505    -0.099    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.025 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.025    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X51Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X51Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)        0.029    18.889    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                 18.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X51Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.533 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.168    -0.364    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.319 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000    -0.319    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X51Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X51Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.091    -0.583    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  clk_system_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.919ns (22.023%)  route 3.254ns (77.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.865     2.050    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I0_O)        0.153     2.203 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          1.120     3.323    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.703     8.535    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/C
                         clock pessimism              0.452     8.987    
                         clock uncertainty           -0.072     8.915    
    SLICE_X112Y49        FDRE (Setup_fdre_C_R)       -0.727     8.188    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.919ns (22.023%)  route 3.254ns (77.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.865     2.050    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I0_O)        0.153     2.203 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          1.120     3.323    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.703     8.535    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                         clock pessimism              0.452     8.987    
                         clock uncertainty           -0.072     8.915    
    SLICE_X112Y49        FDRE (Setup_fdre_C_R)       -0.727     8.188    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.919ns (22.023%)  route 3.254ns (77.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.865     2.050    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I0_O)        0.153     2.203 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          1.120     3.323    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.703     8.535    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                         clock pessimism              0.452     8.987    
                         clock uncertainty           -0.072     8.915    
    SLICE_X113Y49        FDRE (Setup_fdre_C_R)       -0.632     8.283    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.919ns (22.023%)  route 3.254ns (77.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.865     2.050    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I0_O)        0.153     2.203 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          1.120     3.323    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.703     8.535    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                         clock pessimism              0.452     8.987    
                         clock uncertainty           -0.072     8.915    
    SLICE_X113Y49        FDRE (Setup_fdre_C_R)       -0.632     8.283    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.919ns (22.023%)  route 3.254ns (77.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.865     2.050    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I0_O)        0.153     2.203 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          1.120     3.323    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.703     8.535    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
                         clock pessimism              0.452     8.987    
                         clock uncertainty           -0.072     8.915    
    SLICE_X113Y49        FDRE (Setup_fdre_C_R)       -0.632     8.283    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.919ns (22.023%)  route 3.254ns (77.977%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.865     2.050    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I0_O)        0.153     2.203 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          1.120     3.323    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.703     8.535    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/C
                         clock pessimism              0.452     8.987    
                         clock uncertainty           -0.072     8.915    
    SLICE_X113Y49        FDRE (Setup_fdre_C_R)       -0.632     8.283    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.918ns (21.708%)  route 3.311ns (78.292%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.972     2.157    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X108Y49        LUT3 (Prop_lut3_I0_O)        0.152     2.309 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          1.069     3.378    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X104Y45        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.626     8.458    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y45        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/C
                         clock pessimism              0.452     8.910    
                         clock uncertainty           -0.072     8.838    
    SLICE_X104Y45        FDRE (Setup_fdre_C_CE)      -0.393     8.445    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.918ns (21.708%)  route 3.311ns (78.292%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.972     2.157    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X108Y49        LUT3 (Prop_lut3_I0_O)        0.152     2.309 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          1.069     3.378    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X104Y45        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.626     8.458    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y45        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/C
                         clock pessimism              0.452     8.910    
                         clock uncertainty           -0.072     8.838    
    SLICE_X104Y45        FDRE (Setup_fdre_C_CE)      -0.393     8.445    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.918ns (21.708%)  route 3.311ns (78.292%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.972     2.157    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X108Y49        LUT3 (Prop_lut3_I0_O)        0.152     2.309 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          1.069     3.378    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X104Y45        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.626     8.458    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y45        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]/C
                         clock pessimism              0.452     8.910    
                         clock uncertainty           -0.072     8.838    
    SLICE_X104Y45        FDRE (Setup_fdre_C_CE)      -0.393     8.445    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.918ns (21.708%)  route 3.311ns (78.292%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/Q
                         net (fo=2, routed)           0.804     0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
    SLICE_X112Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.595 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.061    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y49        LUT5 (Prop_lut5_I4_O)        0.124     1.185 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.972     2.157    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X108Y49        LUT3 (Prop_lut3_I0_O)        0.152     2.309 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          1.069     3.378    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X104Y45        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.626     8.458    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y45        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/C
                         clock pessimism              0.452     8.910    
                         clock uncertainty           -0.072     8.838    
    SLICE_X104Y45        FDRE (Setup_fdre_C_CE)      -0.393     8.445    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  5.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.614    -0.618    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X95Y49         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.356    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.196 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.196    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[8]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.142 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.142    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]_i_1_n_7
    SLICE_X95Y50         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.878    -0.862    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X95Y50         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]/C
                         clock pessimism              0.509    -0.353    
    SLICE_X95Y50         FDRE (Hold_fdre_C_D)         0.105    -0.248    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.614    -0.618    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X95Y49         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.356    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.196 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.196    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[8]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.131 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.131    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]_i_1_n_5
    SLICE_X95Y50         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.878    -0.862    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X95Y50         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[14]/C
                         clock pessimism              0.509    -0.353    
    SLICE_X95Y50         FDRE (Hold_fdre_C_D)         0.105    -0.248    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.092%)  route 0.281ns (54.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y47         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.529 f  design_1_i/clk_divider_0/U0/count_reg[30]/Q
                         net (fo=2, routed)           0.123    -0.405    design_1_i/clk_divider_0/U0/count_reg[30]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.360 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.158    -0.202    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.157 r  design_1_i/clk_divider_0/U0/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.157    design_1_i/clk_divider_0/U0/clk_out_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.825    -0.915    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/C
                         clock pessimism              0.504    -0.411    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.291    design_1_i/clk_divider_0/U0/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.614    -0.618    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X95Y49         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.356    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.196 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.196    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[8]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.106 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]_i_1_n_6
    SLICE_X95Y50         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.878    -0.862    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X95Y50         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[13]/C
                         clock pessimism              0.509    -0.353    
    SLICE_X95Y50         FDRE (Hold_fdre_C_D)         0.105    -0.248    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.614    -0.618    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X95Y49         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.356    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[11]
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.196 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.196    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[8]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.106 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[12]_i_1_n_4
    SLICE_X95Y50         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.878    -0.862    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X95Y50         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[15]/C
                         clock pessimism              0.509    -0.353    
    SLICE_X95Y50         FDRE (Hold_fdre_C_D)         0.105    -0.248    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/timing_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.643%)  route 0.361ns (63.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.643    -0.589    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/Q
                         net (fo=6, routed)           0.361    -0.063    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
    SLICE_X112Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.018 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.018    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[9]
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.909    -0.831    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.121    -0.201    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.643    -0.589    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.316    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X112Y49        LUT5 (Prop_lut5_I1_O)        0.045    -0.271 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[4]
    SLICE_X112Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.914    -0.826    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.120    -0.456    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/frequency_to_number_0/U0/signal_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.614    -0.618    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X94Y47         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/signal_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.470 f  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/signal_in_r_reg/Q
                         net (fo=1, routed)           0.059    -0.410    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/signal_in_r
    SLICE_X94Y47         LUT2 (Prop_lut2_I1_O)        0.098    -0.312 r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.312    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected0
    SLICE_X94Y47         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.884    -0.856    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/clk
    SLICE_X94Y47         FDRE                                         r  design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.238    -0.618    
    SLICE_X94Y47         FDRE (Hold_fdre_C_D)         0.120    -0.498    design_1_i/ontvangen_controllers/frequency_to_number_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.641    -0.591    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X108Y46        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y46        FDRE (Prop_fdre_C_Q)         0.148    -0.443 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.059    -0.383    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X108Y46        LUT2 (Prop_lut2_I1_O)        0.098    -0.285 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X108Y46        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.912    -0.828    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X108Y46        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.237    -0.591    
    SLICE_X108Y46        FDRE (Hold_fdre_C_D)         0.120    -0.471    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.643    -0.589    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X113Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.312    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
    SLICE_X112Y49        LUT6 (Prop_lut6_I2_O)        0.045    -0.267 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[5]
    SLICE_X112Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.914    -0.826    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y49        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.121    -0.455    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_system_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y40     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y43     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           556 Endpoints
Min Delay           556 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.514ns  (logic 15.878ns (39.192%)  route 24.636ns (60.808%))
  Logic Levels:           40  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=7 LUT4=3 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.782    26.150    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I4_O)        0.124    26.274 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          1.339    27.612    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X110Y55        LUT3 (Prop_lut3_I1_O)        0.152    27.764 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.310    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.897 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.897    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.136 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.564    30.700    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.302    31.002 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.737    31.739    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.124    31.863 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    31.863    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.413 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.413    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.635 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.950    33.586    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X110Y58        LUT5 (Prop_lut5_I3_O)        0.327    33.913 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.828    34.740    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.332    35.072 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.072    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.605    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.722    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.941 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2/O[0]
                         net (fo=6, routed)           1.429    37.370    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2_n_7
    SLICE_X108Y56        LUT4 (Prop_lut4_I2_O)        0.295    37.665 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.665    design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.157 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.464    38.621    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X106Y58        LUT3 (Prop_lut3_I2_O)        0.332    38.953 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           0.814    39.767    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X106Y59        LUT5 (Prop_lut5_I3_O)        0.154    39.921 r  design_1_i/Coor_PixelL_0/U0/CL_velue[3]_i_1/O
                         net (fo=1, routed)           0.593    40.514    design_1_i/Coor_PixelL_0/U0/p_1_in[3]
    SLICE_X102Y60        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.466ns  (logic 15.848ns (39.164%)  route 24.618ns (60.836%))
  Logic Levels:           40  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=7 LUT4=3 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.782    26.150    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I4_O)        0.124    26.274 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          1.339    27.612    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X110Y55        LUT3 (Prop_lut3_I1_O)        0.152    27.764 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.310    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.897 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.897    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.136 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.564    30.700    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.302    31.002 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.737    31.739    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.124    31.863 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    31.863    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.413 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.413    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.635 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.950    33.586    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X110Y58        LUT5 (Prop_lut5_I3_O)        0.327    33.913 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.828    34.740    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.332    35.072 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.072    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.605    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.722    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.941 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2/O[0]
                         net (fo=6, routed)           1.429    37.370    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2_n_7
    SLICE_X108Y56        LUT4 (Prop_lut4_I2_O)        0.295    37.665 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.665    design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.157 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.464    38.621    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X106Y58        LUT3 (Prop_lut3_I2_O)        0.332    38.953 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           1.388    40.342    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X106Y59        LUT6 (Prop_lut6_I4_O)        0.124    40.466 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_1/O
                         net (fo=1, routed)           0.000    40.466    design_1_i/Coor_PixelL_0/U0/p_1_in[5]
    SLICE_X106Y59        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.102ns  (logic 15.848ns (39.519%)  route 24.254ns (60.481%))
  Logic Levels:           40  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=7 LUT4=3 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.782    26.150    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I4_O)        0.124    26.274 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          1.339    27.612    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X110Y55        LUT3 (Prop_lut3_I1_O)        0.152    27.764 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.310    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.897 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.897    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.136 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.564    30.700    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.302    31.002 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.737    31.739    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.124    31.863 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    31.863    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.413 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.413    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.635 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.950    33.586    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X110Y58        LUT5 (Prop_lut5_I3_O)        0.327    33.913 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.828    34.740    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.332    35.072 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.072    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.605    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.722    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.941 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2/O[0]
                         net (fo=6, routed)           1.429    37.370    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2_n_7
    SLICE_X108Y56        LUT4 (Prop_lut4_I2_O)        0.295    37.665 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.665    design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.157 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.464    38.621    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X106Y58        LUT3 (Prop_lut3_I2_O)        0.332    38.953 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           1.025    39.978    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X106Y59        LUT6 (Prop_lut6_I4_O)        0.124    40.102 r  design_1_i/Coor_PixelL_0/U0/CL_velue[4]_i_1/O
                         net (fo=1, routed)           0.000    40.102    design_1_i/Coor_PixelL_0/U0/p_1_in[4]
    SLICE_X106Y59        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.677ns  (logic 15.750ns (39.696%)  route 23.927ns (60.304%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=3 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.782    26.150    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I4_O)        0.124    26.274 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          1.339    27.612    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X110Y55        LUT3 (Prop_lut3_I1_O)        0.152    27.764 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.310    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.897 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.897    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.136 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.564    30.700    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.302    31.002 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.737    31.739    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.124    31.863 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    31.863    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.413 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.413    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.635 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.950    33.586    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X110Y58        LUT5 (Prop_lut5_I3_O)        0.327    33.913 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.828    34.740    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.332    35.072 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.072    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.605    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.722    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.941 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2/O[0]
                         net (fo=6, routed)           1.429    37.370    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2_n_7
    SLICE_X108Y56        LUT4 (Prop_lut4_I2_O)        0.295    37.665 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.665    design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.157 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           1.161    39.319    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.358    39.677 r  design_1_i/Coor_PixelL_0/U0/CL_velue[1]_i_1/O
                         net (fo=1, routed)           0.000    39.677    design_1_i/Coor_PixelL_0/U0/p_1_in[1]
    SLICE_X106Y60        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.651ns  (logic 15.724ns (39.656%)  route 23.927ns (60.344%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.782    26.150    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I4_O)        0.124    26.274 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          1.339    27.612    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X110Y55        LUT3 (Prop_lut3_I1_O)        0.152    27.764 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.310    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.897 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.897    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.136 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.564    30.700    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.302    31.002 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.737    31.739    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.124    31.863 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    31.863    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.413 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.413    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.635 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.950    33.586    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X110Y58        LUT5 (Prop_lut5_I3_O)        0.327    33.913 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.828    34.740    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.332    35.072 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.072    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.605    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.722    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.941 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2/O[0]
                         net (fo=6, routed)           1.429    37.370    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2_n_7
    SLICE_X108Y56        LUT4 (Prop_lut4_I2_O)        0.295    37.665 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.665    design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.157 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           1.161    39.319    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X106Y60        LUT4 (Prop_lut4_I0_O)        0.332    39.651 r  design_1_i/Coor_PixelL_0/U0/CL_velue[0]_i_1/O
                         net (fo=1, routed)           0.000    39.651    design_1_i/Coor_PixelL_0/U0/p_1_in[0]
    SLICE_X106Y60        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.414ns  (logic 15.750ns (39.960%)  route 23.664ns (60.040%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.782    26.150    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I4_O)        0.124    26.274 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          1.339    27.612    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X110Y55        LUT3 (Prop_lut3_I1_O)        0.152    27.764 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.310    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.897 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.897    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.136 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.564    30.700    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.302    31.002 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.737    31.739    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.124    31.863 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    31.863    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.413 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.413    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.635 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.950    33.586    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X110Y58        LUT5 (Prop_lut5_I3_O)        0.327    33.913 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.828    34.740    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.332    35.072 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.072    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.605    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.722    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.941 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2/O[0]
                         net (fo=6, routed)           1.429    37.370    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2_n_7
    SLICE_X108Y56        LUT4 (Prop_lut4_I2_O)        0.295    37.665 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.665    design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.157 f  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.899    39.056    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X106Y60        LUT4 (Prop_lut4_I3_O)        0.358    39.414 r  design_1_i/Coor_PixelL_0/U0/CL_velue[7]_i_2/O
                         net (fo=1, routed)           0.000    39.414    design_1_i/Coor_PixelL_0/U0/p_1_in[7]
    SLICE_X106Y60        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.393ns  (logic 15.724ns (39.916%)  route 23.669ns (60.084%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.782    26.150    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I4_O)        0.124    26.274 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          1.339    27.612    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X110Y55        LUT3 (Prop_lut3_I1_O)        0.152    27.764 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.310    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.897 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.897    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.136 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.564    30.700    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.302    31.002 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.737    31.739    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.124    31.863 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    31.863    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.413 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.413    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.635 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.950    33.586    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X110Y58        LUT5 (Prop_lut5_I3_O)        0.327    33.913 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.828    34.740    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.332    35.072 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.072    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.605    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.722    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.941 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2/O[0]
                         net (fo=6, routed)           1.429    37.370    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2_n_7
    SLICE_X108Y56        LUT4 (Prop_lut4_I2_O)        0.295    37.665 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.665    design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.157 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.903    39.061    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X106Y60        LUT6 (Prop_lut6_I4_O)        0.332    39.393 r  design_1_i/Coor_PixelL_0/U0/CL_velue[2]_i_1/O
                         net (fo=1, routed)           0.000    39.393    design_1_i/Coor_PixelL_0/U0/p_1_in[2]
    SLICE_X106Y60        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.388ns  (logic 15.724ns (39.921%)  route 23.664ns (60.079%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=3 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           0.782    26.150    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I4_O)        0.124    26.274 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[0]_INST_0/O
                         net (fo=10, routed)          1.339    27.612    design_1_i/Coor_PixelL_0/U0/CL_in[0]
    SLICE_X110Y55        LUT3 (Prop_lut3_I1_O)        0.152    27.764 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.310    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.897 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.897    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.136 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.564    30.700    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.302    31.002 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          0.737    31.739    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.124    31.863 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    31.863    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.413 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.413    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.635 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[0]
                         net (fo=5, routed)           0.950    33.586    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_7
    SLICE_X110Y58        LUT5 (Prop_lut5_I3_O)        0.327    33.913 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3/O
                         net (fo=2, routed)           0.828    34.740    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_3_n_0
    SLICE_X108Y58        LUT3 (Prop_lut3_I0_O)        0.332    35.072 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.072    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_7_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.605    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.722    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.941 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2/O[0]
                         net (fo=6, routed)           1.429    37.370    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__2_n_7
    SLICE_X108Y56        LUT4 (Prop_lut4_I2_O)        0.295    37.665 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.665    design_1_i/Coor_PixelL_0/U0/i___93_carry__2_i_3_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    38.157 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.899    39.056    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X106Y60        LUT5 (Prop_lut5_I3_O)        0.332    39.388 r  design_1_i/Coor_PixelL_0/U0/CL_velue[6]_i_1/O
                         net (fo=1, routed)           0.000    39.388    design_1_i/Coor_PixelL_0/U0/p_1_in[6]
    SLICE_X106Y60        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.332ns  (logic 11.858ns (40.427%)  route 17.474ns (59.573%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=1 LDCE=1 LUT1=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.013    26.380    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I1_O)        0.124    26.504 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[0]_INST_0/O
                         net (fo=7, routed)           1.533    28.037    design_1_i/Coor_PixelR_0/U0/CR_in[0]
    SLICE_X112Y63        LUT3 (Prop_lut3_I1_O)        0.124    28.161 r  design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_11/O
                         net (fo=1, routed)           0.338    28.499    design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_11_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.884 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.884    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.998 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.998    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.332 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.000    29.332    design_1_i/Coor_PixelR_0/U0/CR_velue1[14]
    SLICE_X111Y65        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.237ns  (logic 11.763ns (40.233%)  route 17.474ns (59.767%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=1 LDCE=1 LUT1=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y53         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/G
    SLICE_X95Y53         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.324     2.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[8]
    SLICE_X95Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.182    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_12_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.583    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.936 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[2]
                         net (fo=1, routed)           0.688     3.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[15]
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[15]_P[10])
                                                      4.019     7.643 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.205     9.848    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X105Y55        LUT3 (Prop_lut3_I2_O)        0.152    10.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.647    10.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_31_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    11.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_16_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.584    13.288    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X104Y50        LUT3 (Prop_lut3_I1_O)        0.295    13.583 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           1.106    14.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X101Y53        LUT5 (Prop_lut5_I0_O)        0.152    14.841 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.923    15.764    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.332    16.096 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.096    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.828 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[0]
                         net (fo=9, routed)           1.643    18.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_7
    SLICE_X106Y58        LUT3 (Prop_lut3_I0_O)        0.295    18.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143/O
                         net (fo=1, routed)           0.716    19.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_143_n_0
    SLICE_X103Y58        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.868 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    19.868    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X103Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.202 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/O[1]
                         net (fo=3, routed)           0.992    21.194    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_6
    SLICE_X102Y60        LUT4 (Prop_lut4_I1_O)        0.303    21.497 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    21.497    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_53_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.010    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.127 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.318    23.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I1_O)        0.152    23.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.445    25.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X106Y52        LUT5 (Prop_lut5_I4_O)        0.326    25.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0/O
                         net (fo=2, routed)           1.013    26.380    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[0]
    SLICE_X110Y52        LUT6 (Prop_lut6_I1_O)        0.124    26.504 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[0]_INST_0/O
                         net (fo=7, routed)           1.533    28.037    design_1_i/Coor_PixelR_0/U0/CR_in[0]
    SLICE_X112Y63        LUT3 (Prop_lut3_I1_O)        0.124    28.161 r  design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_11/O
                         net (fo=1, routed)           0.338    28.499    design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_11_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.884 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.884    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.998 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.998    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.237 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.000    29.237    design_1_i/Coor_PixelR_0/U0/CR_velue1[15]
    SLICE_X111Y65        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/score_counter_0/U0/reset_score_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/score_counter_0/U0/reset_score_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE                         0.000     0.000 r  design_1_i/score_counter_0/U0/reset_score_s_reg/C
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/score_counter_0/U0/reset_score_s_reg/Q
                         net (fo=1, routed)           0.065     0.206    design_1_i/score_counter_0/U0/reset_score_s
    SLICE_X106Y73        FDRE                                         r  design_1_i/score_counter_0/U0/reset_score_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[5]/C
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[5]/Q
                         net (fo=3, routed)           0.110     0.251    design_1_i/Coor_PixelL_0/U0/CoorL_yboven[5]
    SLICE_X98Y62         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[6]/C
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[6]/Q
                         net (fo=3, routed)           0.119     0.260    design_1_i/Coor_PixelL_0/U0/CoorL_yboven[6]
    SLICE_X98Y62         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[7]/C
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[7]/Q
                         net (fo=3, routed)           0.119     0.260    design_1_i/Coor_PixelL_0/U0/CoorL_yboven[7]
    SLICE_X98Y62         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y64         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[8]/C
    SLICE_X99Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[8]/Q
                         net (fo=3, routed)           0.119     0.260    design_1_i/Coor_PixelL_0/U0/CoorL_yboven[8]
    SLICE_X98Y63         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[3]/C
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[3]/Q
                         net (fo=3, routed)           0.123     0.264    design_1_i/Coor_PixelL_0/U0/CoorL_yboven[3]
    SLICE_X98Y62         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.186ns (69.783%)  route 0.081ns (30.217%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[4]/C
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CR_velue_times_reg[4]/Q
                         net (fo=4, routed)           0.081     0.222    design_1_i/Coor_PixelR_0/U0/CR_velue_times[4]
    SLICE_X106Y63        LUT6 (Prop_lut6_I4_O)        0.045     0.267 r  design_1_i/Coor_PixelR_0/U0/CoorR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.267    design_1_i/Coor_PixelR_0/U0/CoorR[6]_i_1_n_0
    SLICE_X106Y63        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[1]/C
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[1]/Q
                         net (fo=3, routed)           0.128     0.269    design_1_i/Coor_PixelL_0/U0/CoorL_yboven[1]
    SLICE_X97Y62         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.482%)  route 0.128ns (47.518%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[4]/C
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_reg[4]/Q
                         net (fo=3, routed)           0.128     0.269    design_1_i/Coor_PixelL_0/U0/CoorL_yboven[4]
    SLICE_X97Y62         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_yboven_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y60        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[3]/C
    SLICE_X101Y60        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[3]/Q
                         net (fo=5, routed)           0.087     0.228    design_1_i/Coor_PixelL_0/U0/CL_velue_times[3]
    SLICE_X100Y60        LUT6 (Prop_lut6_I1_O)        0.045     0.273 r  design_1_i/Coor_PixelL_0/U0/CoorL[6]_i_1/O
                         net (fo=1, routed)           0.000     0.273    design_1_i/Coor_PixelL_0/U0/CoorL[6]_i_1_n_0
    SLICE_X100Y60        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.688ns  (logic 14.228ns (43.526%)  route 18.460ns (56.474%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.484    30.732    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y51         LUT6 (Prop_lut6_I3_O)        0.373    31.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.668    31.773    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X95Y55         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.654ns  (logic 14.228ns (43.573%)  route 18.426ns (56.427%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.458    30.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.373    31.079 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.659    31.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X95Y54         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.614ns  (logic 14.228ns (43.625%)  route 18.386ns (56.375%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.510    30.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y53         LUT6 (Prop_lut6_I3_O)        0.373    31.131 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.568    31.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X95Y53         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.602ns  (logic 14.228ns (43.641%)  route 18.374ns (56.359%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.262    30.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y51         LUT6 (Prop_lut6_I3_O)        0.373    30.883 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.804    31.687    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X94Y54         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.594ns  (logic 14.228ns (43.652%)  route 18.366ns (56.348%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.467    30.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.373    31.088 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.591    31.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X95Y54         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.544ns  (logic 14.228ns (43.719%)  route 18.316ns (56.281%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.463    30.711    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.373    31.084 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.544    31.629    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X95Y55         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.454ns  (logic 14.228ns (43.841%)  route 18.226ns (56.159%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.302    30.550    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y51         LUT6 (Prop_lut6_I3_O)        0.373    30.923 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.615    31.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X95Y55         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.346ns  (logic 14.228ns (43.987%)  route 18.118ns (56.013%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.469    30.717    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y53         LUT6 (Prop_lut6_I4_O)        0.373    31.090 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.340    31.431    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X95Y53         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.345ns  (logic 14.228ns (43.988%)  route 18.117ns (56.012%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.477    30.725    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y53         LUT6 (Prop_lut6_I3_O)        0.373    31.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.331    31.429    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X95Y54         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.280ns  (logic 14.228ns (44.077%)  route 18.052ns (55.923%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=2 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.801    -0.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.753     0.294    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     4.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     5.665 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[11]
                         net (fo=30, routed)          3.042     8.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_94
    SLICE_X93Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.831 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185/O
                         net (fo=1, routed)           0.716     9.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_185_n_0
    SLICE_X87Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.932 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_0
    SLICE_X87Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.171 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90/O[2]
                         net (fo=2, routed)           0.981    11.151    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_90_n_5
    SLICE_X86Y46         LUT3 (Prop_lut3_I0_O)        0.335    11.486 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43/O
                         net (fo=2, routed)           0.913    12.399    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_43_n_0
    SLICE_X86Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    13.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.180    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X86Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.495 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.159    14.654    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X91Y48         LUT3 (Prop_lut3_I0_O)        0.335    14.989 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.279    16.268    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X91Y48         LUT4 (Prop_lut4_I3_O)        0.326    16.594 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.144 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.144    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.259    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          2.118    19.616    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X83Y52         LUT3 (Prop_lut3_I1_O)        0.330    19.946 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.123    21.069    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X82Y50         LUT4 (Prop_lut4_I0_O)        0.326    21.395 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    21.395    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.928    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    22.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/O[1]
                         net (fo=3, routed)           1.255    23.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_6
    SLICE_X88Y56         LUT3 (Prop_lut3_I1_O)        0.306    23.929 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146/O
                         net (fo=2, routed)           0.964    24.893    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_146_n_0
    SLICE_X87Y53         LUT5 (Prop_lut5_I4_O)        0.152    25.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53/O
                         net (fo=2, routed)           0.819    25.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_53_n_0
    SLICE_X88Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.190 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    26.190    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_57_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.740    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[0]
                         net (fo=3, routed)           1.184    28.146    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_7
    SLICE_X89Y47         LUT4 (Prop_lut4_I1_O)        0.299    28.445 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43/O
                         net (fo=1, routed)           0.000    28.445    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_43_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.248 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.225    30.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X95Y54         LUT6 (Prop_lut6_I3_O)        0.373    30.846 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.518    31.365    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X94Y54         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.748ns  (logic 0.337ns (45.044%)  route 0.411ns (54.956%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.683    -1.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.337    -1.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.411    -0.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X107Y55        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.798ns  (logic 0.367ns (45.999%)  route 0.431ns (54.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.683    -1.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.367    -1.119 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.431    -0.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X106Y52        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.633ns  (logic 0.467ns (28.589%)  route 1.166ns (71.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.683    -1.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.367    -1.119 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.887    -0.232    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X99Y53         LUT1 (Prop_lut1_I0_O)        0.100    -0.132 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.279     0.147    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X99Y51         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.678ns  (logic 0.467ns (27.823%)  route 1.211ns (72.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.683    -1.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.367    -1.119 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.934    -0.185    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.100    -0.085 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.277     0.192    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X95Y54         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.681ns  (logic 0.467ns (27.779%)  route 1.214ns (72.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.683    -1.486    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.367    -1.119 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.936    -0.183    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.100    -0.083 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.278     0.195    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X95Y54         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.186ns (21.638%)  route 0.674ns (78.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.497     0.042    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X95Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.087 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.176     0.263    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X95Y53         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.186ns (19.244%)  route 0.781ns (80.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.667     0.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X95Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.257 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.113     0.370    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X95Y53         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.186ns (18.221%)  route 0.835ns (81.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.672     0.217    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X95Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.262 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.162     0.424    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X94Y54         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.186ns (18.193%)  route 0.836ns (81.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.720     0.265    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X95Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.310 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.116     0.426    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X95Y52         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.186ns (17.535%)  route 0.875ns (82.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.635    -0.596    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.626     0.171    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X95Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.248     0.464    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X95Y55         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_system_design_1_clk_wiz_0_0

Max Delay           263 Endpoints
Min Delay           263 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.967ns  (logic 1.660ns (16.651%)  route 8.308ns (83.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.023     9.967    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y46        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.700    -1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y46        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.967ns  (logic 1.660ns (16.651%)  route 8.308ns (83.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.023     9.967    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y46        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.700    -1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y46        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.967ns  (logic 1.660ns (16.651%)  route 8.308ns (83.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.023     9.967    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y46        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.700    -1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y46        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.967ns  (logic 1.660ns (16.651%)  route 8.308ns (83.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.023     9.967    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y46        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.700    -1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y46        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.967ns  (logic 1.660ns (16.651%)  route 8.308ns (83.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.023     9.967    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y46        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.700    -1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y46        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.967ns  (logic 1.660ns (16.651%)  route 8.308ns (83.349%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          2.023     9.967    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y46        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.700    -1.468    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y46        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.826ns  (logic 1.660ns (16.889%)  route 8.167ns (83.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.882     9.826    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y47        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.701    -1.467    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y47        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.826ns  (logic 1.660ns (16.889%)  route 8.167ns (83.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.882     9.826    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y47        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.701    -1.467    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y47        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.826ns  (logic 1.660ns (16.889%)  route 8.167ns (83.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.882     9.826    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y47        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.701    -1.467    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y47        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.826ns  (logic 1.660ns (16.889%)  route 8.167ns (83.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_IBUF_inst/O
                         net (fo=92, routed)          6.284     7.792    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/reset
    SLICE_X97Y51         LUT2 (Prop_lut2_I0_O)        0.152     7.944 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.882     9.826    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X106Y47        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         1.701    -1.467    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y47        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.203ns (67.697%)  route 0.097ns (32.303%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y55        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X107Y55        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.097     0.255    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X106Y55        LUT5 (Prop_lut5_I1_O)        0.045     0.300 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.905    -0.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.206ns (68.017%)  route 0.097ns (31.983%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y55        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X107Y55        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.097     0.255    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X106Y55        LUT5 (Prop_lut5_I0_O)        0.048     0.303 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.905    -0.835    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y55        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.262ns (47.565%)  route 0.289ns (52.435%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X106Y52        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.289     0.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X108Y49        LUT3 (Prop_lut3_I0_O)        0.045     0.551 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X108Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.913    -0.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X108Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.262ns (45.715%)  route 0.311ns (54.285%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X106Y52        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.311     0.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I2_O)        0.045     0.573 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[11]_i_1/O
                         net (fo=1, routed)           0.000     0.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[11]_i_1_n_0
    SLICE_X108Y48        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.913    -0.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X108Y48        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.265ns (45.997%)  route 0.311ns (54.003%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X106Y52        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.311     0.528    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X108Y48        LUT4 (Prop_lut4_I2_O)        0.048     0.576 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[12]_i_1/O
                         net (fo=1, routed)           0.000     0.576    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[12]_i_1_n_0
    SLICE_X108Y48        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.913    -0.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X108Y48        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.259ns (42.752%)  route 0.347ns (57.248%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X106Y52        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.347     0.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y49        LUT4 (Prop_lut4_I2_O)        0.042     0.606 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[17]_i_1/O
                         net (fo=1, routed)           0.000     0.606    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[17]_i_1_n_0
    SLICE_X106Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.913    -0.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.262ns (43.034%)  route 0.347ns (56.966%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X106Y52        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.347     0.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y49        LUT4 (Prop_lut4_I2_O)        0.045     0.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[14]_i_1/O
                         net (fo=1, routed)           0.000     0.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[14]_i_1_n_0
    SLICE_X106Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.913    -0.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.262ns (40.998%)  route 0.377ns (59.002%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X106Y52        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.377     0.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y49        LUT4 (Prop_lut4_I2_O)        0.045     0.639 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[15]_i_1/O
                         net (fo=1, routed)           0.000     0.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[15]_i_1_n_0
    SLICE_X106Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.913    -0.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.262ns (40.998%)  route 0.377ns (59.002%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X106Y52        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.377     0.594    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X106Y49        LUT4 (Prop_lut4_I2_O)        0.045     0.639 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[16]_i_1/O
                         net (fo=1, routed)           0.000     0.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[16]_i_1_n_0
    SLICE_X106Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.913    -0.827    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X106Y49        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.262ns (40.485%)  route 0.385ns (59.515%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y51         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
    SLICE_X99Y51         LDCE (EnToQ_ldce_G_Q)        0.217     0.217 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.144     0.361    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset
    SLICE_X97Y51         LUT3 (Prop_lut3_I2_O)        0.045     0.406 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.241     0.647    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X97Y47         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=220, routed)         0.884    -0.856    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y47         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[28]/C





