var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[43.4111, 22.5691, 22.1891, 22.3369, 8.16864], "total":[191970, 379167, 606, 124, 43], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[179950, 358572, 492, 123, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"MainKernel", "compute_units":1, "type":"function", "total_percent":[0.918035, 0.479986, 0.46717, 1.25323, 0.0658762], "total_kernel_resources":[3241, 7983, 34, 1, 43], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (histogram.cpp:28)", "type":"resource", "data":[85, 416, 0, 0, 0], "debug":[[{"filename":"histogram.cpp", "line":28}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 4", "details":[{"type":"text", "text":" Depth was increased by a factor of 286 due to a loop initiation interval of 286."}]}, {"type":"text", "text":"1 register of width 33 bits and depth 4", "details":[{"type":"text", "text":" Depth was increased by a factor of 286 due to a loop initiation interval of 286."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 4 depth,\\n1 reg, 33 width by 4 depth"}]}, {"name":"MainKernel.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"handler.hpp:1089 > histogram.cpp:28", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1089}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":28}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1089 > histogram.cpp:28", "type":"resource", "data":[102, 2, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1089}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":28}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[129, 141, 5, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[129, 141, 5, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[218, 227, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1089 > histogram.cpp:28", "type":"resource", "data":[197, 213, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1089}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":28}]]}, {"name":"handler.hpp:1089 > histogram.cpp:31", "type":"resource", "data":[21, 14, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1089}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":31}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1089 > histogram.cpp:28", "type":"resource", "data":[82.6667, 30, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1089}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":28}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"FFwd Destination", "type":"resource", "count":3, "data":[18, 18, 0, 0, 0]}, {"name":"Iteration Initiation", "type":"resource", "count":1, "data":[13, 11, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1089 > histogram.cpp:29", "type":"resource", "data":[360.333, 440, 13, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1089}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":29}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[360, 440, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}], "replace_name":"true"}, {"name":"handler.hpp:1089 > histogram.cpp:30", "type":"resource", "data":[504, 2050, 15, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1089}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":30}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"handler.hpp:1089 > histogram.cpp:31", "type":"resource", "data":[401, 2216, 1, 1, 31], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1089}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":31}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[401, 2216, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"MainKernel.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1093", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1093}]]}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[239,243,0,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[85,416,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 286 due to a loop initiation interval of 286.","type":"text"}],"text":"1 register of width 32 bits and depth 4","type":"text"},{"details":[{"text":" Depth was increased by a factor of 286 due to a loop initiation interval of 286.","type":"text"}],"text":"1 register of width 33 bits and depth 4","type":"text"},{"text":"Register,\\n1 reg, 32 width by 4 depth,\\n1 reg, 33 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (histogram.cpp:28)","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,34,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"4-bit Select","type":"resource"},{"count":3,"data":[18,18,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"FFwd Destination","type":"resource"},{"count":1,"data":[13,11,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"Iteration Initiation","type":"resource"}],"data":[184.66667,66,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":1089},{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp","line":28}]],"name":"handler.hpp:1089 > histogram.cpp:28","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"Load","type":"resource"}],"data":[360.333,440,13,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":1089},{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp","line":29}]],"name":"handler.hpp:1089 > histogram.cpp:29","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"Load","type":"resource"}],"data":[504,2050,15,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":1089},{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp","line":30}]],"name":"handler.hpp:1089 > histogram.cpp:30","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":1,"data":[401,2216,1,0,31],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1089"}]],"name":"Store","type":"resource"}],"data":[401,2216,1,1,31],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":1089},{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp","line":31}]],"name":"handler.hpp:1089 > histogram.cpp:31","replace_name":true,"type":"resource"}],"data":[1449.9997,4772,29,1,31],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":1089}]],"name":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp:1089","type":"resource"},{"children":[{"count":"1","data":[129,141,5,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[129,141,5,0,0],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[3240.9997,7983,34,1,43],"debug":[[{"filename":"histogram.cpp","line":28}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"MainKernel","total_kernel_resources":[3241,7983,34,1,43],"total_percent":[0.918035,0.479986,0.46717,1.25323,0.0658762],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[12019.9997,20595,114,1,43],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[191970,379167,606,124,43],"total_percent":[43.4111,22.5691,22.1891,22.3369,8.16864],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"MainKernel", "children":[{"type":"bb", "id":3, "name":"MainKernel.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"MainKernel.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":29}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Loads from":"_arg_idx", "Start Cycle":"287", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":30}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Loads from":"_arg_hist", "Start Cycle":"290", "Latency":"222", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":31}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"_arg_hist", "Start Cycle":"519", "Latency":"56", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":9, "name":"Loop Input", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":28}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"10"}]}, {"type":"inst", "id":10, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"575", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"575", "II":"286", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 286. See Loops Analysis for more information."}]}, {"type":"bb", "id":5, "name":"MainKernel.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"csr", "id":11, "name":"Register Map", "debug":[[{"filename":"histogram_fpga_hw.prj/k0_ZTS10MainKernel_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":12, "name":"start", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":26}]]}, {"type":"interface", "id":13, "name":"done", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":26}]]}, {"type":"interface", "id":14, "name":"busy", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":26}]]}, {"type":"interface", "id":15, "name":"arg_array_size", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":26}]], "details":[{"type":"table", "Stable":"No", "Width":"32 bits", "Kernel":"k0_ZTS10MainKernel"}]}, {"type":"interface", "id":16, "name":"arg_idx", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":26}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"k0_ZTS10MainKernel"}]}, {"type":"interface", "id":17, "name":"arg_hist", "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":26}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"k0_ZTS10MainKernel"}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":18, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}], "links":[{"from":12, "to":3}, {"from":5, "to":13}, {"from":3, "to":14, "reverse":2}, {"from":15, "to":3}, {"from":16, "to":9}, {"from":17, "to":9}, {"from":10, "to":9}, {"from":3, "to":9}, {"from":8, "to":10}, {"from":6, "to":10}, {"from":7, "to":10}, {"from":10, "to":5}, {"from":9, "to":6}, {"from":6, "to":7}, {"from":7, "to":8}, {"from":6, "to":8}, {"from":18, "to":6}, {"from":18, "to":7}, {"from":8, "to":18}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: MainKernel", "data":["", "", ""], "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":26}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"MainKernel.B1", "data":["Yes", "~286", "3"], "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":28}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":"1089"}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":"30"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":"1089"}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":"31"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"223.00 clock cycles Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":"1089"}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":"30"}]}, {"type":"text", "text":"56.00 clock cycles Store Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":"1089"}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":"31"}]}, {"type":"text", "text":"3.00 clock cycles 32-bit Floating-point Add Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":"1089"}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":"31"}]}]}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":"1089"}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":"29"}]}, {"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":"1089"}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":"30"}]}, {"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"/glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":"1089"}, {"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":"31"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/2022.3/oneapi/compiler/2022.2.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":44, "nodes":[{"name":"MainKernel", "id":1, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"MainKernel.B0", "id":2, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MainKernel.B1", "id":3, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"286", "ll":"1", "lt":"576.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "line":28}]], "type":"loop"}, {"name":"MainKernel.B2", "id":4, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"MainKernel", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"MainKernel", "data":[3241, 7983, 34, 1, 43], "debug":[[{"filename":"", "line":0}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[179950, 358572, 492, 123, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[191970, 379167, 606, 124, 43], "data_percent":[22.4684, 22.1891, 22.3369, 8.16864]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/home/u119070/git/sycl-playground/include/constexpr_math.hpp", "name":"constexpr_math.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/sycl-playground/include/constexpr_math.hpp", "content":"#ifndef __CONSTEXPR_MATH__\u000A#define __CONSTEXPR_MATH__\u000A\u000A//\u000A// This file contains various helper C++ metaprogramming math functions that\u000A// are useful across various designs.\u000A//\u000A\u000A#include <limits>\u000A\u000Anamespace fpga_tools {\u000A\u000A// returns the absolute value of 'x'\u000Atemplate <typename T>\u000Aconstexpr T Abs(T x) { return (x < 0) ? -x : x; }\u000A\u000A// returns the minimum of 'a' and 'b'.\u000A// The type, 'T', must have an operator<\u000Atemplate <typename T>\u000Aconstexpr T Min(T a, T b) { return (a < b) ? a : b; }\u000A\u000A// returns the maximum of 'a' and 'b'.\u000A// The type, 'T', must have an operator>\u000Atemplate <typename T>\u000Aconstexpr T Max(T a, T b) { return (a > b) ? a : b; }\u000A\u000A// rounds up to the nearest multiple of of 'multiple'\u000A// only works for positive numbers\u000Atemplate <typename T>\u000Aconstexpr T RoundUpToMultiple(T num, T multiple) {\u000A  static_assert(std::is_integral_v<T>);\u000A  static_assert(std::is_unsigned_v<T>);\u000A  if (multiple == 0) {\u000A    return num;\u000A  }\u000A\u000A  int remainder = num % multiple;\u000A  if (remainder == 0) {\u000A    return num;\u000A  } else {\u000A    return num + multiple - remainder;\u000A  }\u000A}\u000A\u000A// returns n^2\u000Atemplate <typename T>\u000Aconstexpr T Pow2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  return (n < 0) ? (T(1) << (-n)) : (T(1) << n);\u000A}\u000A\u000A// returns whether abs(n) is a power of 2\u000Atemplate <typename T>\u000Aconstexpr bool IsPow2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  if (n < 0) n = -n;\u000A  return (n != 0) && ((n & (n - 1)) == 0);\u000A}\u000A\u000A// returns log2(n) rounding down\u000Atemplate <typename T>\u000Aconstexpr T Log2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  if (n < 2) {\u000A    return T(0);\u000A  } else {\u000A    T ret = 0;\u000A    while (n >= 2) {\u000A      ret++;\u000A      n /= 2;\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// returns log(2) rounded up\u000Atemplate <typename T>\u000Astatic constexpr T CeilLog2(T n) {\u000A  return ((n == 1) ? T(0) : Log2(n - 1) + T(1));\u000A}\u000A\u000A\u000A// returns the number of bits required to encode all the values between 0 and N\u000Atemplate <unsigned int n>\u000Astatic constexpr unsigned int BitsForMaxValue() {\u000A  return CeilLog2(n + 1);\u000A}\u000A\u000A\u000A// return 'n' rounded up to the nearest power of 2\u000Atemplate <typename T>\u000Aconstexpr T RoundUpPow2(T n) {\u000A  static_assert(std::is_integral_v<T>);\u000A  static_assert(std::is_unsigned_v<T>);\u000A  if (n == 0) {\u000A    return 2;\u000A  } else if (IsPow2(n)) {\u000A    return n;\u000A  } else {\u000A    return T(1) << (Log2(n) + 1);\u000A  }\u000A}\u000A\u000A// computes x^y where y must be an integer (positive or negative)\u000Aconstexpr double Pow(double x, int y) {\u000A  if (y == 0) {\u000A    // x^0 = 1\u000A    return 1.0;\u000A  } else {\u000A    // handle both y < 0 and y > 0 by changing loop bound and multiply value\u000A    bool y_is_negative = (y < 0);\u000A    double mult_val = y_is_negative ? (1/x) : x;\u000A    int loop_bound = y_is_negative ? -y : y;\u000A\u000A    double ret = 1.0;\u000A    for (int i = 0; i < loop_bound; i++) {\u000A      ret *= mult_val;\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// estimates e^(x) for x >= 0 using a taylor series expansion\u000A// https://en.wikipedia.org/wiki/Taylor_series\u000Aconstexpr double Exp(double x, unsigned taylor_terms=32) {\u000A  double factorial = 1.0;\u000A  double power = 1.0;\u000A  double answer = 1.0;\u000A\u000A  for(int i = 1; i < taylor_terms-1; i++) {\u000A    power *= x;\u000A    factorial *= i;\u000A    answer += power / factorial;\u000A  }\u000A  return answer;\u000A}\u000A\u000A// Scale significand using floating-point base exponent\u000A// see: http://www.cplusplus.com/reference/cmath/scalbn/\u000Aconstexpr float Scalbn(float value, int exponent) {\u000A  if (exponent == 0) {\u000A    return value;\u000A  } else {\u000A    float ret = value;\u000A    while(exponent != 0) {\u000A      if (exponent > 0) {\u000A        ret *= 2;\u000A        exponent--;\u000A      } else {\u000A        ret /= 2;\u000A        exponent++;\u000A      }\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// extract the exponent from a 32-bit float\u000Aconstexpr int FP32ExtractExponent(float x) {\u000A  if (x == 0) {\u000A    return 0;\u000A  } else {\u000A    float ret = 0;\u000A    float abs_x = Abs(x);\u000A    while (abs_x >= 2 || abs_x < 1) {\u000A      bool abs_x_gte_2 = (abs_x >= 2);\u000A      ret += (abs_x_gte_2 ? 1 : -1);\u000A      x = (abs_x_gte_2 ? (x/2) : (x*2));\u000A      abs_x = Abs(x);\u000A    }\u000A    return ret;\u000A  }\u000A}\u000A\u000A// extract the mantissa from a 32-bit float\u000Aconstexpr int FP32ExtractMantissa(float x) {\u000A  // remove hidden 1 and bias the exponent to get integer\u000A  //#pragma clang fp contract(off)\u000A  //return (Abs(x) < std::numeric_limits<float>::infinity()) ?\u000A  //        Scalbn(Scalbn(Abs(x),-FP32ExtractExponent(x))-1,23) : 0;\u000A  return Scalbn(Scalbn(Abs(x),-FP32ExtractExponent(x))-1,23);\u000A}\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __CONSTEXPR_MATH__ */\u000A"}, {"path":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "name":"histogram.cpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/llvm-sycl-passes/inputs/histogram/histogram.cpp", "content":"#include <CL/sycl.hpp>\u000A#include <algorithm>\u000A#include <iostream>\u000A#include <numeric>\u000A#include <stdlib.h>\u000A#include <vector>\u000A#include <random>\u000A\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A\u000A#include \"store_queue.hpp\"\u000A#include \"memory_utils.hpp\"\u000A\u000Ausing namespace sycl;\u000A\u000A// Forward declare kernel name.\u000Aclass MainKernel;\u000A\u000Adouble histogram_kernel(queue &q, const std::vector<int> &h_idx, std::vector<float> &h_hist) {\u000A  const int array_size = h_idx.size();\u000A\u000A  int *idx = fpga_tools::toDevice(h_idx, q);\u000A  float *hist = fpga_tools::toDevice(h_hist, q);\u000A\u000A  auto event = q.submit([&](handler &hnd) {\u000A    hnd.single_task<MainKernel>([=]() [[intel::kernel_args_restrict]] {\u000A      /////////////////////////////////// KERNEL CODE /////////////////////////////////////////////\u000A      for (int i = 0; i < array_size; ++i) {\u000A        auto idx_scalar = idx[i];\u000A        auto x = hist[idx_scalar];\u000A        hist[idx_scalar] = x + 10.0;\u000A      }\u000A      /////////////////////////////////// KERNEL CODE /////////////////////////////////////////////\u000A    });\u000A  });\u000A\u000A  event.wait();\u000A  q.copy(hist, h_hist.data(), h_hist.size()).wait();\u000A\u000A  sycl::free(idx, q);\u000A  sycl::free(hist, q);\u000A\u000A  auto start = event.get_profiling_info<info::event_profiling::command_start>();\u000A  auto end = event.get_profiling_info<info::event_profiling::command_end>();\u000A  double time_in_ms = static_cast<double>(end - start) / 1000000;\u000A\u000A  return time_in_ms;\u000A}\u000A\u000Avoid histogram_cpu(const int *idx, float *hist, const int N) {\u000A  for (int i = 0; i < N; ++i) {\u000A    auto idx_scalar = idx[i];\u000A    auto x = hist[idx_scalar];\u000A    hist[idx_scalar] = x + 10.0;\u000A  }\u000A}\u000A\u000Aenum data_distribution { ALL_WAIT, NO_WAIT, PERCENTAGE_WAIT };\u000Avoid init_data(std::vector<int> &feature, std::vector<float> &hist,\u000A               const data_distribution distr, const int percentage) {\u000A  std::default_random_engine generator;\u000A  std::uniform_int_distribution<int> distribution(0, 100);\u000A  auto dice = std::bind (distribution, generator);\u000A\u000A  int counter=0;\u000A  for (int i = 0; i < feature.size(); i++) {\u000A    if (distr == data_distribution::ALL_WAIT) {\u000A      feature[i] = (feature.size() >= 4) ? i % 4 : 0;\u000A    }\u000A    else if (distr == data_distribution::NO_WAIT) {\u000A      feature[i] = i;\u000A    }\u000A    else {\u000A      feature[i] = (dice() <= percentage) ? feature[std::max(i-1, 0)] : i;\u000A    }\u000A\u000A    hist[i] = 0.0;\u000A  }\u000A}\u000A\u000A// Create an exception handler for asynchronous SYCL exceptions\u000Astatic auto exception_handler = [](sycl::exception_list e_list) {\u000A  for (std::exception_ptr const &e : e_list) {\u000A    try {\u000A      std::rethrow_exception(e);\u000A    } catch (std::exception const &e) {\u000A#if _DEBUG\u000A      std::cout << \"Failure\" << std::endl;\u000A#endif\u000A      std::terminate();\u000A    }\u000A  }\u000A};\u000A\u000Aint main(int argc, char *argv[]) {\u000A  // Get A_SIZE and forward/no-forward from args.\u000A  int ARRAY_SIZE = 64;\u000A  auto DATA_DISTR = data_distribution::ALL_WAIT;\u000A  int PERCENTAGE = 5;\u000A  try {\u000A    if (argc > 1) {\u000A      ARRAY_SIZE = int(atoi(argv[1]));\u000A    }\u000A    if (argc > 2) {\u000A      DATA_DISTR = data_distribution(atoi(argv[2]));\u000A    }\u000A    if (argc > 3) {\u000A      PERCENTAGE = int(atoi(argv[3]));\u000A      std::cout << \"Percentage is \" << PERCENTAGE << \"\\n\";\u000A      if (PERCENTAGE < 0 || PERCENTAGE > 100)\u000A        throw std::invalid_argument(\"Invalid percentage.\");\u000A    }\u000A  } catch (exception const &e) {\u000A    std::cout << \"Incorrect argv.\\nUsage:\\n\";\u000A    std::cout << \"  ./executable [ARRAY_SIZE] [data_distribution (0/1/2)] [PERCENTAGE (only for \"\u000A                 \"data_distr 2)]\\n\";\u000A    std::cout << \"    0 - all_wait, 1 - no_wait, 2 - PERCENTAGE wait\\n\";\u000A    std::terminate();\u000A  }\u000A\u000A#if FPGA_EMULATOR\u000A  ext::intel::fpga_emulator_selector d_selector;\u000A#elif FPGA\u000A  ext::intel::fpga_selector d_selector;\u000A#else\u000A  default_selector d_selector;\u000A#endif\u000A  try {\u000A    // Enable profiling.\u000A    property_list properties{property::queue::enable_profiling()};\u000A    queue q(d_selector, exception_handler, properties);\u000A\u000A    // Print out the device information used for the kernel code.\u000A    std::cout << \"Running on device: \" << q.get_device().get_info<info::device::name>() << \"\\n\";\u000A\u000A    std::vector<int> feature(ARRAY_SIZE);\u000A    std::vector<float> hist(ARRAY_SIZE);\u000A    std::vector<float> hist_cpu(ARRAY_SIZE);\u000A\u000A    init_data(feature, hist, DATA_DISTR, PERCENTAGE);\u000A    std::copy(hist.begin(), hist.end(), hist_cpu.begin());\u000A\u000A    auto start = std::chrono::steady_clock::now();\u000A    double kernel_time = 0;\u000A\u000A    kernel_time = histogram_kernel(q, feature, hist);\u000A\u000A    // Wait for all work to finish.\u000A    q.wait();\u000A\u000A    histogram_cpu(feature.data(), hist_cpu.data(), hist_cpu.size());\u000A\u000A    std::cout << \"\\nKernel time (ms): \" << kernel_time << \"\\n\";\u000A\u000A    if (std::equal(hist.begin(), hist.end(), hist_cpu.begin())) {\u000A      std::cout << \"Passed\\n\";\u000A    } else {\u000A      std::cout << \"Failed\\n\";\u000A      std::cout << \"sum(fpga) = \" << std::accumulate(hist.begin(), hist.end(), 0.0) << \"\\n\";\u000A      std::cout << \"sum(cpu) = \" << std::accumulate(hist_cpu.begin(), hist_cpu.end(), 0.0) << \"\\n\";\u000A    }\u000A  } catch (exception const &e) {\u000A    std::cout << \"An exception was caught.\\n\";\u000A    std::terminate();\u000A  }\u000A\u000A  return 0;\u000A}\u000A\u000A"}, {"path":"/home/u119070/git/sycl-playground/include/memory_utils.hpp", "name":"memory_utils.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/sycl-playground/include/memory_utils.hpp", "content":"#ifndef __MEMORY_UTILS_HPP__\u000A#define __MEMORY_UTILS_HPP__\u000A\u000A#include <CL/sycl.hpp>\u000A#include <type_traits>\u000A\u000A#include \"metaprogramming_utils.hpp\"\u000A\u000A\u000A//\u000A// The utilities in this file are used for converting streaming data to/from\u000A// memory from/to a pipe.\u000A//\u000A\u000Anamespace fpga_tools {\u000A\u000Anamespace detail {\u000A\u000A//\u000A// Helper to check if a SYCL pipe and pointer have the same base type\u000A//\u000Atemplate <typename PipeT, typename PtrT>\u000Astruct pipe_and_pointer_have_same_base {\u000A  using PipeBaseT =\u000A      std::conditional_t<fpga_tools::has_subscript_v<PipeT>,\u000A                         std::decay_t<decltype(std::declval<PipeT>()[0])>,\u000A                         PipeT>;\u000A  using PtrBaseT = std::decay_t<decltype(std::declval<PtrT>()[0])>;\u000A  static constexpr bool value = std::is_same_v<PipeBaseT, PtrBaseT>;\u000A};\u000A\u000Atemplate <typename PipeT, typename PtrT>\u000Ainline constexpr bool pipe_and_pointer_have_same_base_v =\u000A    pipe_and_pointer_have_same_base<PipeT, PtrT>::value;\u000A\u000A//\u000A// Streams data from 'in_ptr' into 'Pipe', 'elements_per_cycle' elements at a\u000A// time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid MemoryToPipeRemainder(PtrT in_ptr, size_t full_count,\u000A                           size_t remainder_count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < full_count; i++) {\u000A    PipeT pipe_data;\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      pipe_data[j] = in_ptr[i * elements_per_cycle + j];\u000A    }\u000A    Pipe::write(pipe_data);\u000A  }\u000A\u000A  PipeT pipe_data;\u000A  for (size_t i = 0; i < remainder_count; i++) {\u000A    pipe_data[i] = in_ptr[full_count * elements_per_cycle + i];\u000A  }\u000A  Pipe::write(pipe_data);\u000A}\u000A\u000A//\u000A// Streams data from 'in_ptr' into 'Pipe', 'elements_per_cycle' elements at a\u000A// time with the guarantee that 'elements_per_cycle' is a multiple of 'count'\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid MemoryToPipeNoRemainder(PtrT in_ptr, size_t count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    PipeT pipe_data;\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      pipe_data[j] = in_ptr[i * elements_per_cycle + j];\u000A    }\u000A    Pipe::write(pipe_data);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from 'Pipe' to 'out_ptr', 'elements_per_cycle' elements at a\u000A// time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid PipeToMemoryRemainder(PtrT out_ptr, size_t full_count,\u000A                           size_t remainder_count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < full_count; i++) {\u000A    auto pipe_data = Pipe::read();\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      out_ptr[i * elements_per_cycle + j] = pipe_data[j];\u000A    }\u000A  }\u000A\u000A  auto pipe_data = Pipe::read();\u000A  for (size_t i = 0; i < remainder_count; i++) {\u000A    out_ptr[full_count * elements_per_cycle + i] = pipe_data[i];\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from 'Pipe' to 'out_ptr', 'elements_per_cycle' elements at a\u000A// time with the guarantee that 'elements_per_cycle' is a multiple of 'count'\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, typename PtrT>\u000Avoid PipeToMemoryNoRemainder(PtrT out_ptr, size_t count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PipeT>);\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(PipeT::size == elements_per_cycle);\u000A  static_assert(pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    auto pipe_data = Pipe::read();\u000A#pragma unroll\u000A    for (int j = 0; j < elements_per_cycle; j++) {\u000A      out_ptr[i * elements_per_cycle + j] = pipe_data[j];\u000A    }\u000A  }\u000A}\u000A\u000A}  // namespace detail\u000A\u000A//\u000A// Streams data from memory to a SYCL pipe 1 element a time\u000A//\u000Atemplate <typename Pipe, typename PtrT>\u000Avoid MemoryToPipe(PtrT in_ptr, size_t count) {\u000A  static_assert(fpga_tools::is_sycl_pipe_v<Pipe>);\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(detail::pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    Pipe::write(in_ptr[i]);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from memory to a SYCL pipe 'elements_per_cycle' elements a time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid MemoryToPipe(PtrT in_ptr, size_t count) {\u000A  if constexpr (!remainder) {\u000A    // user promises there is not remainder\u000A    detail::MemoryToPipeNoRemainder<Pipe, elements_per_cycle>(in_ptr, count);\u000A  } else {\u000A    // might have a remainder and it was not specified, so calculate it\u000A    auto full_count = (count / elements_per_cycle) * elements_per_cycle;\u000A    auto remainder_count = count % elements_per_cycle;\u000A    detail::MemoryToPipeRemainder<Pipe, elements_per_cycle>(in_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from memory to a SYCL pipe 'elements_per_cycle' elements a time\u000A// In this version, the user has specified a the amount of remainder\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid MemoryToPipe(PtrT in_ptr, size_t full_count, size_t remainder_count) {\u000A  if constexpr (!remainder) {\u000A    // user promises there is not remainder\u000A    detail::MemoryToPipeNoRemainder<Pipe, elements_per_cycle>(in_ptr,\u000A                                                              full_count);\u000A  } else {\u000A    // might have a remainder that was specified by the user\u000A    detail::MemoryToPipeRemainder<Pipe, elements_per_cycle>(in_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from a SYCL pipe to memory 1 element a time\u000A//\u000Atemplate <typename Pipe, typename PtrT>\u000Avoid PipeToMemory(PtrT out_ptr, size_t count) {\u000A  using PipeT = decltype(Pipe::read());\u000A  static_assert(fpga_tools::has_subscript_v<PtrT>);\u000A  static_assert(detail::pipe_and_pointer_have_same_base_v<PipeT, PtrT>);\u000A\u000A  for (size_t i = 0; i < count; i++) {\u000A    out_ptr[i] = Pipe::read();\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from a SYCL pipe to memory 'elements_per_cycle' elements a time\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid PipeToMemory(PtrT out_ptr, size_t count) {\u000A  if constexpr (!remainder) {\u000A    detail::PipeToMemoryNoRemainder<Pipe, elements_per_cycle>(out_ptr, count);\u000A  } else {\u000A    auto full_count = (count / elements_per_cycle) * elements_per_cycle;\u000A    auto remainder_count = count % elements_per_cycle;\u000A    detail::PipeToMemoryRemainder<Pipe, elements_per_cycle>(out_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A//\u000A// Streams data from a SYCL pipe to memory 'elements_per_cycle' elements a time\u000A// In this version, the user has specified a the amount of remainder\u000A//\u000Atemplate <typename Pipe, int elements_per_cycle, bool remainder, typename PtrT>\u000Avoid PipeToMemory(PtrT out_ptr, size_t full_count, size_t remainder_count) {\u000A  if constexpr (!remainder) {\u000A    detail::PipeToMemoryNoRemainder<Pipe, elements_per_cycle>(out_ptr,\u000A                                                              full_count);\u000A  } else {\u000A    detail::PipeToMemoryRemainder<Pipe, elements_per_cycle>(out_ptr, full_count,\u000A                                                            remainder_count);\u000A  }\u000A}\u000A\u000A/// 1. Allocate device_memory (same num bytes as in host_vector)\u000A/// 2. Transfer data host_vector->device_memory\u000A/// 3. Return sycl::device_ptr to device_memory\u000Atemplate<typename T>\u000AT* toDevice(const std::vector<T> &host_vector, sycl::queue &q) {\u000A  T* device_data = sycl::malloc_device<T>(host_vector.size(), q);\u000A  q.copy(host_vector.data(), device_data, host_vector.size()).wait();\u000A  return device_data;\u000A}\u000Atemplate<typename T, int N>\u000AT* toDevice(const T* host_array[N], sycl::queue &q) {\u000A  T* device_data = sycl::malloc_device<T>(N, q);\u000A  q.copy(host_array, device_data, N).wait();\u000A  return device_data;\u000A}\u000Atemplate<typename T>\u000AT* toDevice(const T* host_array, const int N, sycl::queue &q) {\u000A  T* device_data = sycl::malloc_device<T>(N, q);\u000A  q.copy(host_array, device_data, N).wait();\u000A  return device_data;\u000A}\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __MEMORY_UTILS_HPP__ */"}, {"path":"/home/u119070/git/sycl-playground/include/metaprogramming_utils.hpp", "name":"metaprogramming_utils.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/sycl-playground/include/metaprogramming_utils.hpp", "content":"#ifndef __METAPROGRAMMING_UTILS_HPP__\u000A#define __METAPROGRAMMING_UTILS_HPP__\u000A\u000A#include <type_traits>\u000A#include <utility>\u000A\u000Anamespace fpga_tools {\u000A\u000A//\u000A// The code below creates the constexprs 'make_integer_range'\u000A// and 'make_index_range' these are akin to 'std::make_integer_sequence'\u000A// and 'std::make_index_sequence', respectively.\u000A// However they allow you to specificy a range and can either increment\u000A// or decrement, rather than a strict increasing sequence\u000A//\u000Atemplate <typename T, typename, T begin, bool increase>\u000Astruct integer_range_impl;\u000A\u000A// incrementing case\u000Atemplate <typename T, T... N, T begin>\u000Astruct integer_range_impl<T, std::integer_sequence<T, N...>, begin, true> {\u000A  using type = std::integer_sequence<T, N + begin...>;\u000A};\u000A\u000A// decrementing case\u000Atemplate <typename T, T... N, T begin>\u000Astruct integer_range_impl<T, std::integer_sequence<T, N...>, begin, false> {\u000A  using type = std::integer_sequence<T, begin - N...>;\u000A};\u000A\u000A// integer_range\u000Atemplate <typename T, T begin, T end>\u000Ausing integer_range = typename integer_range_impl<\u000A    T, std::make_integer_sequence<T, (begin < end) ? end - begin : begin - end>,\u000A    begin, (begin < end)>::type;\u000A\u000A//\u000A// make_integer_range\u000A//\u000A// USAGE:\u000A//    make_integer_range<int,1,10>{} ==> 1,2,...,9\u000A//    make_integer_range<int,10,1>{} ==> 10,9,...,2\u000A//\u000Atemplate <class T, T begin, T end>\u000Ausing make_integer_range = integer_range<T, begin, end>;\u000A\u000A//\u000A// make_index_range\u000A//\u000A// USAGE:\u000A//    make_index_range<1,10>{} ==> 1,2,...,9\u000A//    make_index_range<10,1>{} ==> 10,9,...,2\u000A//\u000Atemplate <std::size_t begin, std::size_t end>\u000Ausing make_index_range = integer_range<std::size_t, begin, end>;\u000A\u000A//\u000A// The code below creates the constexprs 'make_integer_pow2_sequence'\u000A// and 'make_index_pow2_sequence'. These generate the sequence\u000A// 2^0, 2^1, 2^2, ... , 2^(N-1) = 1,2,4,...,2^(N-1)\u000A//\u000Atemplate <typename T, typename>\u000Astruct integer_pow2_sequence_impl;\u000A\u000Atemplate <typename T, T... Pows>\u000Astruct integer_pow2_sequence_impl<T, std::integer_sequence<T, Pows...>> {\u000A  using type = std::integer_sequence<T, (T(1) << Pows)...>;\u000A};\u000A\u000A// integer_pow2_sequence\u000Atemplate <typename T, T N>\u000Ausing integer_pow2_sequence =\u000A    typename integer_pow2_sequence_impl<T,\u000A                                        std::make_integer_sequence<T, N>>::type;\u000A\u000A//\u000A// make_integer_pow2_sequence\u000A//\u000A// USAGE:\u000A//    make_integer_pow2_sequence<int,5>{} ==> 1,2,4,8,16\u000A//\u000Atemplate <class T, T N>\u000Ausing make_integer_pow2_sequence = integer_pow2_sequence<T, N>;\u000A\u000A//\u000A// make_index_pow2_sequence\u000A//\u000A// USAGE:\u000A//    make_index_pow2_sequence<5>{} ==> 1,2,4,8,16\u000A//\u000Atemplate <std::size_t N>\u000Ausing make_index_pow2_sequence = integer_pow2_sequence<std::size_t, N>;\u000A\u000A//\u000A// Checks for existence of subscript operator\u000A//\u000Anamespace detail {\u000Atemplate <typename... >\u000Ausing void_t = void;\u000A\u000Atemplate<class T, typename = void>\u000Astruct has_subscript_impl : std::false_type { };\u000A\u000Atemplate<typename T>\u000Astruct has_subscript_impl<T, void_t<decltype(std::declval<T>()[1])>> \u000A  : std::true_type { };\u000A}  // namespace detail\u000A\u000Atemplate <typename T>\u000Astruct has_subscript {\u000A  static constexpr bool value =\u000A    std::is_same_v<typename detail::has_subscript_impl<T>::type, std::true_type>;\u000A};\u000A\u000Atemplate <typename T>\u000Ainline constexpr bool has_subscript_v = has_subscript<T>::value;\u000A\u000A//\u000A// checks if a type is any instance of SYCL pipe\u000A//\u000Anamespace detail {\u000A\u000Atemplate<typename T>\u000Astruct is_sycl_pipe_impl : std::false_type {};\u000A\u000Atemplate<typename Id, typename T, std::size_t N>\u000Astruct is_sycl_pipe_impl<sycl::ext::intel::pipe<Id, T, N>> : std::true_type {};\u000A\u000A}  // namespace detail\u000A\u000Atemplate <typename T>\u000Astruct is_sycl_pipe {\u000A  static constexpr bool value = detail::is_sycl_pipe_impl<T>{};\u000A};\u000A\u000Atemplate <typename T>\u000Ainline constexpr bool is_sycl_pipe_v = is_sycl_pipe<T>::value;\u000A\u000A} // namespace fpga_tools\u000A\u000A#endif  /* __METAPROGRAMMING_UTILS_HPP__ */"}, {"path":"/home/u119070/git/sycl-playground/include/pipe_utils.hpp", "name":"pipe_utils.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/sycl-playground/include/pipe_utils.hpp", "content":"//==============================================================\u000A// Copyright Intel Corporation\u000A//\u000A// SPDX-License-Identifier: MIT\u000A// =============================================================\u000A#ifndef __PIPE_UTILS_HPP__\u000A#define __PIPE_UTILS_HPP__\u000A\u000A#include <CL/sycl.hpp>\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A#include <utility>\u000A\u000A/*\u000A\u000AThis header defines the following utilities for use with pipes in DPC++ FPGA\u000Adesigns.\u000A\u000A1. PipeArray\u000A\u000A      Create a collection of pipes that can be indexed like an array.\u000A\u000A      template <class Id,          // identifier for the pipe array\u000A                typename BaseTy,   // type to write/read for each pipe\u000A                size_t min_depth,  // minimum capacity of each pipe\u000A                size_t... dims     // depth of each dimension in the array\u000A                                   // any number of dimensions are supported\u000A                >\u000A      struct PipeArray\u000A\u000A      Example usage:\u000A    \u000A      class PipeArrayId;\u000A      constexpr int min_depth = 0;\u000A      constexpr int num_pipes = 4;\u000A      using MyPipeArray = PipeArray<PipeArrayId, int, min_depth, num_pipes>;\u000A      ...\u000A      constexpr int pipe_idx = 1;\u000A      MyPipeArray::PipeAt<pipe_idx>::read(); \u000A\u000A2. PipeDuplicator\u000A\u000A      Fan-out a single pipe write to multiple pipe instances,\u000A      each of which will receive the same data.\u000A      A blocking write will perform a blocking write to each pipe.\u000A      A non-blocking write will perform a non-blocking write to each pipe,\u000A      and set success to true only if ALL writes were successful.\u000A\u000A      Note that the special case of 0 pipe instances is supported, which can \u000A      be useful as a stub for writes to pipes that are not needed in your particular \u000A      design.\u000A\u000A      template <class Id,          // name of this PipeDuplicator\u000A                typename T,        // data type to transfer\u000A                typename... Pipes  // all pipes to send duplicated writes to\u000A                >\u000A      struct PipeDuplicator\u000A\u000A      Example usage:\u000A\u000A      class PipeID1;\u000A      class PipeID2;\u000A      using MyPipe1 = sycl::ext::intel::pipe<PipeID1, int>;\u000A      using MyPipe2 = sycl::ext::intel::pipe<PipeID2, int>;\u000A\u000A      class PipeDuplicatorID;\u000A      using MyPipeDuplicator = PipeDuplicator<PipeDuplicatorID, int, MyPipe1, MyPipe2>;\u000A      ...\u000A      MyPipeDuplicator::write(1); // write the value 1 to both MyPipe1 and MyPipe2\u000A\u000A*/\u000A\u000A// =============================================================\u000A// Internal Helper Functions/Structs\u000A// =============================================================\u000A\u000Anamespace fpga_tools {\u000Anamespace detail {\u000A\u000A// Templated classes for verifying dimensions when accessing elements in the\u000A// pipe array.\u000Atemplate <size_t dim1, size_t... dims>\u000Astruct VerifierDimLayer {\u000A  template <size_t idx1, size_t... idxs>\u000A  struct VerifierIdxLayer {\u000A    static constexpr bool IsValid() {\u000A      return idx1 < dim1 &&\u000A             (VerifierDimLayer<dims...>::template VerifierIdxLayer<\u000A                 idxs...>::IsValid());\u000A    }\u000A  };\u000A};\u000Atemplate <size_t dim>\u000Astruct VerifierDimLayer<dim> {\u000A  template <size_t idx>\u000A  struct VerifierIdxLayer {\u000A    static constexpr bool IsValid() { return idx < dim; }\u000A  };\u000A};\u000A\u000A// Templated classes to perform 'currying' write to all pipes in the array\u000A// Primary template, dummy\u000Atemplate <template <std::size_t...> class WriteFunc, typename BaseTy,\u000A          typename PartialSequence, typename... RemainingSequences>\u000Astruct write_currying {};\u000A// Induction case\u000Atemplate <template <std::size_t...> class WriteFunc, typename BaseTy,\u000A          std::size_t... I, std::size_t... J, typename... RemainingSequences>\u000Astruct write_currying<WriteFunc, BaseTy, std::index_sequence<I...>,\u000A                      std::index_sequence<J...>, RemainingSequences...> {\u000A  void operator()(const BaseTy &data, bool &success) const {\u000A    (write_currying<WriteFunc, BaseTy, std::index_sequence<I..., J>,\u000A                    RemainingSequences...>()(data, success),\u000A     ...);\u000A  }\u000A};\u000A// Base case\u000Atemplate <template <std::size_t...> class WriteFunc, typename BaseTy,\u000A          std::size_t... I>\u000Astruct write_currying<WriteFunc, BaseTy, std::index_sequence<I...>> {\u000A  void operator()(const BaseTy &data, bool &success) const {\u000A    WriteFunc<I...>()(data, success);\u000A  }\u000A};\u000A\u000A}  // namespace detail\u000A\u000A// =============================================================\u000A// PipeArray\u000A// =============================================================\u000A\u000Atemplate <class Id,          // identifier for the pipe array\u000A          typename BaseTy,   // type to write/read for each pipe\u000A          size_t min_depth,  // minimum capacity of each pipe\u000A          size_t... dims     // depth of each dimension in the array\u000A                             // any number of dimensions are supported\u000A          >\u000Astruct PipeArray {\u000A  PipeArray() = delete;  // ensure we cannot create an instance\u000A\u000A  template <size_t... idxs>\u000A  struct StructId;  // the ID of each pipe in the array\u000A\u000A  // VerifyIndices checks that we only access pipe indicies that are in range\u000A  template <size_t... idxs>\u000A  struct VerifyIndices {\u000A    static_assert(sizeof...(idxs) == sizeof...(dims),\u000A                  \"Indexing into a PipeArray requires as many indices as \"\u000A                  \"dimensions of the PipeArray.\");\u000A    static_assert(fpga_tools::detail::VerifierDimLayer<dims...>::template\u000A                  VerifierIdxLayer<idxs...>::IsValid(),\u000A                  \"Index out of bounds\");\u000A    using VerifiedPipe =\u000A        cl::sycl::ext::intel::pipe<StructId<idxs...>, BaseTy, min_depth>;\u000A        // Below is the experimental pipe impl. with latency control.\u000A        // sycl::ext::intel::experimental::pipe<StructId<idxs...>, BaseTy, min_depth>;\u000A  };\u000A\u000A  // helpers for accessing the dimensions of the pipe array\u000A  // usage:\u000A  //  MyPipeArray::GetNumDims() - number of dimensions in this pipe array\u000A  //  MyPipeArray::GetDimSize<3>() - size of dimension 3 in this pipe array\u000A  static constexpr size_t GetNumDims() { return (sizeof...(dims)); }\u000A  template <int dim_num>\u000A  static constexpr size_t GetDimSize() {\u000A    return std::get<dim_num>(dims...);\u000A  }\u000A\u000A  // PipeAt<idxs...> is used to reference a pipe at a particular index\u000A  template <size_t... idxs>\u000A  using PipeAt = typename VerifyIndices<idxs...>::VerifiedPipe;\u000A\u000A  // functor to impllement blocking write to all pipes in the array\u000A  template <std::size_t... I>\u000A  struct BlockingWriteFunc {\u000A    void operator()(const BaseTy &data, bool &success) const {\u000A      PipeAt<I...>::write(data);\u000A    }\u000A  };\u000A  // functor to impllement non-blocking write to all pipes in the array\u000A  template <std::size_t... I>\u000A  struct NonBlockingWriteFunc {\u000A    void operator()(const BaseTy &data, bool &success) const {\u000A      PipeAt<I...>::write(data, success);\u000A    }\u000A  };\u000A  // helper function for implementing write() call to all pipes in the array\u000A  template <template <std::size_t...> class WriteFunc,\u000A            typename... IndexSequences>\u000A  static void write_currying_helper(const BaseTy &data, bool &success,\u000A                                    IndexSequences...) {\u000A    fpga_tools::detail::write_currying<WriteFunc, BaseTy,\u000A                   std::index_sequence<>, IndexSequences...>()(data, success);\u000A  }\u000A\u000A  // blocking write\u000A  // write the same data to all pipes in the array using blocking writes\u000A  static void write(const BaseTy &data) {\u000A    bool success;  // temporary variable, ignored in BlockingWriteFunc\u000A    write_currying_helper<BlockingWriteFunc>(\u000A        data, success, std::make_index_sequence<dims>()...);\u000A  }\u000A\u000A  // non-blocking write\u000A  // write the same data to all pipes in the array using non-blocking writes\u000A  static void write(const BaseTy &data, bool &success) {\u000A    write_currying_helper<NonBlockingWriteFunc>(\u000A        data, success, std::make_index_sequence<dims>()...);\u000A  }\u000A\u000A};  // end of struct PipeArray\u000A\u000A// =============================================================\u000A// PipeDuplicator\u000A// =============================================================\u000A\u000A// Connect a kernel that writes to a single pipe to multiple pipe instances,\u000A// each of which will receive the same data.\u000A// A blocking write will perform a blocking write to each pipe.  A non-blocking\u000A// write will perform a non-blocking write to each pipe, and set success to\u000A// true only if ALL writes were successful.\u000A\u000A// primary template, dummy\u000Atemplate <class Id,          // name of this PipeDuplicator\u000A          typename T,        // data type to transfer\u000A          typename... Pipes  // all pipes to send duplicated writes to\u000A          >\u000Astruct PipeDuplicator {};\u000A\u000A// recursive case, write to each pipe\u000Atemplate <class Id,                   // name of this PipeDuplicator\u000A          typename T,                 // data type to transfer\u000A          typename FirstPipe,         // at least one output pipe\u000A          typename... RemainingPipes  // additional copies of the output pipe\u000A          >\u000Astruct PipeDuplicator<Id, T, FirstPipe, RemainingPipes...> {\u000A  PipeDuplicator() = delete;  // ensure we cannot create an instance\u000A\u000A  // Non-blocking write\u000A  static void write(const T &data, bool &success) {\u000A    bool local_success;\u000A    FirstPipe::write(data, local_success);\u000A    success = local_success;\u000A    PipeDuplicator<Id, T, RemainingPipes...>::write(data, local_success);\u000A    success &= local_success;\u000A  }\u000A\u000A  // Blocking write\u000A  static void write(const T &data) {\u000A    FirstPipe::write(data);\u000A    PipeDuplicator<Id, T, RemainingPipes...>::write(data);\u000A  }\u000A};\u000A\u000A// base case for recursion, no pipes to write to\u000A// also useful as a 'null' pipe, writes don't do anything\u000Atemplate <class Id,   // name of this PipeDuplicator\u000A          typename T  // data type to transfer\u000A          >\u000Astruct PipeDuplicator<Id, T> {\u000A  PipeDuplicator() = delete;  // ensure we cannot create an instance\u000A\u000A  // Non-blocking write\u000A  static void write(const T & /*data*/, bool &success) { success = true; }\u000A\u000A  // Blocking write\u000A  static void write(const T & /*data*/) {\u000A    // do nothing\u000A  }\u000A};\u000A\u000A} // namespace fpga_tools\u000A\u000A#endif /* __PIPE_UTILS_HPP__ */\u000A"}, {"path":"/home/u119070/git/sycl-playground/include/store_queue.hpp", "name":"store_queue.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/sycl-playground/include/store_queue.hpp", "content":"/*\u000ARobert Szafarczyk, Glasgow, 2022\u000A\u000AMemory disambiguation kernel for C/C++/OpenCL/SYCL based HLS.\u000AStore queue with early execution of loads when all preceding stores have calculated their addresses.\u000A*/\u000A\u000A#ifndef __STORE_QUEUE_HPP__\u000A#define __STORE_QUEUE_HPP__\u000A\u000A#include \"CL/sycl/access/access.hpp\"\u000A#include \"CL/sycl/builtins.hpp\"\u000A#include \"CL/sycl/properties/accessor_properties.hpp\"\u000A#include <CL/sycl.hpp>\u000A\u000A#include <sycl/ext/intel/fpga_extensions.hpp>\u000A#include <sycl/ext/intel/ac_types/ac_int.hpp>\u000A\u000A#include \"pipe_utils.hpp\"\u000A#include \"tuple.hpp\"\u000A#include \"unrolled_loop.hpp\"\u000A#include \"constexpr_math.hpp\"\u000A\u000A\u000Ausing namespace sycl;\u000Ausing namespace fpga_tools;\u000A\u000A#ifdef __SYCL_DEVICE_ONLY__\u000A  #define CL_CONSTANT __attribute__((opencl_constant))\u000A#else\u000A  #define CL_CONSTANT\u000A#endif\u000A#define PRINTF(format, ...) { \\\u000A            static const CL_CONSTANT char _format[] = format; \\\u000A            sycl::ext::oneapi::experimental::printf(_format, ## __VA_ARGS__); }\u000A\u000A\u000A// The default PipelinedLSU will start a load/store immediately, which the memory disambiguation \u000A// logic relies upon. A BurstCoalescedLSU would instead of waiting for more requests to arrive for \u000A// a coalesced access. (Use sycl::ext::intel::experimental::lsu<> if want latency control).\u000Ausing PipelinedLSU = ext::intel::lsu<>;\u000Aconstexpr int kLatencyPipelinedLSU = 7;\u000A  \u000A// Forward declaration to avoid name mangling.\u000Aclass StoreQueueKernel;\u000A\u000A/// Used for {idx, tag} pairs.\u000Astruct pair_t { int first; int second; };\u000A\u000Atemplate <typename ld_idx_pipes, typename ld_val_pipes, int num_lds, typename st_idx_pipe,\u000A          typename st_val_pipe, typename end_signal_pipe, int QUEUE_SIZE = 8, typename value_t>\u000Aevent StoreQueue(queue &q, device_ptr<value_t> data) {\u000A  // Use minimum number of bits for store_q iterator.\u000A  constexpr int kQueueLoopIterBitSize = fpga_tools::BitsForMaxValue<QUEUE_SIZE+1>();\u000A  using storeq_idx_t = ac_int<kQueueLoopIterBitSize, false>;\u000A  \u000A  struct store_entry {\u000A    int idx;\u000A    int tag;\u000A    bool waiting_for_val;\u000A    int16_t countdown;\u000A  };\u000A\u000A  auto event = q.submit([&](handler &hnd) {\u000A    hnd.single_task<StoreQueueKernel>([=]() [[intel::kernel_args_restrict]] {\u000A      /// The store queue is a circular buffer.\u000A      [[intel::fpga_register]] store_entry store_entries[QUEUE_SIZE];\u000A      [[intel::fpga_register]] value_t store_entries_val[QUEUE_SIZE];\u000A\u000A      // Start with no valid entries in store queue.\u000A      #pragma unroll\u000A      for (uint i = 0; i < QUEUE_SIZE; ++i)\u000A        store_entries[i] = {-1};\u000A\u000A      // The below are variables kept around across iterations.\u000A      bool end_signal = false;\u000A      // How many store (valid) indexes were read from st_idx pipe.\u000A      int i_store_idx = 0;\u000A      // How many store values were accepted from st_val pipe.\u000A      int i_store_val = 0;\u000A      // Total number of stores to commit (supplied by the end_signal).\u000A      int total_req_stores = 0;\u000A      // Pointers into the store_entries circular buffer. Tail is for values, Head for idxs.\u000A      storeq_idx_t stq_tail = 0;\u000A      storeq_idx_t stq_head = 0;\u000A      int tag_store = 0;\u000A\u000A      // Scalar book-keeping values for the load logic (one per load, NTuple expanded at compile).\u000A      NTuple<value_t, num_lds> val_load_tp;\u000A      NTuple<pair_t, num_lds> idx_tag_pair_load_tp;\u000A      NTuple<int, num_lds> idx_load_tp;\u000A      NTuple<int, num_lds> tag_load_tp;\u000A      NTuple<bool, num_lds> consumer_load_succ_tp;\u000A      NTuple<bool, num_lds> is_load_waiting_tp;\u000A      NTuple<bool, num_lds> is_load_rq_finished_tp;\u000A      UnrolledLoop<num_lds>([&](auto k) {\u000A        consumer_load_succ_tp. template get<k>() = true;\u000A        tag_load_tp. template get<k>() = 0;\u000A        is_load_waiting_tp. template get<k>() = false;\u000A        is_load_rq_finished_tp. template get<k>() = true;\u000A      });\u000A\u000A\u000A      // Setting Inititation Interval to the number of store_q entries ensures that we are not\u000A      // increasing the critical path of the resulting circuit by too much, or not at all in most \u000A      // cases. ivdep (ignore mem dependencies): The logic guarantees dependencies are honoured.\u000A      [[intel::initiation_interval(QUEUE_SIZE)]] \u000A      [[intel::ivdep]] \u000A      while (!end_signal || i_store_val < total_req_stores) {\u000A        /* Start Load Logic */\u000A        // All loads can proceed in parallel. The below unrolls the template PipeArray/NTuple. \u000A        UnrolledLoop<num_lds>([&](auto k) {\u000A          // Use shorter names.\u000A          auto& val_load = val_load_tp. template get<k>();\u000A          auto& idx_tag_pair_load = idx_tag_pair_load_tp. template get<k>();\u000A          auto& idx_load = idx_load_tp. template get<k>();\u000A          auto& tag_load = tag_load_tp. template get<k>();\u000A          auto& consumer_pipe_succ = consumer_load_succ_tp. template get<k>();\u000A          auto& is_load_waiting = is_load_waiting_tp. template get<k>();\u000A          auto& is_load_rq_finished = is_load_rq_finished_tp. template get<k>();\u000A\u000A          // Check for new ld requests, only once the prev one was completed.\u000A          if (is_load_rq_finished) {\u000A            bool idx_load_pipe_succ = false;\u000A            idx_tag_pair_load = ld_idx_pipes:: template PipeAt<k>::read(idx_load_pipe_succ);\u000A\u000A            if (idx_load_pipe_succ) {\u000A              is_load_rq_finished = false;\u000A              idx_load = idx_tag_pair_load.first;\u000A              tag_load = idx_tag_pair_load.second;\u000A            }\u000A          }\u000A\u000A          if (!is_load_rq_finished) {\u000A            // If the load tag sequence has overtaken the store tags, then we cannot possibly\u000A            // disambiguate -- need to wait for more store idxs to arrive. \u000A            is_load_waiting = (tag_load > tag_store);\u000A            int max_tag = -1;\u000A\u000A            #pragma unroll\u000A            for (storeq_idx_t i = 0; i < QUEUE_SIZE; ++i) {\u000A              auto st_entry = store_entries[i];\u000A              if (st_entry.idx == idx_load &&   // If found store with same idx as ld,\u000A                  st_entry.tag <= tag_load &&   // make sure the store occured before the ld,\u000A                  st_entry.tag > max_tag) {     // and it is the youngest that did so. \u000A                is_load_waiting |= st_entry.waiting_for_val;\u000A                val_load = store_entries_val[i];\u000A                max_tag = st_entry.tag;\u000A              }\u000A            }\u000A\u000A            // If true, this means that the requested idx is not in the store queue.  \u000A            // Else, val_load would have been assigned in the search loop above.\u000A            if (!is_load_waiting && max_tag == -1) \u000A              val_load = PipelinedLSU::load(data + idx_load);\u000A            \u000A            // Setting consumer_load_succ=false forces a write to load consumer pipe.\u000A            consumer_pipe_succ = is_load_waiting;\u000A          }\u000A\u000A          if (!consumer_pipe_succ) {\u000A            // The ld. req. is deemed finished once the consumer pipe has been successfully written.\u000A            ld_val_pipes:: template PipeAt<k>::write(val_load, consumer_pipe_succ);\u000A            is_load_rq_finished = consumer_pipe_succ;\u000A          }\u000A        }); \u000A        /* End Load Logic */\u000A      \u000A\u000A        /* Start Store Logic */\u000A        bool is_space_in_stq = (store_entries[stq_head].idx == -1);\u000A        #pragma unroll\u000A        for (storeq_idx_t i = 0; i < QUEUE_SIZE; ++i) {\u000A          // Invalidate idx if count WILL GO to 0 on this iteration.\u000A          // On every iteration, decrement counter for stores in-flight.\u000A          if (store_entries[i].countdown < int16_t(1) && !store_entries[i].waiting_for_val) \u000A            store_entries[i].idx = -1;\u000A          else \u000A            store_entries[i].countdown--;\u000A        }\u000A\u000A        // If store_q not full, check for new store_idx requests.\u000A        if (is_space_in_stq) {\u000A          bool idx_store_pipe_succ = false;\u000A          pair_t idx_tag_pair_store = st_idx_pipe::read(idx_store_pipe_succ);\u000A\u000A          if (idx_store_pipe_succ) {\u000A            int idx_store = idx_tag_pair_store.first;\u000A            tag_store = idx_tag_pair_store.second;\u000A\u000A            store_entries[stq_head] = {idx_store, tag_store, true};\u000A            stq_head = (stq_head+1) % QUEUE_SIZE;\u000A            i_store_idx++;\u000A          }\u000A        }\u000A\u000A        // Only check for store values, once their corresponding index has been received.\u000A        if (i_store_idx > i_store_val) {\u000A          bool val_store_pipe_succ = false;\u000A          value_t val_store = st_val_pipe::read(val_store_pipe_succ);\u000A\u000A          if (val_store_pipe_succ) {\u000A            store_entries_val[stq_tail] = val_store;\u000A            store_entries[stq_tail].waiting_for_val = false;\u000A            PipelinedLSU::store(data + store_entries[stq_tail].idx, val_store);\u000A            store_entries[stq_tail].countdown = int16_t(kLatencyPipelinedLSU);\u000A            \u000A            i_store_val++;\u000A            stq_tail = (stq_tail + 1) % QUEUE_SIZE;\u000A          }\u000A        }\u000A        /* End Store Logic */\u000A\u000A        // The end signal supplies the total number of stores sent to the store queue.\u000A        if (!end_signal)\u000A          total_req_stores = end_signal_pipe::read(end_signal);\u000A      }\u000A\u000A    });\u000A  });\u000A\u000A  return event;\u000A}\u000A\u000A#endif\u000A"}, {"path":"/glob/development-tools/versions/oneapi/2022.3/oneapi/tbb/2021.7.0/include/tbb/tbb.h", "name":"tbb.h", "has_active_debug_locs":false, "absName":"/glob/development-tools/versions/oneapi/2022.3/oneapi/tbb/2021.7.0/include/tbb/tbb.h", "content":"/*\u000A    Copyright (c) 2005-2021 Intel Corporation\u000A\u000A    Licensed under the Apache License, Version 2.0 (the \"License\");\u000A    you may not use this file except in compliance with the License.\u000A    You may obtain a copy of the License at\u000A\u000A        http://www.apache.org/licenses/LICENSE-2.0\u000A\u000A    Unless required by applicable law or agreed to in writing, software\u000A    distributed under the License is distributed on an \"AS IS\" BASIS,\u000A    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\u000A    See the License for the specific language governing permissions and\u000A    limitations under the License.\u000A*/\u000A\u000A#include \"../oneapi/tbb.h\"\u000A"}, {"path":"/home/u119070/git/sycl-playground/include/tuple.hpp", "name":"tuple.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/sycl-playground/include/tuple.hpp", "content":"#ifndef __TUPLE_HPP__\u000A#define __TUPLE_HPP__\u000A\u000A#include <type_traits>\u000A#include <utility>\u000A\u000A#include \"unrolled_loop.hpp\"\u000A\u000Anamespace fpga_tools {\u000A\u000A//\u000A// Generic tuple\u000A//\u000A// USAGE EXAMPLE:\u000A//    Tuple<char,short,int,long> my_tuple;\u000A//    char a = my_tuple.get<0>();\u000A//    short b = my_tuple.get<1>();\u000A//    int c = my_tuple.get<2>();\u000A//    long d = my_tuple.get<3>();\u000A//\u000Atemplate <typename... Tys>\u000Astruct Tuple {\u000A  Tuple(Tys... Args) : values(Args...) {}\u000A  Tuple() {}\u000A\u000A  //\u000A  // get the index'th item in the tuple of values\u000A  //\u000A  template <int index>\u000A  auto& get() {\u000A    static_assert(index < NumTys, \"index out of bounds\");\u000A    return get_impl<index, Tys...>(values);\u000A  }\u000A\u000A  //\u000A  // helper to get the first element in the tuple\u000A  //\u000A  auto& first() { return get<0>(); }\u000A\u000A  //\u000A  // helper to get the last element in the tuple\u000A  //\u000A  auto& last() { return get<NumTys - 1>(); }\u000A\u000A  // inline bool operator==(const Tuple& rhs) {\u000A  //     bool res = this-> template get<0>() == rhs. template get<0>();;\u000A\u000A  //     UnrolledLoop<1, NumTys>([&](auto k) {\u000A  //       res = res && this-> template get<k>() == rhs. template get<k>();;\u000A  //     });\u000A\u000A  //     return res;\u000A  // }\u000A  \u000A  // inline bool operator<(const Tuple& rhs) {\u000A  //     bool res = this-> template get<0>() < rhs. template get<0>();\u000A\u000A  //     UnrolledLoop<1, NumTys>([&](auto k) {\u000A  //       if (!res)\u000A  //         res = res && this-> template get<k>() < rhs. template get<k>();;\u000A  //     });\u000A\u000A  //     return res;\u000A  // }\u000A  \u000A  // inline bool operator>(const Tuple& rhs) const {\u000A  //     bool res = this-> template get<0>() > rhs. template get<0>();\u000A\u000A  //     fpga_tools::UnrolledLoop<1, rhs.NumTys>([&](auto k) {\u000A  //       if (!res)\u000A  //         res = res && this-> template get<k>() > rhs. template get<k>();;\u000A  //     });\u000A\u000A  //     return res;\u000A  // }\u000A\u000A  // inline bool operator<=(const Tuple& rhs) {\u000A  //     bool res = this-> template get<0>() <= rhs. template get<0>();\u000A\u000A  //     UnrolledLoop<1, NumTys>([&](auto k) {\u000A  //       res = res && this-> template get<k>() <= rhs. template get<k>();;\u000A  //     });\u000A\u000A  //     return res;\u000A  // }\u000A\u000A  // template <typename T, typename... RestTypes>\u000A  // bool operator==(const Tuple<T, RestTypes...>& lhs, const Tuple<T, RestTypes...>& rhs) {\u000A  //     return lhs. template get<NumTys - 1>() == rhs. template get<NumTys - 1>();\u000A  // }\u000A\u000A private:\u000A  //\u000A  // generic tuple implementation: recursive case\u000A  //\u000A  template <typename CurrentTy, typename... OtherTys>\u000A  struct tuple_impl {\u000A    tuple_impl(CurrentTy& current, OtherTys... others)\u000A        : value(current), other_values(others...) {}\u000A    tuple_impl() {}\u000A\u000A    using ValueTy = CurrentTy;\u000A    ValueTy value;\u000A    tuple_impl<OtherTys...> other_values;\u000A  };\u000A\u000A  //\u000A  // generic tuple implementation: base case\u000A  //\u000A  template <typename FinalTy>\u000A  struct tuple_impl<FinalTy> {\u000A    tuple_impl(FinalTy& current) : value(current) {}\u000A    tuple_impl() {}\u000A\u000A    using ValueTy = FinalTy;\u000A    ValueTy value;\u000A  };\u000A\u000A  // the tuple values\u000A  tuple_impl<Tys...> values;\u000A\u000A  // the number of tuple values\u000A  constexpr static auto NumTys = sizeof...(Tys);\u000A\u000A  //\u000A  // implementation of 'get' for general tuple\u000A  //\u000A  template <int index, typename HeadTy, typename... TailTys>\u000A  static auto& get_impl(tuple_impl<HeadTy, TailTys...>& sub_tuple) {\u000A    if constexpr (index == 0) {\u000A      // base case\u000A      return sub_tuple.value;\u000A    } else {\u000A      // recursive case\u000A      return get_impl<index - 1, TailTys...>(sub_tuple.other_values);\u000A    }\u000A  }\u000A};\u000A\u000A//\u000A// NTuple implementation\u000A// This is convenient way to have N elements of the same type\u000A// somewhat like an std::array\u000A//\u000Atemplate <int, typename Type>\u000Ausing NTupleElem = Type;\u000A\u000Atemplate <typename Type, std::size_t... Idx>\u000Astatic auto make_NTupleImpl(std::index_sequence<Idx...>)\u000A    -> Tuple<NTupleElem<Idx, Type>...>;\u000A\u000Atemplate <int N, typename Type>\u000Ausing make_NTuple =\u000A    decltype(make_NTupleImpl<Type>(std::make_index_sequence<N>()));\u000A\u000A//\u000A// convenience alias for a tuple of N elements of the same type\u000A// NOTE: for this alias, typename comes FIRST (to match std::array)\u000A//\u000A// USAGE EXAMPLE:\u000A//    NTuple<int, 10> elements;\u000A//    elements.get<3>() = 17;\u000A//\u000Atemplate <typename Type, int N>\u000Ausing NTuple = make_NTuple<N, Type>;\u000A\u000A}  // namespace fpga_tools\u000A\u000A\u000A#endif /* __TUPLE_HPP__ */"}, {"path":"/home/u119070/git/sycl-playground/include/unrolled_loop.hpp", "name":"unrolled_loop.hpp", "has_active_debug_locs":false, "absName":"/home/u119070/git/sycl-playground/include/unrolled_loop.hpp", "content":"#ifndef __UNROLLEDLOOP_HPP__\u000A#define __UNROLLEDLOOP_HPP__\u000A\u000A#include <type_traits>\u000A#include <utility>\u000A\u000A#include \"metaprogramming_utils.hpp\"\u000A\u000Anamespace fpga_tools {\u000A///////////////////////////////////////////////////////////////////////////////\u000A//\u000A// Example usage for UnrolledLoop constexpr:\u000A//\u000A// Base\u000A//    UnrolledLoop(std::integer_sequence<int,5,2,7,8>{},[&](auto i) {\u000A//      /* i = 5,2,7,8 */\u000A//    });\u000A//\u000A// Case A\u000A//    UnrolledLoop<10>([&](auto i) {\u000A//      /* i = 0,1,...,9 */\u000A//    });\u000A//\u000A// Case B\u000A//    UnrolledLoop<10>([&](auto i) {\u000A//      /* i = 0,1,...,9 */\u000A//    });\u000A//\u000A// Case C\u000A//    UnrolledLoop<char, 1, 10>([&](auto i) {\u000A//      /* i = 1,2,...,9 */\u000A//    });\u000A//    UnrolledLoop<char, 10, 1>([&](auto i) {\u000A//      /* i = 10,9,...,2 */\u000A//    });\u000A//\u000A// Case D\u000A//    UnrolledLoop<1, 10>([&](auto i) {\u000A//      /* i = 1,2,...,9 */\u000A//    });\u000A//    UnrolledLoop<10, 1>([&](auto i) {\u000A//      /* i = 10,9,...,2 */\u000A//    });\u000A//\u000A///////////////////////////////////////////////////////////////////////////////\u000A\u000A//\u000A// Base implementation\u000A// Templated on:\u000A//    ItType    - the type of the iterator (size_t, int, char, ...)\u000A//    ItType... - the indices to iterate on\u000A//    F         - the function to run for each index (i.e. the lambda)\u000A//\u000Atemplate <class ItType, ItType... inds, class F>\u000Aconstexpr void UnrolledLoop(std::integer_sequence<ItType, inds...>, F&& f) {\u000A  (f(std::integral_constant<ItType, inds>{}), ...);\u000A}\u000A\u000A//\u000A// Convience implementation (A)\u000A// performs UnrolledLoop in range [0,n) with iterator of type ItType\u000A//\u000Atemplate <class ItType, ItType n, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(std::make_integer_sequence<ItType, n>{}, std::forward<F>(f));\u000A}\u000A\u000A//\u000A// Convenience implementation (B)\u000A// performs UnrolledLoop in range [0,n) with an iterator of type std::size_t\u000A//\u000Atemplate <std::size_t n, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(std::make_index_sequence<n>{}, std::forward<F>(f));\u000A}\u000A\u000A//\u000A// Convenience implementation (C)\u000A// performs UnrolledLoop from start...end with an iterator of type ItType\u000A// NOTE:  start is INCLUSIVE, end is EXCLUSIVE\u000A// NOTE:  if start<=end, sequence is start,start+1,...,end-1\u000A//        if end<=start, sequence is start,start-1,...,end+1\u000A//\u000Atemplate <class ItType, ItType start, ItType end, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(make_integer_range<ItType, start, end>{}, std::forward<F>(f));\u000A}\u000A\u000A//\u000A// Convenience implementation (D)\u000A// performs UnrolledLoop from start...end with an iterator of type size_t\u000A// NOTE:  start is INCLUSIVE, end is EXCLUSIVE\u000A// NOTE:  if start<=end, sequence is start,start+1,...,end-1\u000A//        if end<=start, sequence is start,start-1,...,end+1\u000A//\u000Atemplate <std::size_t start, std::size_t end, class F>\u000Aconstexpr void UnrolledLoop(F&& f) {\u000A  UnrolledLoop(make_index_range<start, end>{}, std::forward<F>(f));\u000A}\u000A\u000A}  // namespace fpga_tools\u000A\u000A#endif /* __UNROLLEDLOOP_HPP__ */"}];
var alpha_viewer=false;