                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
define_design_lib work -path ./work
1
set_svf UART.svf
1
################## Design Compiler Library Files ######################
lappend ../rtl
lappend search_path ../rtl/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../rtl/UART_RX
lappend search_path ../rtl//UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../rtl/UART_RX ../rtl//UART_TOP
lappend search_path ./rtl/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../rtl/UART_RX ../rtl//UART_TOP ./rtl/UART_TX
lappend search_path ../std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver ../rtl/UART_RX ../rtl//UART_TOP ./rtl/UART_TX ../std_cells
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $TTLIB]
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $TTLIB $SSLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
echo "###############################################"
###############################################
echo "############# Reading RTL Files  ##############"
############# Reading RTL Files  ##############
echo "###############################################"
###############################################
read_file {../rtl/} -autoread -recursive -format verilog -top UART
== READ_FILE autoread for top design 'UART' ==

Starting READ_FILE autoread mode...
Warning: Defining design library 'WORK' at directory '/mnt/hgfs/Courses/System/UART/syn/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/'. (AUTOREAD-105)
Information: Source transcript ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TOP'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/UART_TX'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX'.  (AUTOREAD-100)
Information: Source UART_Tx.vcd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source vsim.wlf ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source wave.do ignored by autoread due to filtering.  (AUTOREAD-102)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Bits_Counter.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Counter_Unit.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Data_Sampling.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Deserializer.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Edge_Bit_Counter.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Error_Unit.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TOP/MUX2.v'.  (AUTOREAD-100)
Information: Source transcript ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TOP/UART.v'.  (AUTOREAD-100)
Information: Source UART.v.bak ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source UART_TOP.v~ ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Counter.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/FSM.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Mux_4.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Parity_Unit.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer_Top.v'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/UART_TX/UART_TX_Top.v'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@counter'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@counter'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@f@s@m'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@f@s@m'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@mux_4'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@mux_4'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@parity_@unit'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@parity_@unit'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@serializer'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@serializer'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@serializer_@top'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@serializer_@top'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@u@a@r@t_@t@x_@top'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@u@a@r@t_@t@x_@top'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/@u@a@r@t_@t@x_tb'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/@u@a@r@t_@t@x_tb'.  (AUTOREAD-100)
Information: Source _info ignored by autoread due to filtering.  (AUTOREAD-102)
Warning: Adding missing directory to search_path - '/mnt/hgfs/Courses/System/UART/rtl/work/_temp'. (AUTOREAD-105)
Information: Adding '/mnt/hgfs/Courses/System/UART/rtl/work/_temp'.  (AUTOREAD-100)
Information: Source _vmake ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.prw ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source verilog.psm ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dat ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.dbs ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source _primary.vhd ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Source vloghyirny ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Scanning file { Bits_Counter.v }. (AUTOREAD-303)
Information: Scanning file { Counter_Unit.v }. (AUTOREAD-303)
Information: Scanning file { Data_Sampling.v }. (AUTOREAD-303)
Information: Scanning file { Deserializer.v }. (AUTOREAD-303)
Information: Scanning file { Edge_Bit_Counter.v }. (AUTOREAD-303)
Information: Scanning file { Error_Unit.v }. (AUTOREAD-303)
Information: Scanning file { RX.v }. (AUTOREAD-303)
Information: Scanning file { RX_FSM.v }. (AUTOREAD-303)
Information: Scanning file { MUX2.v }. (AUTOREAD-303)
Information: Scanning file { UART.v }. (AUTOREAD-303)
Information: Scanning file { Counter.v }. (AUTOREAD-303)
Information: Scanning file { FSM.v }. (AUTOREAD-303)
Information: Scanning file { Mux_4.v }. (AUTOREAD-303)
Information: Scanning file { Parity_Unit.v }. (AUTOREAD-303)
Information: Scanning file { Serializer.v }. (AUTOREAD-303)
Information: Scanning file { Serializer_Top.v }. (AUTOREAD-303)
Information: Scanning file { UART_TX_Top.v }. (AUTOREAD-303)
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TOP/MUX2.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Error_Unit.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Bits_Counter.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Edge_Bit_Counter.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Counter_Unit.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Data_Sampling.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/Deserializer.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Counter.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer_Top.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/FSM.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Parity_Unit.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/Mux_4.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TX/UART_TX_Top.v
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Courses/System/UART/rtl/UART_TOP/UART.v
Presto compilation completed successfully.
Elaborating top design UART
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'UART'.
Information: Building the design 'MUX2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX_Top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RX_FSM'. (HDL-193)

Statistics for case statements in always block at line 53 in file
	'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM line 43 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  CurrentState_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RX_FSM line 155 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Error_Unit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Counter_Unit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Data_Sampling'. (HDL-193)

Inferred memory devices in process
	in routine Data_Sampling line 21 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Data_Sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      bits_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Deserializer'. (HDL-193)

Inferred memory devices in process
	in routine Deserializer line 13 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer_Top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 29 in file
	'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 21 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Current_State_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_Unit'. (HDL-193)

Inferred memory devices in process
	in routine Parity_Unit line 8 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Parity_Unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Par_Bit_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_4'. (HDL-193)

Statistics for case statements in always block at line 13 in file
	'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Mux_4.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Bits_Counter'. (HDL-193)

Inferred memory devices in process
	in routine Bits_Counter line 15 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Bits_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  bits_counter_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Edge_Bit_Counter'. (HDL-193)

Inferred memory devices in process
	in routine Edge_Bit_Counter line 15 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Edge_Bit_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Edge_Bit_Counter line 25 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_RX/Edge_Bit_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     finish_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Counter'. (HDL-193)

Inferred memory devices in process
	in routine Counter line 12 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer'. (HDL-193)

Inferred memory devices in process
	in routine Serializer line 14 in file
		'/mnt/hgfs/Courses/System/UART/rtl/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Autoread command completed successfully.
#read_file -format verilog Bits_Counter.v
#read_file -format verilog Counter_Unit.v
#read_file -format verilog Data_Sampling.v
#read_file -format verilog Deserializer.v
#read_file -format verilog Edge_Bit_Counter.v 
#read_file -format verilog Parity_Check.v 
#read_file -format verilog RX.v 
#read_file -format verilog RX_FSM.v 
#read_file -format verilog Start_Check.v 
#read_file -format verilog Stop_Check.v 
#read_file -format verilog Counter.v 
#read_file -format verilog FSM.v 
#read_file -format verilog Mux_4.v 
#read_file -format verilog Parity_Unit.v 
#read_file -format verilog Serializer.v 
#read_file -format verilog Serializer_Top.v 
#read_file -format verilog UART_TX_Top.v 
#read_file -format verilog UART.v 
#################### Liniking All The Design Parts #########################
echo "###############################################"
###############################################
echo "# Linking The Top Module with its submodules  #"
# Linking The Top Module with its submodules  #
echo "###############################################"
###############################################
link 

  Linking design 'UART'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (17 designs)              /mnt/hgfs/Courses/System/UART/syn/UART.db, etc
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
############# Make unique copies of replicated modules by ##################
############# giving each replicated module a unique name  #############
uniquify
Information: Uniquified 3 instances of design 'MUX2'. (OPT-1056)
1
echo "#############################Check design #######################################"
#############################Check design #######################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Aug 17 05:39:59 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Unconnected ports (LINT-28)                                    10

Cells                                                               7
    Cells do not drive (LINT-1)                                     7
--------------------------------------------------------------------------------

Warning: In design 'RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'Bits_Counter', cell 'C36' does not drive any nets. (LINT-1)
Warning: In design 'Edge_Bit_Counter', cell 'C53' does not drive any nets. (LINT-1)
Warning: In design 'Counter', cell 'C35' does not drive any nets. (LINT-1)
Warning: In design 'UART', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'UART', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'UART', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'Error_Unit', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'Error_Unit', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_Unit', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'Mux_4', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'Serializer', port 'Counter[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Serializer', port 'Counter[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Serializer', port 'Counter[0]' is not connected to any nets. (LINT-28)
1
echo "#############################Grouping #######################################"
#############################Grouping #######################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
echo "######################## Constrains #########################"
######################## Constrains #########################
source ./cons.tcl
################ Clocks Creation ,Transition and Uncertainty  ##########################
################ Input driving cell and delay  ##########################
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
################ Onput Delay and Load  ##########################
################ Dont Touch RST ##########################
################ Operating Condations ##########################
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
################ Wire Model ##########################
1
###################### Mapping and optimization ########################"
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 17 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Mux_4'
  Processing 'Parity_Unit'
  Processing 'FSM'
  Processing 'Serializer'
  Processing 'Counter'
  Processing 'Serializer_Top'
  Processing 'UART_TX_Top'
  Processing 'Deserializer'
  Processing 'Data_Sampling'
  Processing 'Edge_Bit_Counter'
  Processing 'Bits_Counter'
  Processing 'Counter_Unit'
  Processing 'Error_Unit'
  Processing 'RX_FSM'
  Processing 'RX'
  Processing 'MUX2_0'
  Processing 'UART'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'Edge_Bit_Counter_DW01_cmp6_0'
  Processing 'Edge_Bit_Counter_DW01_dec_0'
  Processing 'Edge_Bit_Counter_DW01_inc_0'
  Processing 'RX_FSM_DW01_cmp2_0'
  Processing 'RX_FSM_DW01_cmp2_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   29165.1      0.00       0.0    1250.2                          
    0:00:02   29165.1      0.00       0.0    1250.2                          
    0:00:02   29165.1      0.00       0.0    1250.2                          
    0:00:02   29165.1      0.00       0.0    1250.2                          
    0:00:02   29165.1      0.00       0.0    1250.2                          
    0:00:02   28031.2      0.00       0.0    1198.8                          
    0:00:02   28031.2      0.00       0.0    1198.8                          
    0:00:02   28031.2      0.00       0.0    1198.8                          
    0:00:02   28031.2      0.00       0.0    1198.8                          
    0:00:02   28031.2      0.00       0.0    1198.8                          
    0:00:02   28083.8      0.00       0.0    1197.6                          
    0:00:02   28084.9      0.00       0.0    1197.6                          
    0:00:02   28084.9      0.00       0.0    1197.6                          
    0:00:02   28084.9      0.00       0.0    1197.6                          
    0:00:02   28084.9      0.00       0.0    1197.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   28084.9      0.00       0.0    1197.6                          
    0:00:02   28084.9      0.00       0.0    1197.6                          
    0:00:03   27344.9      0.00       0.0    1505.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   27344.9      0.00       0.0    1505.0                          
    0:00:03   28830.1      0.00       0.0     723.4 u_UART_TX_Top1/u_FSM/Busy
    0:00:03   28845.4      0.00       0.0     723.4 u_RX1/u_Deserializer/net1754
    0:00:03   29302.3      0.00       0.0     706.3 u_RX1/P_Data_Top[4]      
    0:00:03   30332.9      0.00       0.0     696.0 u_RX1/P_Data_Top[7]      
    0:00:03   30504.7      0.00       0.0     696.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   30504.7      0.00       0.0     696.0                          
    0:00:03   30504.7      0.00       0.0     696.0                          
    0:00:03   29511.6      0.00       0.0     696.0                          
    0:00:03   29093.6      0.00       0.0     696.0                          
    0:00:03   29093.6      0.00       0.0     696.0                          
    0:00:03   29093.6      0.00       0.0     696.0                          
    0:00:03   29093.6      0.00       0.0     696.0                          
    0:00:03   29093.6      0.00       0.0     696.0                          
    0:00:03   29081.8      0.00       0.0     696.0                          
    0:00:03   29081.8      0.00       0.0     696.0                          
    0:00:03   29081.8      0.00       0.0     696.0                          
    0:00:03   29081.8      0.00       0.0     696.0                          
    0:00:03   29081.8      0.00       0.0     696.0                          
    0:00:03   29081.8      0.00       0.0     696.0                          
    0:00:03   29081.8      0.00       0.0     696.0                          
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output UART_TOP_M.v
Writing verilog file '/mnt/hgfs/Courses/System/UART/syn/UART_TOP_M.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc  -nosplit UART_Top.sdc
1
write_sdf UART_Top.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/hgfs/Courses/System/UART/syn/UART_Top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
report_area -hierarchy > area.rpt
report_power  > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
dc_shell> 