================================================================================ 
Commit: 81b337342c18859aff4c79de83ebca998f615ac6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:39 2022 +0800 
-------------------------------------------------------------------------------- 
Update the BIOS version to 3441_02

[Issue Description]
Update the BIOS version to 3441_02

[Resolution]
Update the BIOS version to 3441_02

Package/Module:

[Impacted Platform]
Y, U, H, etc.

Hsd-es-id: N/A
Original commit date: Thu Nov 10 13:34:41 2022 +0800
Change-Id: I3d0f549cbb321e25977953326df6ede73eab34d5
Original commit hash: a2235ece5b2a4d3b63ffbe5f1ad287c7d9118923

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f5a84da1fa2f120c2602242a6e869e20a3d0eb8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:38 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.110

Hsd-es-id: N/A
Original commit date: Thu Nov 10 13:20:53 2022 +0800
Original commit hash: 2427454d04050e9e1003001eca05b4edf6ed6e5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bec4160d6b5b6757a670d734beb0c29e1df22114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:37 2022 +0800 
-------------------------------------------------------------------------------- 
RD DQS VOC training and RD ODT offset training

[Feature Description]
RD DQS VOC training and RD ODT offset training
1. DqsVoc training to center RX DQS VOC + guard band 3
2. Initial RD ODT offset -3
3. RD ODT offset training to train RD DQS ODT offset.

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016153491
Original commit date: Sat Oct 22 13:28:56 2022 +0800
Change-Id: I0a803e56de845dd784081afe2c8c0ce52cb3dc81
Original commit hash: 656ec57b6a6eefc52146ff713f209bd6f454384a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e5e000aa76fb523c65f679c10d04e48877921593 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:32 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][HSTI] Thermal Locks test logic is incorrectly implemented

[Issue Description]
Thermal Lock test logic chain is incorrect, resulting in this test
handling only a small subset of potential issues

[Resolution]
Change the logic chain to OR chain from AND chain

Package/Module: AlderLakePlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 18025115944
Original commit date: Wed Nov 2 05:33:51 2022 -0700
Change-Id: Ic09d896c77b65edbebcd6bcdcbb3c03de026e82c
Original commit hash: d5406eabb209e5569280e5cc51ecaaa1c2e9771a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 7b6b6965c5f07aed8d4dc3ea3c92913fa19d14ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000425

[Feature Description]
Updating microcode to patchID 0x425

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M

Hsd-es-id: 16018682911
Original commit date: Wed Nov 2 11:44:57 2022 +0530
Change-Id: I05270b428259c692176ca66818e1ade4dcb24fe1
Original commit hash: a7fbf16e831defcf6ed7f0e7487d437abc3cdaf6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7c2ad627efd7ffb1aecd9a99029dee63429a75d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:28 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3441_01

[Issue Description]
Update BIOS version to 3441_01 for label bios version upgrade

[Resolution]
Update BIOS version to 3441_01

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Nov 7 16:08:44 2022 +0800
Change-Id: Iad40f5882e3195f2cb00b247092d00058351edbe
Original commit hash: defa53b44955ff1ac58298b60d11e03501379421

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a917d0141b91698a3edb290ce30e6073b1dce94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:26 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Show up the correct RPL stepping in setup menu

[Feature Description]
Show up the correct RPL stepping in setup menu

[Resolution]
change steeping value to C0

Package/Module:
ClientOneSiliconPkg/BaseCpuInfoFruLib

[Impacted Platform]
RPLS

Hsd-es-id: 15012247687
Original commit date: Wed Nov 2 11:19:58 2022 +0800
Change-Id: Icb87d148b0a6505ef4ac5d719a58868ccfde08d6
Original commit hash: b2be88b42c87378bfce2e17fd3b04292822dca89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 405e65f9246d2b19feef2a35fb469580e39698d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:25 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xC

[Feature Description]
Add uCode m_c0_b06a2_0000410c.pdb for RPL-P J0

[Resolution]

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Fri Oct 28 09:24:29 2022 +0800
Change-Id: I5193f4d2daddd46b04bbc345c9178628424d497f
Original commit hash: a49eeb14ff63e5e8226797b79df65f0f96f4e5ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fef63754b9262df94f87cf9923837797714f902d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:24 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLSBGA] Fix CATERROR while connecting DG2 card

[Issue Description]
Observed caterror while connecting DG2 card and load to OS PostCode stuck at 0A02

[Resolution]
PCIe sequence of Power to perst has been taken care in RVP
hence no additional BIOS delay required for PERST to meet 100ms requirement.
Remove PERST toggling in Early pre mem phase.

Package/Module: AlderLakeBoardPkg

[Impacted Platform]
RPL-SBGA DDR5

Hsd-es-id: 16018587456
Original commit date: Mon Oct 17 22:01:28 2022 +0800
Change-Id: I2284f71089ba1f5c7c0726203c8435b10e503e6b
Original commit hash: 51a6f6afa44b65ac75a0e118263bd49e5aca9f1b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h

================================================================================ 
Commit: d47e61486f60cdf3f261b87df95848b805a2fcb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:22 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch update to version 0x28 for ADL C0

[Feature Description]
[ADL-S]Microcode patch update to version 0x28 for ADL C0

[Resolution]
[ADL-S]Microcode patch update to version 0x28 for ADL C0

Package/Module:
Microcode/m_07_90672_00000026

[Impacted Platform]
ADL-S

Hsd-es-id: 15012247686
Original commit date: Wed Nov 2 12:50:29 2022 +0800
Change-Id: Ie1717dd1b2f5468b8031365ea9ef5bb470b72060
Original commit hash: 5fb5f342e87a6eb913d9f0b670f0afe167772def

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ce40719c02cd99fcb1c89fc8b367109ed7e327f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:19 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.109

Hsd-es-id: N/A
Original commit date: Fri Nov 4 19:10:24 2022 +0800
Original commit hash: 1c0899ce0d6d4ac2e657ed1b93b8c0dfd8e33b60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0099c5ce0a855cafa36a198255c285b267f3e4e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:17 2022 +0800 
-------------------------------------------------------------------------------- 
Update stepping string

[Feature Description]
Update stepping string

[Impacted Area]
Log display

[Register Impacted]
NA

Hsd-es-id: 14017907388
Original commit date: Fri Nov 4 14:12:17 2022 +0800
Change-Id: I24eb4a3ccf9d9b185ebdc3aff0a25dde28386171
Original commit hash: d446f218cb2dafe5f90d6be6be08e4efe2dbb5c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fc2709bc50e897390f311a3e3393bdc15fb51940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:15 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.108

Hsd-es-id: N/A
Original commit date: Tue Nov 1 22:35:37 2022 -0700
Original commit hash: 13db1ead6b5b1fd8d77fe4abb48940bb703fe90c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f301170abf230a8829c38da73191878e91dfaf68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:12 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.107

Hsd-es-id: N/A
Original commit date: Sat Oct 29 05:34:34 2022 +0800
Original commit hash: e286d5710cbf69a78e43907fa33449c57b946f06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b39bc545fcfff2101ea5910966d607f499a59be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:11 2022 +0800 
-------------------------------------------------------------------------------- 
2DPC DDR5 2Rx8 5600 DIMM low margin fix

[Feature Description]
2DPC DDR5 2Rx8 5600 DIMM low margin fix

[Impacted Area]
DDR5 2DPC Margin when SAGV disabled

[Register Impacted]
DRAM

Hsd-es-id: 22016089295
Original commit date: Mon Apr 18 01:18:51 2022 +0800
Change-Id: I3b57e4ff6baf85d682cdccc0d5434d783e0d51bf
Original commit hash: 6eb0fb1fa3f865e1fb089476482af030dd03b58a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: dba289cd8e8eb8f897f46e031a30f467685876e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:08 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix the errors flagged by static analysis tool

[Issue Description]
Fix the errors flagged by static analysis tool

[Resolution]
fix following errors queried by tool

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 15012058216
Original commit date: Wed Oct 5 17:48:12 2022 +0800
Change-Id: I4d0cc5006eaf3db843dffc754b806d9e5208c984
Original commit hash: db06238fed852b828278d2575fea152ed1f5bb81

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/DxeRuntimeSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 9969a22be6369a8dc0efadfab27a9bfc1474a97a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:03 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.106

Hsd-es-id: N/A
Original commit date: Thu Oct 27 12:19:07 2022 +0800
Original commit hash: d5d81cc50094d1887b6076b01270aac9486b0ed8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df01f464f25646024c9717f476e698f8a0a2cbaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:15:02 2022 +0800 
-------------------------------------------------------------------------------- 
2DPC 1R1R low margin fix for udimm 8GB

[Feature Description]
2DPC 1R1R low margin fix for udimm 8GB

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016081096
Original commit date: Wed Aug 17 23:00:58 2022 +0800
Change-Id: I497e5fa3195fca2a0cefcfde691f5afbb44b47d6
Original commit hash: 9b08c40d35d416fc4e6bb16f15762a173d4fabea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f8e9e802d76c5a69b4fcd4ab7d62225ac3efc51e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:14:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.105

Hsd-es-id: N/A
Original commit date: Thu Oct 27 06:34:59 2022 +0800
Original commit hash: 1294340f770f21fddf3acf47e961616bd966736b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 31342ef979c4338a9fce0c70019102b0ae73ce03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Nov 11 10:14:57 2022 +0800 
-------------------------------------------------------------------------------- 
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean.

[Feature Description]
Clear SSKPD_PCU_SKPD_MRC_RUNNING at the end of ecc clean. It's only for Txt Clean flow.
Clear the sticky scratchpad bit SSKPD_PCU_SKPD_MRC_RUNNING to indicate that MRC is finished, so that we can run Fast flow on the next boot

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 15012208596
Original commit date: Fri Sep 30 01:45:51 2022 +0800
Change-Id: I2c06eadebd993c8e52c2cc64db6cb29b43303c92
Original commit hash: 4d754e3e0fd56b8efc578a015122c92237427bac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
