Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jan 31 20:07:21 2024
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seqdeta_top_timing_summary_routed.rpt -pb seqdeta_top_timing_summary_routed.pb -rpx seqdeta_top_timing_summary_routed.rpx -warn_on_violation
| Design       : seqdeta_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     9           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/delay1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/delay2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/delay3_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/FSM_sequential_present_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ld[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 3.234ns (53.482%)  route 2.813ns (46.518%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  U3/FSM_sequential_present_state_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U3/FSM_sequential_present_state_reg[0]/Q
                         net (fo=5, routed)           1.142     1.598    U3/present_state[0]
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.124     1.722 r  U3/dout/O
                         net (fo=1, routed)           1.671     3.393    ld_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         2.654     6.048 r  ld_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.048    ld[0]
    V11                                                               r  ld[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            U3/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.860ns  (logic 1.103ns (38.545%)  route 1.758ns (61.455%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  btn_IBUF[1]_inst/O
                         net (fo=4, routed)           1.375     2.326    U3/btn_IBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.152     2.478 r  U3/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.383     2.860    U3/FSM_sequential_next_state_reg[2]_i_1_n_0
    SLICE_X0Y6           LDCE                                         r  U3/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            U3/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.724ns  (logic 1.099ns (40.330%)  route 1.625ns (59.670%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  btn_IBUF[1]_inst/O
                         net (fo=4, routed)           1.243     2.194    U3/btn_IBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.148     2.342 r  U3//i_/O
                         net (fo=1, routed)           0.382     2.724    U3/next_state__0[1]
    SLICE_X0Y6           LDCE                                         r  U3/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            U3/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.318ns  (logic 1.075ns (46.364%)  route 1.243ns (53.636%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  btn_IBUF[1]_inst/O
                         net (fo=4, routed)           1.243     2.194    U3/btn_IBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     2.318 r  U3/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.318    U3/FSM_sequential_next_state_reg[0]_i_1_n_0
    SLICE_X0Y6           LDCE                                         r  U3/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U1/q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 0.990ns (45.238%)  route 1.198ns (54.762%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           1.198     2.188    U1/btn[0]
    SLICE_X1Y5           FDCE                                         f  U1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U1/q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 0.990ns (45.238%)  route 1.198ns (54.762%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           1.198     2.188    U1/btn[0]
    SLICE_X1Y5           FDCE                                         f  U1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U1/q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 0.990ns (45.238%)  route 1.198ns (54.762%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           1.198     2.188    U1/btn[0]
    SLICE_X1Y5           FDCE                                         f  U1/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U2/delay1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 0.990ns (45.238%)  route 1.198ns (54.762%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           1.198     2.188    U2/btn_IBUF[2]
    SLICE_X0Y5           FDCE                                         f  U2/delay1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U2/delay2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 0.990ns (45.238%)  route 1.198ns (54.762%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           1.198     2.188    U2/btn_IBUF[2]
    SLICE_X0Y5           FDCE                                         f  U2/delay2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            U2/delay3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 0.990ns (45.238%)  route 1.198ns (54.762%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 f  btn_IBUF[3]_inst/O
                         net (fo=9, routed)           1.198     2.188    U2/btn_IBUF[2]
    SLICE_X0Y5           FDCE                                         f  U2/delay3_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/delay1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  U2/delay1_reg/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/delay1_reg/Q
                         net (fo=2, routed)           0.067     0.231    U2/delay1
    SLICE_X0Y5           FDCE                                         r  U2/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.400%)  route 0.162ns (46.600%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  U3/FSM_sequential_present_state_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U3/FSM_sequential_present_state_reg[1]/Q
                         net (fo=5, routed)           0.162     0.303    U3/present_state[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.045     0.348 r  U3/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.348    U3/FSM_sequential_next_state_reg[0]_i_1_n_0
    SLICE_X0Y6           LDCE                                         r  U3/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U3/FSM_sequential_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.178ns (48.689%)  route 0.188ns (51.311%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           LDCE                         0.000     0.000 r  U3/FSM_sequential_next_state_reg[0]/G
    SLICE_X0Y6           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U3/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.188     0.366    U3/next_state[0]
    SLICE_X1Y6           FDCE                                         r  U3/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  U1/q_reg[2]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/q_reg[2]/Q
                         net (fo=4, routed)           0.122     0.263    U1/out[0]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  U1/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    U1/q_reg[0]_i_1_n_5
    SLICE_X1Y5           FDCE                                         r  U1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U3/FSM_sequential_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.178ns (43.841%)  route 0.228ns (56.159%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           LDCE                         0.000     0.000 r  U3/FSM_sequential_next_state_reg[1]/G
    SLICE_X0Y6           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U3/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.228     0.406    U3/next_state[1]
    SLICE_X1Y6           FDCE                                         r  U3/FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  U1/q_reg[0]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    U1/q_reg_n_0_[0]
    SLICE_X1Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.342 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.342    U1/q[0]_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.412 r  U1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.412    U1/q_reg[0]_i_1_n_7
    SLICE_X1Y5           FDCE                                         r  U1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE                         0.000     0.000 r  U1/q_reg[1]/C
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.164     0.305    U1/q_reg_n_0_[1]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.415 r  U1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.415    U1/q_reg[0]_i_1_n_6
    SLICE_X1Y5           FDCE                                         r  U1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.187ns (39.908%)  route 0.282ns (60.092%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  U3/FSM_sequential_present_state_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U3/FSM_sequential_present_state_reg[1]/Q
                         net (fo=5, routed)           0.162     0.303    U3/present_state[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.046     0.349 r  U3//i_/O
                         net (fo=1, routed)           0.119     0.469    U3/next_state__0[1]
    SLICE_X0Y6           LDCE                                         r  U3/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/FSM_sequential_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.188ns (40.079%)  route 0.281ns (59.921%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  U3/FSM_sequential_present_state_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U3/FSM_sequential_present_state_reg[1]/Q
                         net (fo=5, routed)           0.161     0.302    U3/present_state[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.047     0.349 r  U3/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     0.469    U3/FSM_sequential_next_state_reg[2]_i_1_n_0
    SLICE_X0Y6           LDCE                                         r  U3/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.148ns (30.039%)  route 0.345ns (69.961%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  U2/delay2_reg/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U2/delay2_reg/Q
                         net (fo=2, routed)           0.345     0.493    U2/delay2
    SLICE_X0Y5           FDCE                                         r  U2/delay3_reg/D
  -------------------------------------------------------------------    -------------------





