Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.3/bin/unwrapped/lnx64.o/xelab -wto 9419dfc2042e4d01b1e43068e60bff8f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rc5_top_behav xil_defaultlib.rc5_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture full of entity xil_defaultlib.UART_TX [\UART_TX(1,4)\]
Compiling architecture full of entity xil_defaultlib.UART_RX [\UART_RX(1,4)\]
Compiling architecture full of entity xil_defaultlib.UART [\UART(clk_freq=50000000)(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_wrapper2 [\uart_wrapper2(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.rc5 [rc5_default]
Compiling architecture behavioral of entity xil_defaultlib.rc5_top
Built simulation snapshot rc5_top_behav
