{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720616231916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720616231916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 09:57:11 2024 " "Processing started: Wed Jul 10 09:57:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720616231916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616231916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616231916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720616232226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720616232226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processunit.v 1 1 " "Found 1 design units, including 1 entities, in source file processunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessUnit " "Found entity 1: ProcessUnit" {  } { { "ProcessUnit.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720616237319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616237319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 FetchInstruction " "Found entity 1: FetchInstruction" {  } { { "FetchInstruction.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/FetchInstruction.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720616237322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616237322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionparser.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionparser.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionParser " "Found entity 1: InstructionParser" {  } { { "InstructionParser.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/InstructionParser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720616237324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616237324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720616237326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616237326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720616237328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616237328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720616237330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616237330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips32 " "Found entity 1: Mips32" {  } { { "Mips32.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/Mips32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720616237332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616237332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/ALU32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720616237333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616237333 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(38) " "Verilog HDL Instantiation warning at ProcessUnit.v(38): instance has no name" {  } { { "ProcessUnit.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720616237336 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ProcessUnit.v(41) " "Verilog HDL Instantiation warning at ProcessUnit.v(41): instance has no name" {  } { { "ProcessUnit.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720616237336 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips32.v(9) " "Verilog HDL Instantiation warning at Mips32.v(9): instance has no name" {  } { { "Mips32.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/Mips32.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720616237336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessUnit " "Elaborating entity \"ProcessUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720616237365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchInstruction FetchInstruction:comb_3 " "Elaborating entity \"FetchInstruction\" for hierarchy \"FetchInstruction:comb_3\"" {  } { { "ProcessUnit.v" "comb_3" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720616237393 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "FetchInstruction.v(12) " "Verilog HDL unsupported feature error at FetchInstruction.v(12): Procedural Continuous Assignment to register is not supported" {  } { { "FetchInstruction.v" "" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/FetchInstruction.v" 12 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Analysis & Synthesis" 0 -1 1720616237394 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "FetchInstruction:comb_3 " "Can't elaborate user hierarchy \"FetchInstruction:comb_3\"" {  } { { "ProcessUnit.v" "comb_3" { Text "D:/Users/parisi-dev/Documents/UNIFESP/Lab AOC/32bit-mips-verilog/PC2/ProcessUnit.v" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720616237394 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720616237435 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 10 09:57:17 2024 " "Processing ended: Wed Jul 10 09:57:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720616237435 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720616237435 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720616237435 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720616237435 ""}
