\hypertarget{stm32g4xx__hal__adc__ex_8h}{}\doxysection{C\+:/\+Users/alixh/\+STM32\+Cube\+IDE/workspace\+\_\+1.10.1/\+TP\+\_\+\+Automatique/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g4xx\+\_\+hal\+\_\+adc\+\_\+ex.h File Reference}
\label{stm32g4xx__hal__adc__ex_8h}\index{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_adc\_ex.h@{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_adc\_ex.h}}


Header file of ADC HAL extended module.  


{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___inj_oversampling_type_def}{ADC\+\_\+\+Inj\+Oversampling\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Injected Conversion Oversampling structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC group injected and ADC channel affected to ADC group injected. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gae90a9b5e1ae0cb2ef2c711d90b0b382b}{ADC\+\_\+\+INJECTED\+\_\+\+SOFTWARE\+\_\+\+START}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+SOFTWARE)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaa440b68601dd33dff3c7d84e9ca65722}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gad392b556aedbd845187fbe49981e2dcc}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+TRGO2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+TRGO2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gada137c1ee0d6a8a36b005a5f65f71218}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+CC3}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+CH3)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga76afcb1b5269ef4cd1a1363ad0c183f3}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T1\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM1\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaf55019cfc1f565b459d2969a35d53c30}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM2\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga949d65bba1c4763029803fa4a06b0a92}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T2\+\_\+\+CC1}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM2\+\_\+\+CH1)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga7ee8656b00d361603e494e3f7a1c3189}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gabdbde325c98aa1a444becebd2caad2a3}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC1}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+CH1)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga176046adb5e80d3dff675bc48dcb7cc5}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC3}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+CH3)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga13e0440a87ee7238883b633af5762ab4}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T3\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM3\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaa3d60fece65ebb24224758e0dc39f8bc}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T4\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM4\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaab814219dbee35765b159d6c73029958}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T4\+\_\+\+CC3}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM4\+\_\+\+CH3)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga8d037ee8543f2f88b380409eb41f63ce}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T4\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM4\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaa79a8bafc0bab18fbf78356b342ef57c}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T6\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM6\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga63f5bdb1d185aed396a333c27f8b92a7}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T7\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM7\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga5c96eeb4aa0469854e18bbf41848f918}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T8\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga90f385ff356900d699a48e8b3f2a39ad}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T8\+\_\+\+TRGO2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+TRGO2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga0c1ff9a3c4d43f7586bb0c2f01761740}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T8\+\_\+\+CC2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+CH2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga2db3c66874136b6eba71515924039297}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T8\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM8\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga921e283488ac51a89b0314ca8bf3bfa1}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T15\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM15\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gae78716f5598061635c4d444788037299}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T16\+\_\+\+CC1}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM16\+\_\+\+CH1)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaf839e39bc140a4527a66ca9424fdd4f0}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T20\+\_\+\+TRGO}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM20\+\_\+\+TRGO)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga6e35eecab830cf91d222fff769edab4b}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T20\+\_\+\+TRGO2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM20\+\_\+\+TRGO2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga3f12b9179ee444242363f211c9ec615b}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T20\+\_\+\+CC2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM20\+\_\+\+CH2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gae7f3b9434d7135338a181afdf97e4208}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+T20\+\_\+\+CC4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+TIM20\+\_\+\+CH4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga993ec0946efe642065cfaa41b0e965fb}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG1}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG1)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga758817e2225693462f9aea8d7009459d}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG2)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga6071f24bf998979d8d9ea46d2a412a54}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG3}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG3)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga3fb8bb8f4b479c50b93e07f2b55b518b}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG4)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga45545d26c9dbf377093de34e67ba891a}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG5}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG5)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaa1aca7472b0dd5c0bf95bcc51200b67f}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG6}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG6)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga7f5e7f509d2b3cd0634937215c7c7cf0}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG7}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG7)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gafb2ebf1125737945689bc5bdcc7efe69}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG8}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG8)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gade39d1d03c1efdee96109bdb599d9f44}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG9}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG9)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_gaa856beb25fe21c6868b02be7ed633ac0}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+HRTIM\+\_\+\+TRG10}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+HRTIM\+\_\+\+TRG10)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga8e76df00d96c570486876f18790c4ce8}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+EXT\+\_\+\+IT3}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+EXTI\+\_\+\+LINE3)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga28406231956a406ba39de6e3e1730ff3}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+EXT\+\_\+\+IT15}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+EXTI\+\_\+\+LINE15)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__source_ga1cef195a255f0c1def1d001fa26c09a5}{ADC\+\_\+\+EXTERNALTRIGINJEC\+\_\+\+LPTIM\+\_\+\+OUT}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+TRIG\+\_\+\+EXT\+\_\+\+LPTIM\+\_\+\+OUT)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__edge_ga5ef4af64eb11cd75fac665eb7dce016b}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+NONE}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__edge_ga79010c28c68ef0c2a19c021adcf983d2}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+RISING}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f52a4af826de1bcfa5cd6db9d3e7ce8}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__edge_ga34a788461ea897390ea0854808a0a326}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+FALLING}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81ea3a379455b49cc3d40fb431cbb6}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__injected__external__trigger__edge_gad9982de1061b65924dd62873e95fd803}{ADC\+\_\+\+EXTERNALTRIGINJECCONV\+\_\+\+EDGE\+\_\+\+RISINGFALLING}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g_ga7069761023b070bb790ed044489ce582}{ADC\+\_\+\+SINGLE\+\_\+\+ENDED}}~(LL\+\_\+\+ADC\+\_\+\+SINGLE\+\_\+\+ENDED)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g_gabaa4f18438af7824cecf586d4171b443}{ADC\+\_\+\+DIFFERENTIAL\+\_\+\+ENDED}}~(LL\+\_\+\+ADC\+\_\+\+DIFFERENTIAL\+\_\+\+ENDED)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gabd2058eb251b82f48511db88344dc173}{ADC\+\_\+\+OFFSET\+\_\+\+NONE}}~(\mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gab66f13dbf66cd38c522d5a01d1bc9e15}{ADC\+\_\+\+OFFSET\+\_\+4}} + 1U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gaf658b78c2521b9b2f18f99a58bae7ea3}{ADC\+\_\+\+OFFSET\+\_\+1}}~(LL\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gabc89e311aa676cf00165a5c68e8e85f1}{ADC\+\_\+\+OFFSET\+\_\+2}}~(LL\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+2)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_ga20eb12e0e7300e9e645a3c3038ef1ffe}{ADC\+\_\+\+OFFSET\+\_\+3}}~(LL\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+3)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b_gab66f13dbf66cd38c522d5a01d1bc9e15}{ADC\+\_\+\+OFFSET\+\_\+4}}~(LL\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+4)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___offset_sign_gafbb0052ba102e2ad6d7b28a4b75bdcba}{ADC\+\_\+\+OFFSET\+\_\+\+SIGN\+\_\+\+NEGATIVE}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___offset_sign_gaef1de21d3635f5be7f8f938d30c5253b}{ADC\+\_\+\+OFFSET\+\_\+\+SIGN\+\_\+\+POSITIVE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd10fb14a367458b3aa766c75aa12f6}{ADC\+\_\+\+OFR1\+\_\+\+OFFSETPOS}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___i_n_j___s_e_q___r_a_n_k_s_gabe6252325fda6b22c794ea7b0e974ee3}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+1}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+RANK\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___a_d_c___i_n_j___s_e_q___r_a_n_k_s_gaf065faf92e099a1667694233384d187e}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+2}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+RANK\+\_\+2)
\item 
\#define \mbox{\hyperlink{group___a_d_c___i_n_j___s_e_q___r_a_n_k_s_ga5fa8c3014caccae280220fd3df5d7f23}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+3}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+RANK\+\_\+3)
\item 
\#define \mbox{\hyperlink{group___a_d_c___i_n_j___s_e_q___r_a_n_k_s_gaffe7c5042c696b39ef23fba9af5a88b9}{ADC\+\_\+\+INJECTED\+\_\+\+RANK\+\_\+4}}~(LL\+\_\+\+ADC\+\_\+\+INJ\+\_\+\+RANK\+\_\+4)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___g_r_o_u_p_s_ga5330c69e67bd145bcf413b153e4dbf81}{ADC\+\_\+\+REGULAR\+\_\+\+GROUP}}~(LL\+\_\+\+ADC\+\_\+\+GROUP\+\_\+\+REGULAR)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___g_r_o_u_p_s_gaa4bd962bf44dede624f7174fbc2c1dfb}{ADC\+\_\+\+INJECTED\+\_\+\+GROUP}}~(LL\+\_\+\+ADC\+\_\+\+GROUP\+\_\+\+INJECTED)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___g_r_o_u_p_s_ga33c9e815701f0495ceb9f46a598dfb78}{ADC\+\_\+\+REGULAR\+\_\+\+INJECTED\+\_\+\+GROUP}}~(LL\+\_\+\+ADC\+\_\+\+GROUP\+\_\+\+REGULAR\+\_\+\+INJECTED)
\item 
\#define \mbox{\hyperlink{group___a_d_c___c_f_g_r__fields_gae60d3ba83992aa9d4e27718f6e511b5b}{ADC\+\_\+\+CFGR\+\_\+\+FIELDS}}
\item 
\#define \mbox{\hyperlink{group___a_d_c___s_m_p_r1__fields_gae04cafe1e0ab242f1e96dce87e501cd2}{ADC\+\_\+\+SMPR1\+\_\+\+FIELDS}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+FIELDS\+\_\+2}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\+\_\+\+CFGR\+\_\+\+DMACFG}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY}}))
\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gaa3a1c2197a097b9bb8159b6eb1ac8941}{ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$JSQR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN}}) == 0\+UL)
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of injected group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga948d0969ad01f1a26731d03f92080049}{ADC\+\_\+\+JSQR\+\_\+\+RK}}(\+\_\+\+\_\+\+CHANNELNB\+\_\+\+\_\+,  \+\_\+\+\_\+\+RANKNB\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether or not ADC is independent. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga9aafcd49e1fd31d7d4ce446b4c2e04d9}{ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+CONTEXT\+\_\+\+QUEUE}}(\+\_\+\+\_\+\+INJECT\+\_\+\+CONTEXT\+\_\+\+QUEUE\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INJECT\+\_\+\+CONTEXT\+\_\+\+QUEUE\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configure ADC injected context queue. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga7b19013d1e395df0618458e13f25f22c}{ADC\+\_\+\+CFGR\+\_\+\+INJECT\+\_\+\+DISCCONTINUOUS}}(\+\_\+\+\_\+\+INJECT\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INJECT\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$  ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configure ADC discontinuous conversion mode for injected group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gab46ab7a36367e3c9c0606004b51be8fe}{ADC\+\_\+\+CFGR\+\_\+\+REG\+\_\+\+DISCONTINUOUS}}(\+\_\+\+\_\+\+REG\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+REG\+\_\+\+DISCONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configure ADC discontinuous conversion mode for regular group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga665f2a948189fd94bf37c5ba6bec101d}{ADC\+\_\+\+CFGR\+\_\+\+DISCONTINUOUS\+\_\+\+NUM}}(\+\_\+\+\_\+\+NBR\+\_\+\+DISCONTINUOUS\+\_\+\+CONV\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+NBR\+\_\+\+DISCONTINUOUS\+\_\+\+CONV\+\_\+\+\_\+) -\/ 1UL) $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configure the number of discontinuous conversions for regular group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga2b05a357ad98a61c7f5af2e98ca07088}{ADC\+\_\+\+CFGR\+\_\+\+AUTOWAIT}}(\+\_\+\+\_\+\+AUTOWAIT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+AUTOWAIT\+\_\+\+\_\+) $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configure the ADC auto delay mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga61acc89ba08801d5610f97522aaec254}{ADC\+\_\+\+CFGR\+\_\+\+CONTINUOUS}}(\+\_\+\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configure ADC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga776abafaecdba6f76b75094b4b8a123e}{ADC\+\_\+\+CFGR\+\_\+\+DMACONTREQ}}(\+\_\+\+\_\+\+DMACONTREQ\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+DMACONTREQ\+\_\+\+MODE\+\_\+\+\_\+) $<$$<$  ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Configure the ADC DMA continuous request. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga46fefbac26cfa1ac51f830ae969520ff}{ADC\+\_\+\+OFFSET\+\_\+\+SHIFT\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+OFFSET\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+OFFSET\+\_\+\+\_\+) $<$$<$ ((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\+\_\+\+CFGR\+\_\+\+RES}}) $>$$>$ 3UL) $\ast$ 2UL))
\begin{DoxyCompactList}\small\item\em Shift the offset with respect to the selected ADC resolution. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga6c3e9028d46712c37d6d8a81de4f7ed7}{ADC\+\_\+\+AWD1\+THRESHOLD\+\_\+\+SHIFT\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+) $<$$<$ ((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\+\_\+\+CFGR\+\_\+\+RES}}) $>$$>$ 3UL) $\ast$ 2UL))
\begin{DoxyCompactList}\small\item\em Shift the AWD1 threshold with respect to the selected ADC resolution. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gae0f47c52259622177abfcd0ce80feee0}{ADC\+\_\+\+AWD23\+THRESHOLD\+\_\+\+SHIFT\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Shift the AWD2 and AWD3 threshold with respect to the selected ADC resolution. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga0088344ae3e64a4fa73ca4b4dd2f8ba3}{ADC\+\_\+\+VREFINT\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance) != ADC2)
\begin{DoxyCompactList}\small\item\em Clear Common Control Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga291418737e4b49d2e06be1c29c68c68e}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+NB\+\_\+\+CONV}}(\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $>$= (1U)) \&\& ((\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+) $<$= (4U)))
\begin{DoxyCompactList}\small\item\em Verify the length of scheduled injected conversions group. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga1ade5d9717486b2b13321bcc357a9baa}{IS\+\_\+\+ADC\+\_\+\+CALFACT}}(\+\_\+\+\_\+\+CALIBRATION\+\_\+\+FACTOR\+\_\+\+\_\+)~((\+\_\+\+\_\+\+CALIBRATION\+\_\+\+FACTOR\+\_\+\+\_\+) $<$= (0x7\+FU))
\begin{DoxyCompactList}\small\item\em Calibration factor size verification (7 bits maximum). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gab968c456dd2fb185926bbe1d452943ce}{IS\+\_\+\+ADC\+\_\+\+SINGLE\+\_\+\+DIFFERENTIAL}}(\+\_\+\+\_\+\+SING\+\_\+\+DIFF\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC channel setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gaf0da0664c451d9283302fc438c5423e9}{IS\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+\+NUMBER}}(\+\_\+\+\_\+\+OFFSET\+\_\+\+NUMBER\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC offset management setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga7fe9f821d6fee83396996379b34ee8d2}{IS\+\_\+\+ADC\+\_\+\+OFFSET\+\_\+\+SIGN}}(\+\_\+\+\_\+\+OFFSET\+\_\+\+SIGN\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC offset sign setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga5cc55a310935e2f94a92e8f1a469d6bc}{IS\+\_\+\+ADC\+\_\+\+INJECTED\+\_\+\+RANK}}(\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC injected channel setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga2cc50e38b0e27ec5fb0119596ad552b6}{IS\+\_\+\+ADC\+\_\+\+EXTTRIGINJEC\+\_\+\+EDGE}}(\+\_\+\+\_\+\+EDGE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC injected conversions external trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gae0c67ab44500656fc446b1b5db7c28ae}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG\+\_\+\+NUMBER}}(\+\_\+\+\_\+\+WATCHDOG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC analog watchdog setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga7e14adea5aa9e4240c5cbfd7bc2e2510}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG\+\_\+\+MODE}}(\+\_\+\+\_\+\+WATCHDOG\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC analog watchdog mode setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga3c9528e3d448c8c73d578d9de68ba716}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG\+\_\+\+FILTERING\+\_\+\+MODE}}(\+\_\+\+\_\+\+FILTERING\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC analog watchdog filtering setting. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gab9d452b095e06207d8dd149dd49fbc74}{IS\+\_\+\+ADC\+\_\+\+CONVERSION\+\_\+\+GROUP}}(\+\_\+\+\_\+\+CONVERSION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC conversion (regular or injected or both). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga5f5330843ec6a814e7b5fc1a7d1d39ba}{IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE}}(\+\_\+\+\_\+\+EVENT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC event type. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga9f199298f37636fd96678c70b832d940}{IS\+\_\+\+ADC\+\_\+\+OVERSAMPLING\+\_\+\+RATIO}}(\+\_\+\+\_\+\+RATIO\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC oversampling ratio. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gaf48eaf9b583c59241ccc9e0044152f49}{IS\+\_\+\+ADC\+\_\+\+RIGHT\+\_\+\+BIT\+\_\+\+SHIFT}}(\+\_\+\+\_\+\+SHIFT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC oversampling shift. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gae30b1e8011ba1590324753789e126264}{IS\+\_\+\+ADC\+\_\+\+TRIGGERED\+\_\+\+OVERSAMPLING\+\_\+\+MODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC oversampling triggered mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_gaf96e55ba1b9bc0f282091ad587430934}{IS\+\_\+\+ADC\+\_\+\+REGOVERSAMPLING\+\_\+\+MODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verify the ADC oversampling regular conversion resumed or continued mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga48a07a2ad9a69eb76eb71a47f3cdb381}{IS\+\_\+\+ADC\+\_\+\+DFSDMCFG\+\_\+\+MODE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(SET)
\begin{DoxyCompactList}\small\item\em Verify the DFSDM mode configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ex___private___macro__internal___h_a_l__driver_ga455cfd3f82925159af65de3f50dab4e9}{ADC\+\_\+\+CFGR\+\_\+\+DFSDM}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(0x0\+UL)
\begin{DoxyCompactList}\small\item\em Return the DFSDM configuration mode. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Calibration\+\_\+\+Start} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Single\+Diff)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Calibration\+\_\+\+Get\+Value} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Single\+Diff)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Calibration\+\_\+\+Set\+Value} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Single\+Diff, uint32\+\_\+t Calibration\+Factor)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Poll\+For\+Conversion} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Get\+Value} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Injected\+Rank)
\item 
void {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Conv\+Cplt\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Queue\+Overflow\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Level\+Out\+Of\+Window2\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Level\+Out\+Of\+Window3\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+End\+Of\+Sampling\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Regular\+Stop} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Regular\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Regular\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Config\+Channel} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}} $\ast$s\+Config\+Injected)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Enable\+Injected\+Queue} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Disable\+Injected\+Queue} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Disable\+Voltage\+Regulator} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADCEx\+\_\+\+Enter\+ADCDeep\+Power\+Down\+Mode} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of ADC HAL extended module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 