/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [13:0] _09_;
  wire [6:0] _10_;
  wire [6:0] _11_;
  wire [10:0] _12_;
  wire [16:0] _13_;
  wire [14:0] _14_;
  wire [14:0] _15_;
  wire [12:0] _16_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [40:0] celloutsig_0_27z;
  wire [33:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [22:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire [15:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [27:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [4:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [18:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire [11:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [13:0] celloutsig_0_72z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_12z | celloutsig_0_3z[2]);
  assign celloutsig_0_36z = ~(celloutsig_0_28z[25] | celloutsig_0_30z[2]);
  assign celloutsig_0_40z = ~(_00_ | celloutsig_0_9z[2]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[0] | in_data[129]);
  assign celloutsig_1_19z = ~(celloutsig_1_7z[1] | celloutsig_1_10z[1]);
  assign celloutsig_0_13z = ~(celloutsig_0_8z | celloutsig_0_11z[4]);
  assign celloutsig_0_15z = ~(celloutsig_0_5z[9] | celloutsig_0_13z);
  assign celloutsig_0_24z = ~(celloutsig_0_7z[1] | celloutsig_0_10z);
  assign celloutsig_0_25z = ~(celloutsig_0_11z[0] | celloutsig_0_22z);
  assign celloutsig_0_34z = ~((in_data[87] | celloutsig_0_33z) & (celloutsig_0_13z | celloutsig_0_21z));
  assign celloutsig_0_4z = ~((in_data[36] | _03_) & (_04_ | _03_));
  assign celloutsig_0_42z = ~((celloutsig_0_25z | celloutsig_0_0z[4]) & (_01_ | in_data[5]));
  assign celloutsig_0_43z = ~((celloutsig_0_22z | celloutsig_0_0z[4]) & (celloutsig_0_41z[1] | celloutsig_0_20z[2]));
  assign celloutsig_0_44z = ~((celloutsig_0_33z | celloutsig_0_10z) & (celloutsig_0_42z | _02_));
  assign celloutsig_0_71z = ~((_06_ | _07_) & (celloutsig_0_28z[0] | celloutsig_0_22z));
  assign celloutsig_1_2z = ~((in_data[127] | celloutsig_1_1z) & (celloutsig_1_0z[3] | in_data[119]));
  assign celloutsig_1_6z = ~((celloutsig_1_0z[0] | in_data[185]) & (celloutsig_1_4z[9] | celloutsig_1_1z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z | celloutsig_0_5z[0]) & (celloutsig_0_4z | celloutsig_0_2z[3]));
  assign celloutsig_0_10z = ~((celloutsig_0_2z[21] | celloutsig_0_9z[3]) & (celloutsig_0_3z[3] | in_data[54]));
  assign celloutsig_0_12z = ~((celloutsig_0_9z[1] | celloutsig_0_10z) & (celloutsig_0_11z[0] | celloutsig_0_7z[0]));
  assign celloutsig_0_14z = ~((celloutsig_0_10z | celloutsig_0_3z[3]) & (celloutsig_0_3z[0] | celloutsig_0_7z[1]));
  assign celloutsig_0_16z = ~((celloutsig_0_11z[0] | celloutsig_0_14z) & (celloutsig_0_7z[1] | celloutsig_0_4z));
  assign celloutsig_0_19z = ~((_08_ | _04_) & (celloutsig_0_7z[2] | in_data[19]));
  assign celloutsig_0_21z = ~((celloutsig_0_0z[0] | celloutsig_0_2z[16]) & (celloutsig_0_7z[2] | celloutsig_0_16z));
  assign celloutsig_0_27z = { in_data[70:32], celloutsig_0_19z, celloutsig_0_26z } + { in_data[25:9], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_21z };
  assign celloutsig_0_35z = { celloutsig_0_20z[2], celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_14z } + celloutsig_0_27z[39:34];
  assign celloutsig_0_5z = in_data[85:67] + { in_data[59:45], celloutsig_0_3z };
  assign celloutsig_0_72z = { _09_[13:11], _00_, _09_[9:7], celloutsig_0_52z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_19z } + { celloutsig_0_45z, celloutsig_0_66z, celloutsig_0_22z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z } + celloutsig_0_3z[2:0];
  assign celloutsig_1_5z = { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } + { in_data[135:119], celloutsig_1_3z };
  assign celloutsig_1_18z = _10_ + { _11_[6:5], _10_[6:2] };
  assign celloutsig_0_11z = { celloutsig_0_0z[4:1], celloutsig_0_10z } + { celloutsig_0_0z[1], celloutsig_0_3z };
  reg [10:0] _49_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _49_ <= 11'h000;
    else _49_ <= { celloutsig_0_2z[21:14], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_16z };
  assign { _12_[10:2], _05_, _02_ } = _49_;
  reg [16:0] _50_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _50_ <= 17'h00000;
    else _50_ <= { celloutsig_0_27z[10:1], celloutsig_0_3z, celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_34z };
  assign { _13_[16:15], _09_[13:11], _00_, _09_[9:7], _13_[7:1], _07_ } = _50_;
  reg [14:0] _51_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _51_ <= 15'h0000;
    else _51_ <= { celloutsig_0_51z[17:9], celloutsig_0_44z, celloutsig_0_40z, _14_[3], _01_, _14_[1], celloutsig_0_22z };
  assign { _15_[14], _06_, _15_[12:0] } = _51_;
  reg [12:0] _52_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _52_ <= 13'h0000;
    else _52_ <= in_data[181:169];
  assign { _16_[12:9], _11_[6:5], _10_ } = _52_;
  reg [2:0] _53_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _53_ <= 3'h0;
    else _53_ <= celloutsig_0_0z[3:1];
  assign { _03_, _04_, _08_ } = _53_;
  reg [2:0] _54_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _54_ <= 3'h0;
    else _54_ <= in_data[85:83];
  assign { _14_[3], _01_, _14_[1] } = _54_;
  assign celloutsig_0_29z = { celloutsig_0_27z[7:4], _03_, _04_, _08_, celloutsig_0_19z, celloutsig_0_10z } || { _04_, _08_, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_45z = { celloutsig_0_35z[5:4], _14_[3], _01_, _14_[1] } || { celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_52z = { celloutsig_0_3z[3:1], celloutsig_0_31z } || { celloutsig_0_35z[4:0], celloutsig_0_19z };
  assign celloutsig_0_55z = { _12_[8:2], _05_, _02_ } || { celloutsig_0_46z, _03_, _04_, _08_, celloutsig_0_4z, celloutsig_0_45z, celloutsig_0_44z };
  assign celloutsig_0_6z = celloutsig_0_2z[15:7] || celloutsig_0_5z[18:10];
  assign celloutsig_1_3z = { in_data[157:151], celloutsig_1_2z } || in_data[184:177];
  assign celloutsig_0_17z = { celloutsig_0_5z[15:9], celloutsig_0_13z, celloutsig_0_13z, _03_, _04_, _08_, celloutsig_0_13z } || { _04_, _08_, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_22z = celloutsig_0_2z[19:2] || { in_data[61:53], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_23z = celloutsig_0_2z[19:16] || { _14_[3], _01_, _14_[1], celloutsig_0_6z };
  assign celloutsig_0_26z = celloutsig_0_9z[2:0] || { celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_23z };
  assign celloutsig_0_28z = { celloutsig_0_2z[12:2], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_19z } << { celloutsig_0_27z[37:5], celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_5z[16:8] << { celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_17z } << celloutsig_0_7z;
  assign celloutsig_0_3z = celloutsig_0_0z[3:0] << in_data[64:61];
  assign celloutsig_0_37z = { in_data[18:13], celloutsig_0_3z } << { celloutsig_0_3z[3], celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_36z, celloutsig_0_34z };
  assign celloutsig_0_46z = { celloutsig_0_4z, celloutsig_0_36z, celloutsig_0_45z } << celloutsig_0_30z[3:1];
  assign celloutsig_0_48z = { celloutsig_0_28z[24:11], celloutsig_0_25z, celloutsig_0_16z } << { celloutsig_0_5z[17:6], celloutsig_0_42z, celloutsig_0_31z };
  assign celloutsig_0_51z = { celloutsig_0_37z[1:0], celloutsig_0_48z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_41z, celloutsig_0_36z, celloutsig_0_12z, _14_[3], _01_, _14_[1] } << { celloutsig_0_5z[9:2], celloutsig_0_5z, celloutsig_0_33z };
  assign celloutsig_0_53z = { celloutsig_0_0z[2], celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_45z, celloutsig_0_33z } << celloutsig_0_37z[7:3];
  assign celloutsig_1_7z = { celloutsig_1_5z[14:11], celloutsig_1_3z } << celloutsig_1_4z[5:1];
  assign celloutsig_1_10z = { celloutsig_1_8z[8:5], celloutsig_1_6z, celloutsig_1_2z } << { celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_20z = celloutsig_0_11z[4:2] << celloutsig_0_3z[3:1];
  assign celloutsig_0_2z = in_data[38:16] << { in_data[26:7], _03_, _04_, _08_ };
  assign celloutsig_0_0z = in_data[45:40] <<< in_data[15:10];
  assign celloutsig_0_41z = celloutsig_0_28z[19:17] <<< { celloutsig_0_30z[2], celloutsig_0_33z, celloutsig_0_29z };
  assign celloutsig_0_61z = { celloutsig_0_2z[8:7], celloutsig_0_55z, celloutsig_0_43z } <<< { celloutsig_0_53z[4], celloutsig_0_8z, celloutsig_0_42z, celloutsig_0_23z };
  assign celloutsig_0_66z = { celloutsig_0_28z[28:26], celloutsig_0_53z, celloutsig_0_61z } <<< { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_37z };
  assign celloutsig_1_0z = in_data[105:102] <<< in_data[103:100];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } <<< { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z[17:2], celloutsig_1_6z } <<< { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_9z = { in_data[85:82], celloutsig_0_8z } <<< { celloutsig_0_5z[17], celloutsig_0_7z, celloutsig_0_6z };
  assign { _09_[10], _09_[6:0] } = { _00_, celloutsig_0_52z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_19z };
  assign _11_[4:0] = _10_[6:2];
  assign _12_[1:0] = { _05_, _02_ };
  assign { _13_[14:8], _13_[0] } = { _09_[13:11], _00_, _09_[9:7], _07_ };
  assign { _14_[14:4], _14_[2], _14_[0] } = { celloutsig_0_51z[17:9], celloutsig_0_44z, celloutsig_0_40z, _01_, celloutsig_0_22z };
  assign _15_[13] = _06_;
  assign _16_[8:0] = { _11_[6:5], _10_ };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
