// Seed: 1030821150
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  input id_12;
  input id_11;
  input id_10;
  inout id_9;
  inout id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_5 = 1;
  logic id_13;
  assign id_4 = 1;
  type_16(
      1, id_9, 1
  );
  assign id_7 = 1;
  assign id_9 = id_10;
  logic id_14;
  assign id_8 = 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1
);
endmodule
