<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\lscc\diamond\2.1\synpbase\lib\vlog\umr_capim.v:438:58:438:69:@W:CS141:@XP_MSG">umr_capim.v(438)</a><!@TM:0> | Unrecognized synthesis directive mustconnect</font>
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="C:\lscc\diamond\2.1\synpbase\lib\vlog\umr_capim.v:441:62:441:73:@W:CS141:@XP_MSG">umr_capim.v(441)</a><!@TM:0> | Unrecognized synthesis directive mustconnect</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_mem.v:107:9:107:10:@W:CG781:@XP_MSG">acog_mem.v(107)</a><!@TM:0> | Undriven input DataInA on instance mem, tying to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_mem.v:31:11:31:14:@W:CG133:@XP_MSG">acog_mem.v(31)</a><!@TM:0> | No assignment to PAR</font>
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_if.v:8:7:8:14:@W:CG146:@XP_MSG">acog_if.v(8)</a><!@TM:0> | Creating black box for empty module acog_if</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_id.v:117:0:117:7:@W:CG532:@XP_MSG">acog_id.v(117)</a><!@TM:0> | Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_id.v:51:2:51:6:@W:CL118:@XP_MSG">acog_id.v(51)</a><!@TM:0> | Latch generated from always block for signal execute; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_wback.v:71:0:71:7:@W:CG532:@XP_MSG">acog_wback.v(71)</a><!@TM:0> | Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_alu.v:22:57:22:62:@W:CG360:@XP_MSG">acog_alu.v(22)</a><!@TM:0> | No assignment to wire q_rev</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_alu.v:23:21:23:26:@W:CG360:@XP_MSG">acog_alu.v(23)</a><!@TM:0> | No assignment to wire q_mux</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_alu.v:23:28:23:33:@W:CG360:@XP_MSG">acog_alu.v(23)</a><!@TM:0> | No assignment to wire q_sum</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog.v:116:9:116:12:@W:CG781:@XP_MSG">acog.v(116)</a><!@TM:0> | Undriven input flag_z_in on instance alu, tying to 0</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog.v:70:8:70:14:@W:CL168:@XP_MSG">acog.v(70)</a><!@TM:0> | Pruning instance ifetch -- not in use ...</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_alu.v:9:12:9:18:@W:CL159:@XP_MSG">acog_alu.v(9)</a><!@TM:0> | Input clk_in is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_alu.v:100:19:100:28:@W:CL246:@XP_MSG">acog_alu.v(100)</a><!@TM:0> | Input port bits 31 to 28 of opcode_in[31:0] are unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_alu.v:100:19:100:28:@W:CL246:@XP_MSG">acog_alu.v(100)</a><!@TM:0> | Input port bits 25 to 0 of opcode_in[31:0] are unused</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_alu.v:129:19:129:28:@W:CL247:@XP_MSG">acog_alu.v(129)</a><!@TM:0> | Input port bit 31 of opcode_in[31:0] is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_alu.v:129:19:129:28:@W:CL247:@XP_MSG">acog_alu.v(129)</a><!@TM:0> | Input port bit 29 of opcode_in[31:0] is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_alu.v:129:19:129:28:@W:CL246:@XP_MSG">acog_alu.v(129)</a><!@TM:0> | Input port bits 25 to 0 of opcode_in[31:0] are unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_wback.v:11:19:11:28:@W:CL246:@XP_MSG">acog_wback.v(11)</a><!@TM:0> | Input port bits 25 to 23 of opcode_in[31:0] are unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_wback.v:11:19:11:28:@W:CL246:@XP_MSG">acog_wback.v(11)</a><!@TM:0> | Input port bits 21 to 9 of opcode_in[31:0] are unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\02_Elektronik\033_AProp\01_Verilog\acog_wback.v:24:19:24:28:@W:CL246:@XP_MSG">acog_wback.v(24)</a><!@TM:0> | Input port bits 31 to 9 of s_data_in[31:0] are unused</font>


</pre></samp></body></html>
