<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project5GCD.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DFLIPFLOP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GCD_datapath_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GCDtestbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="GCDtestbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="GCDtestbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GCDtestbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="board.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="board.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="board.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="board.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="board.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="board.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="board.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="board.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="board.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="board.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="board.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="board.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="board.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="board.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="board.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="board.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="board.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="board.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="board.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="board.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="board.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="board.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="board.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="board_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="board_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="board_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="board_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="board_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="board_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="board_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="board_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="board_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="board_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="board_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="board_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lopa.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="lopa.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="lopa.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lopa_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lopa_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1646972319" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1646972319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974635" xil_pn:in_ck="1732796530364773994" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1646974635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="COMPARE.v"/>
      <outfile xil_pn:name="DFLIPFLOP.v"/>
      <outfile xil_pn:name="GCD4bit.v"/>
      <outfile xil_pn:name="GCDtestbench.v"/>
      <outfile xil_pn:name="GCDwrapper.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="SUB.v"/>
      <outfile xil_pn:name="board.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="debouncer.v"/>
    </transform>
    <transform xil_pn:end_ts="1646972602" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5529574901427183707" xil_pn:start_ts="1646972602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646972602" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4464081008857915747" xil_pn:start_ts="1646972602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974638" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3841952583306436779" xil_pn:start_ts="1646974638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974638" xil_pn:in_ck="1732796530364773994" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1646974638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="COMPARE.v"/>
      <outfile xil_pn:name="DFLIPFLOP.v"/>
      <outfile xil_pn:name="GCD4bit.v"/>
      <outfile xil_pn:name="GCDtestbench.v"/>
      <outfile xil_pn:name="GCDwrapper.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="SUB.v"/>
      <outfile xil_pn:name="board.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="debouncer.v"/>
    </transform>
    <transform xil_pn:end_ts="1646974641" xil_pn:in_ck="1732796530364773994" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8948277380505555337" xil_pn:start_ts="1646974638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="GCDtestbench_beh.prj"/>
      <outfile xil_pn:name="GCDtestbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1646974641" xil_pn:in_ck="-6269330041464994576" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4313363276860155956" xil_pn:start_ts="1646974641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="GCDtestbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1646974696" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1646974696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974696" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8465538077724400003" xil_pn:start_ts="1646974696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974696" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3841952583306436779" xil_pn:start_ts="1646974696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974696" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1646974696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974696" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3125321291657381953" xil_pn:start_ts="1646974696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974696" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756275229" xil_pn:start_ts="1646974696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974696" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6939619494004148383" xil_pn:start_ts="1646974696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974702" xil_pn:in_ck="-6478504473616121224" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3182610886813669628" xil_pn:start_ts="1646974696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="board.lso"/>
      <outfile xil_pn:name="board.ngc"/>
      <outfile xil_pn:name="board.ngr"/>
      <outfile xil_pn:name="board.prj"/>
      <outfile xil_pn:name="board.stx"/>
      <outfile xil_pn:name="board.syr"/>
      <outfile xil_pn:name="board.xst"/>
      <outfile xil_pn:name="board_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1646974702" xil_pn:in_ck="-7308661255893006495" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905373062122" xil_pn:start_ts="1646974702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974707" xil_pn:in_ck="-4911137336648040785" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4751795742737782826" xil_pn:start_ts="1646974702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="board.bld"/>
      <outfile xil_pn:name="board.ngd"/>
      <outfile xil_pn:name="board_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1646974715" xil_pn:in_ck="-4911137336648040784" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-8453867640889462296" xil_pn:start_ts="1646974707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="board.pcf"/>
      <outfile xil_pn:name="board_map.map"/>
      <outfile xil_pn:name="board_map.mrp"/>
      <outfile xil_pn:name="board_map.ncd"/>
      <outfile xil_pn:name="board_map.ngm"/>
      <outfile xil_pn:name="board_map.xrpt"/>
      <outfile xil_pn:name="board_summary.xml"/>
      <outfile xil_pn:name="board_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1646974727" xil_pn:in_ck="6498467569769653705" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1646974715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="board.ncd"/>
      <outfile xil_pn:name="board.pad"/>
      <outfile xil_pn:name="board.par"/>
      <outfile xil_pn:name="board.ptwx"/>
      <outfile xil_pn:name="board.unroutes"/>
      <outfile xil_pn:name="board.xpi"/>
      <outfile xil_pn:name="board_pad.csv"/>
      <outfile xil_pn:name="board_pad.txt"/>
      <outfile xil_pn:name="board_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1646974736" xil_pn:in_ck="142688545954219" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1646974727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="board.bgn"/>
      <outfile xil_pn:name="board.bit"/>
      <outfile xil_pn:name="board.drc"/>
      <outfile xil_pn:name="board.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1646974739" xil_pn:in_ck="142688545941365" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1646974736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646974727" xil_pn:in_ck="-4911137336648040916" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1646974723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="board.twr"/>
      <outfile xil_pn:name="board.twx"/>
    </transform>
  </transforms>

</generated_project>
