Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : APB_dft
Version: K-2015.06
Date   : Thu Oct 24 23:33:08 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/APB/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
APB_dft                                   1.189    5.816 4.87e+07    7.053 100.0
  u2 (slave2_WIDTH7_test_1)            5.37e-03    2.897 2.41e+07    2.927  41.5
  u1 (slave1_WIDTH7_test_1)            5.48e-03    2.898 2.41e+07    2.928  41.5
  u0 (masterAPB_WIDTH7_test_1)         3.56e-04 7.18e-03 2.00e+05 7.74e-03   0.1
  u1_rst_mux (scan_mux_1)                 0.597 6.42e-03 2.20e+04    0.604   8.6
  u0_clk_mux (scan_mux_0)                 0.580 6.24e-03 2.20e+04    0.587   8.3
1
