# //  ModelSim SE-64 10.6 Dec 13 2016Linux 3.10.0-1062.4.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i -t ps -wlf ./Catapult/axi_test.v4/scverify/rtl_v_msim/vsim.wlf -l ./Catapult/axi_test.v4/scverify/rtl_v_msim/sim.log -L ./Catapult/axi_test.v4/scverify/rtl_v_msim/mgc_hls -L ./Catapult/axi_test.v4/scverify/rtl_v_msim/work scverify_top_opt -do "do {./Catapult/axi_test.v4/scverify/rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 15:02:11 on Jan 23,2022
# Loading /tmp/yl7897@newnano.poly.edu_dpi_29712/linux_x86_64_gcc-5.3.0/STUB_SYMS_OF_systemc.so
# Loading /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrsum/Catapult/axi_test.v4/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/yl7897/NTT_Xilinx/Catapult/axi_test_arrsum/Catapult/axi_test.v4/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# Loading work.axi_test(fast)
# Loading work.axi_test_Xilinx_RAMS_BLOCK_DPRAM_RBW_DUAL_rwport_2_4_32_16_16_32_1_gen(fast)
# Loading work.axi_test_core(fast)
# Loading ./Catapult/axi_test.v4/scverify/rtl_v_msim/mgc_hls.ccs_out_v1(fast)
# Loading work.axi_test_core_run_rsci(fast)
# Loading ./Catapult/axi_test.v4/scverify/rtl_v_msim/mgc_hls.ccs_sync_in_wait_v1(fast)
# Loading work.axi_test_core_run_rsci_run_wait_ctrl(fast)
# Loading work.axi_test_core_run_rsci_run_wait_dp(fast)
# Loading work.axi_test_core_a_rsci_1(fast)
# Loading work.axi_test_core_a_rsci_1_a_rsc_wait_ctrl(fast)
# Loading work.axi_test_core_a_rsci_1_a_rsc_wait_dp(fast)
# Loading work.axi_test_core_complete_rsci(fast)
# Loading ./Catapult/axi_test.v4/scverify/rtl_v_msim/mgc_hls.ccs_sync_out_wait_v1(fast)
# Loading work.axi_test_core_complete_rsci_complete_wait_ctrl(fast)
# Loading work.axi_test_core_complete_rsci_complete_wait_dp(fast)
# Loading work.axi_test_core_a_rsc_triosy_obj(fast)
# Loading ./Catapult/axi_test.v4/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2(fast)
# Loading work.axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl(fast)
# Loading work.axi_test_core_arrsum_rsc_triosy_obj(fast)
# Loading work.axi_test_core_arrsum_rsc_triosy_obj_arrsum_rsc_triosy_wait_ctrl(fast)
# Loading work.axi_test_core_staller(fast)
# Loading work.axi_test_core_core_fsm(fast)
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/complete_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/arrsum_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_arrsum'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_arrsum'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_a'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_a'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_complete'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_complete'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_run'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_run'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./Catapult/axi_test.v4/scverify/rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './Catapult/axi_test.v4/scverify/ccs_wave_signals.dat'
# Populating WAVE window...
#                 DONE
# 0
# 
# stdin: <EOF>
run
# Info: scverify_top/user_tb: Testbench exited early or ran into deadlock
# 
# Checking results
# 'arrsum'
#    capture count        = 0
#    comparison count     = 0
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 0
#    Error: output 'arrsum' has no golden values to compare against
# 'complete'
#    capture count        = 0
#    comparison count     = 0
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 0
#    Warning: output 'complete' has no golden values to compare against
# 
# Error: Nothing to compare, all output capture counts are zero.
# Info: scverify_top/user_tb: Simulation FAILED @ 0 s
# Info: scverify_top/Monitor: runs with constant clock period 0 s
# Info: scverify_top/Monitor: Throughput: 1 transaction per 0 s
# Info: scverify_top/Monitor: No transactions completed.  Skipping latency and throughput reports
# End time: 15:02:16 on Jan 23,2022, Elapsed time: 0:00:05
# Errors: 0, Warnings: 10, Suppressed Warnings: 2
