<%
# =====================================================================
# Project:       QuestaSim waves
# Title:         cluster.template_wave_do
# Description:   QuestaSim waves of PULP cluster components.
#
# $Date:         18.1.2022
#
# Generator:     generate_ov_test
# ===================================================================== */
#
# Copyright (C) 2021 University of Modena and Reggio Emilia.
#
# Author: Gianluca Bellocchi, University of Modena and Reggio Emilia.
%>

<%
# =====================================================================
# Title:        vsim_waves_hwpe
# Type:         Template API
# Description:  HWPE components.
# =====================================================================
%>

<%def name="vsim_waves_hwpe()">\       

<%
# =====================================================================
# Description:  HWPE top.
# =====================================================================
%>

${vsim_waves_hwpe_top()} 

<%
# =====================================================================
# Description:  HWPE engine.
# =====================================================================
%>

${vsim_waves_hwpe_engine()}

<%
# =====================================================================
# Description:  HWPE kernel adapter.
# =====================================================================
%>

% if is_ap_ctrl_hs is True:
${vsim_waves_hwpe_kernel_adapter_xil_ap_ctrl_hs()}
% endif

% if is_mdc_dataflow is True:
${vsim_waves_hwpe_kernel_adapter_mdc_dataflow()}
% endif

<%
# =====================================================================
# Description:  HWPE kernel HLS.
# =====================================================================
%>

% if design_type is 'hls':
${vsim_waves_hwpe_kernel_HLS()}
% endif

<%
# =====================================================================
# Description:  HWPE streamer.
# =====================================================================
%>

${vsim_waves_hwpe_streamer()}
${vsim_waves_hwpe_streamer_source()}
${vsim_waves_hwpe_streamer_sink()}
${vsim_waves_hwpe_streamer_addressgen()}

<%
# =====================================================================
# Description:  HWPE controller.
# =====================================================================
%>

${vsim_waves_hwpe_ctrl()}
${vsim_waves_hwpe_ctrl_regfile()}
${vsim_waves_hwpe_ctrl_fsm()}
${vsim_waves_hwpe_ctrl_uloop()}

</%def>