

================================================================
== Vitis HLS Report for 'WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1'
================================================================
* Date:           Mon Nov 11 16:40:27 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                   |
    |   min   |         max         |    min    |     max     | min |         max         |                      Type                     |
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+
    |        2|  1152921504606846976|  20.000 ns|  1.2e+10 sec|    1|  1152921504606846976|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------------------+-----------+-------------+-----+---------------------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |                                                             |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        |                          Loop Name                          |   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +-------------------------------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1  |        0|  1152921504606846976|        72|          1|          1|  0 ~ 1152921504606846976|       yes|
        +-------------------------------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 1, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%m1m = alloca i32 1" [../kernel/Memory.cpp:374]   --->   Operation 75 'alloca' 'm1m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Memory.cpp:372]   --->   Operation 76 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 77 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%m0 = alloca i32 1" [../kernel/Memory.cpp:370]   --->   Operation 78 'alloca' 'm0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 79 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%n0 = alloca i32 1" [../kernel/Memory.cpp:368]   --->   Operation 80 'alloca' 'n0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 81 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%memory_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %memory_load"   --->   Operation 82 'read' 'memory_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%div_i1_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %div_i1"   --->   Operation 83 'read' 'div_i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty"   --->   Operation 84 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%size_n_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n_load"   --->   Operation 85 'read' 'size_n_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bound4_read = read i38 @_ssdm_op_Read.ap_auto.i38, i38 %bound4"   --->   Operation 86 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%bound17_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %bound17"   --->   Operation 87 'read' 'bound17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast = zext i28 %tmp"   --->   Operation 88 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%bound4_cast = zext i38 %bound4_read"   --->   Operation 89 'zext' 'bound4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_23, i32 0, i32 0, void @empty_24, i32 64, i32 0, void @empty_26, void @empty_13, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %cMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln0 = store i61 0, i61 %indvar_flatten35"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln368 = store i24 0, i24 %n0" [../kernel/Memory.cpp:368]   --->   Operation 93 'store' 'store_ln368' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln0 = store i39 0, i39 %indvar_flatten12"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln370 = store i24 0, i24 %m0" [../kernel/Memory.cpp:370]   --->   Operation 95 'store' 'store_ln370' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln372 = store i10 0, i10 %n1" [../kernel/Memory.cpp:372]   --->   Operation 97 'store' 'store_ln372' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln374 = store i6 0, i6 %m1m" [../kernel/Memory.cpp:374]   --->   Operation 98 'store' 'store_ln374' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln368 = br void %for.body14" [../kernel/Memory.cpp:368]   --->   Operation 99 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.03>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [../kernel/Memory.cpp:372]   --->   Operation 100 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i39 %indvar_flatten12" [../kernel/Memory.cpp:370]   --->   Operation 101 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i61 %indvar_flatten35" [../kernel/Memory.cpp:368]   --->   Operation 102 'load' 'indvar_flatten35_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.10ns)   --->   "%icmp_ln368 = icmp_eq  i61 %indvar_flatten35_load, i61 %bound17_read" [../kernel/Memory.cpp:368]   --->   Operation 103 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %for.inc34.loopexit, void %for.end36.loopexit.exitStub" [../kernel/Memory.cpp:368]   --->   Operation 104 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%m1m_load = load i6 %m1m" [../kernel/Memory.cpp:374]   --->   Operation 105 'load' 'm1m_load' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%n1_load = load i10 %n1"   --->   Operation 106 'load' 'n1_load' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.10ns)   --->   "%add_ln368 = add i61 %indvar_flatten35_load, i61 1" [../kernel/Memory.cpp:368]   --->   Operation 107 'add' 'add_ln368' <Predicate = (!icmp_ln368)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.95ns)   --->   "%icmp_ln370 = icmp_eq  i39 %indvar_flatten12_load, i39 %bound4_cast" [../kernel/Memory.cpp:370]   --->   Operation 108 'icmp' 'icmp_ln370' <Predicate = (!icmp_ln368)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.12ns)   --->   "%xor_ln368 = xor i1 %icmp_ln370, i1 1" [../kernel/Memory.cpp:368]   --->   Operation 109 'xor' 'xor_ln368' <Predicate = (!icmp_ln368)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.70ns)   --->   "%icmp_ln374 = icmp_eq  i6 %m1m_load, i6 32" [../kernel/Memory.cpp:374]   --->   Operation 110 'icmp' 'icmp_ln374' <Predicate = (!icmp_ln368)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln374_mid211)   --->   "%and_ln368 = and i1 %icmp_ln374, i1 %xor_ln368" [../kernel/Memory.cpp:368]   --->   Operation 111 'and' 'and_ln368' <Predicate = (!icmp_ln368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.78ns)   --->   "%icmp_ln372 = icmp_eq  i16 %indvar_flatten_load, i16 16384" [../kernel/Memory.cpp:372]   --->   Operation 112 'icmp' 'icmp_ln372' <Predicate = (!icmp_ln368)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns)   --->   "%and_ln368_1 = and i1 %icmp_ln372, i1 %xor_ln368" [../kernel/Memory.cpp:368]   --->   Operation 113 'and' 'and_ln368_1' <Predicate = (!icmp_ln368)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.12ns)   --->   "%empty_143 = or i1 %and_ln368_1, i1 %icmp_ln370" [../kernel/Memory.cpp:368]   --->   Operation 114 'or' 'empty_143' <Predicate = (!icmp_ln368)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.30ns)   --->   "%n1_mid26 = select i1 %empty_143, i10 0, i10 %n1_load" [../kernel/Memory.cpp:368]   --->   Operation 115 'select' 'n1_mid26' <Predicate = (!icmp_ln368)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln374_mid211)   --->   "%exitcond_flatten_not = xor i1 %icmp_ln372, i1 1" [../kernel/Memory.cpp:372]   --->   Operation 116 'xor' 'exitcond_flatten_not' <Predicate = (!icmp_ln368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln374_mid211)   --->   "%not_exitcond_flatten_mid234 = or i1 %icmp_ln370, i1 %exitcond_flatten_not" [../kernel/Memory.cpp:370]   --->   Operation 117 'or' 'not_exitcond_flatten_mid234' <Predicate = (!icmp_ln368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%icmp_ln374_mid211 = and i1 %and_ln368, i1 %not_exitcond_flatten_mid234" [../kernel/Memory.cpp:368]   --->   Operation 118 'and' 'icmp_ln374_mid211' <Predicate = (!icmp_ln368)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.72ns)   --->   "%add_ln372 = add i10 %n1_mid26, i10 1" [../kernel/Memory.cpp:372]   --->   Operation 119 'add' 'add_ln372' <Predicate = (!icmp_ln368)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node m1m_mid2)   --->   "%empty_144 = or i1 %icmp_ln374_mid211, i1 %and_ln368_1" [../kernel/Memory.cpp:368]   --->   Operation 120 'or' 'empty_144' <Predicate = (!icmp_ln368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node m1m_mid2)   --->   "%empty_145 = or i1 %empty_144, i1 %icmp_ln370" [../kernel/Memory.cpp:368]   --->   Operation 121 'or' 'empty_145' <Predicate = (!icmp_ln368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.29ns) (out node of the LUT)   --->   "%m1m_mid2 = select i1 %empty_145, i6 0, i6 %m1m_load" [../kernel/Memory.cpp:368]   --->   Operation 122 'select' 'm1m_mid2' <Predicate = (!icmp_ln368)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.30ns)   --->   "%select_ln372 = select i1 %icmp_ln374_mid211, i10 %add_ln372, i10 %n1_mid26" [../kernel/Memory.cpp:372]   --->   Operation 123 'select' 'select_ln372' <Predicate = (!icmp_ln368)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.70ns)   --->   "%add_ln374 = add i6 %m1m_mid2, i6 1" [../kernel/Memory.cpp:374]   --->   Operation 124 'add' 'add_ln374' <Predicate = (!icmp_ln368)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln372_1 = add i16 %indvar_flatten_load, i16 1" [../kernel/Memory.cpp:372]   --->   Operation 125 'add' 'add_ln372_1' <Predicate = (!icmp_ln368)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.24ns)   --->   "%select_ln372_1 = select i1 %empty_143, i16 1, i16 %add_ln372_1" [../kernel/Memory.cpp:372]   --->   Operation 126 'select' 'select_ln372_1' <Predicate = (!icmp_ln368)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.95ns)   --->   "%add_ln370_1 = add i39 %indvar_flatten12_load, i39 1" [../kernel/Memory.cpp:370]   --->   Operation 127 'add' 'add_ln370_1' <Predicate = (!icmp_ln368)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.22ns)   --->   "%select_ln370_1 = select i1 %icmp_ln370, i39 1, i39 %add_ln370_1" [../kernel/Memory.cpp:370]   --->   Operation 128 'select' 'select_ln370_1' <Predicate = (!icmp_ln368)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln368 = store i61 %add_ln368, i61 %indvar_flatten35" [../kernel/Memory.cpp:368]   --->   Operation 129 'store' 'store_ln368' <Predicate = (!icmp_ln368)> <Delay = 0.38>
ST_2 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln370 = store i39 %select_ln370_1, i39 %indvar_flatten12" [../kernel/Memory.cpp:370]   --->   Operation 130 'store' 'store_ln370' <Predicate = (!icmp_ln368)> <Delay = 0.38>
ST_2 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln372 = store i16 %select_ln372_1, i16 %indvar_flatten" [../kernel/Memory.cpp:372]   --->   Operation 131 'store' 'store_ln372' <Predicate = (!icmp_ln368)> <Delay = 0.38>
ST_2 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln372 = store i10 %select_ln372, i10 %n1" [../kernel/Memory.cpp:372]   --->   Operation 132 'store' 'store_ln372' <Predicate = (!icmp_ln368)> <Delay = 0.38>
ST_2 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln374 = store i6 %add_ln374, i6 %m1m" [../kernel/Memory.cpp:374]   --->   Operation 133 'store' 'store_ln374' <Predicate = (!icmp_ln368)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 7.27>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%m0_load = load i24 %m0" [../kernel/Memory.cpp:368]   --->   Operation 134 'load' 'm0_load' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%n0_load = load i24 %n0" [../kernel/Memory.cpp:368]   --->   Operation 135 'load' 'n0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.36ns)   --->   "%select_ln368 = select i1 %icmp_ln370, i24 0, i24 %m0_load" [../kernel/Memory.cpp:368]   --->   Operation 136 'select' 'select_ln368' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.83ns)   --->   "%add_ln368_1 = add i24 %n0_load, i24 1" [../kernel/Memory.cpp:368]   --->   Operation 137 'add' 'add_ln368_1' <Predicate = (icmp_ln370)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.36ns)   --->   "%select_ln368_1 = select i1 %icmp_ln370, i24 %add_ln368_1, i24 %n0_load" [../kernel/Memory.cpp:368]   --->   Operation 138 'select' 'select_ln368_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.83ns)   --->   "%add_ln370 = add i24 %select_ln368, i24 1" [../kernel/Memory.cpp:370]   --->   Operation 139 'add' 'add_ln370' <Predicate = (and_ln368_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.36ns)   --->   "%select_ln370 = select i1 %and_ln368_1, i24 %add_ln370, i24 %select_ln368" [../kernel/Memory.cpp:370]   --->   Operation 140 'select' 'select_ln370' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%empty_146 = trunc i24 %select_ln368_1" [../kernel/Memory.cpp:368]   --->   Operation 141 'trunc' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %empty_146, i9 0" [../kernel/Memory.cpp:368]   --->   Operation 142 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%empty_147 = trunc i24 %select_ln370" [../kernel/Memory.cpp:370]   --->   Operation 143 'trunc' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%mul1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i23.i5, i23 %empty_147, i5 0" [../kernel/Memory.cpp:370]   --->   Operation 144 'bitconcatenate' 'mul1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln372 = zext i10 %select_ln372" [../kernel/Memory.cpp:372]   --->   Operation 145 'zext' 'zext_ln372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.88ns)   --->   "%add = add i32 %mul, i32 %zext_ln372" [../kernel/Memory.cpp:368]   --->   Operation 146 'add' 'add' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.88ns)   --->   "%cmp18 = icmp_ult  i32 %add, i32 %size_n_load_read" [../kernel/Memory.cpp:368]   --->   Operation 147 'icmp' 'cmp18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (3.17ns)   --->   "%mul3_i = mul i32 %add, i32 %p_cast" [../kernel/Memory.cpp:368]   --->   Operation 148 'mul' 'mul3_i' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln374 = zext i6 %m1m_mid2" [../kernel/Memory.cpp:374]   --->   Operation 149 'zext' 'zext_ln374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %cmp18, void %for.inc, void %land.lhs.true" [../kernel/Memory.cpp:378]   --->   Operation 150 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.85ns)   --->   "%add_ln379 = add i28 %mul1, i28 %zext_ln374" [../kernel/Memory.cpp:379]   --->   Operation 151 'add' 'add_ln379' <Predicate = (cmp18)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.85ns)   --->   "%icmp_ln379 = icmp_ult  i28 %add_ln379, i28 %div_i1_read" [../kernel/Memory.cpp:379]   --->   Operation 152 'icmp' 'icmp_ln379' <Predicate = (cmp18)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln379, void %for.inc, void %if.then" [../kernel/Memory.cpp:378]   --->   Operation 153 'br' 'br_ln378' <Predicate = (cmp18)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i28 %add_ln379" [../kernel/Memory.cpp:50->../kernel/Memory.cpp:380]   --->   Operation 154 'zext' 'zext_ln50' <Predicate = (cmp18 & icmp_ln379)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.88ns)   --->   "%add_ln50 = add i32 %mul3_i, i32 %zext_ln50" [../kernel/Memory.cpp:50->../kernel/Memory.cpp:380]   --->   Operation 155 'add' 'add_ln50' <Predicate = (cmp18 & icmp_ln379)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %add_ln50, i6 0" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 156 'bitconcatenate' 'shl_ln' <Predicate = (cmp18 & icmp_ln379)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i38 %shl_ln" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 157 'zext' 'zext_ln150' <Predicate = (cmp18 & icmp_ln379)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.14ns)   --->   "%add_ln150 = add i64 %memory_load_read, i64 %zext_ln150" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 158 'add' 'add_ln150' <Predicate = (cmp18 & icmp_ln379)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln150, i32 6, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 159 'partselect' 'trunc_ln1' <Predicate = (cmp18 & icmp_ln379)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.38ns)   --->   "%store_ln368 = store i24 %select_ln368_1, i24 %n0" [../kernel/Memory.cpp:368]   --->   Operation 160 'store' 'store_ln368' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 161 [1/1] (0.38ns)   --->   "%store_ln370 = store i24 %select_ln370, i24 %m0" [../kernel/Memory.cpp:370]   --->   Operation 161 'store' 'store_ln370' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln374 = br void %for.body14" [../kernel/Memory.cpp:374]   --->   Operation 162 'br' 'br_ln374' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_str"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1152921504606846976, i64 288230376151711744"   --->   Operation 164 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln375 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:375]   --->   Operation 165 'specpipeline' 'specpipeline_ln375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (1.18ns)   --->   "%val = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %cMemory" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:377]   --->   Operation 166 'read' 'val' <Predicate = true> <Delay = 1.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i58 %trunc_ln1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 167 'sext' 'sext_ln150' <Predicate = (cmp18 & icmp_ln379)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i512 %gmem2, i64 %sext_ln150" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 168 'getelementptr' 'gmem2_addr' <Predicate = (cmp18 & icmp_ln379)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i512P1A, i512 %gmem2_addr, i64 1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 169 'writereq' 'gmem2_addr_req' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 170 [1/1] (7.30ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.m_axi.i512P1A, i512 %gmem2_addr, i512 %val, i64 18446744073709551615" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 170 'write' 'write_ln150' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 171 [68/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 171 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 172 [67/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 172 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 173 [66/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 173 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 174 [65/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 174 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 175 [64/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 175 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 176 [63/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 176 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 177 [62/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 177 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 178 [61/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 178 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 179 [60/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 179 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 180 [59/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 180 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 181 [58/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 181 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 182 [57/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 182 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 183 [56/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 183 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 184 [55/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 184 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 185 [54/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 185 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 186 [53/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 186 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 187 [52/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 187 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 188 [51/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 188 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 189 [50/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 189 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 190 [49/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 190 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 191 [48/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 191 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 192 [47/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 192 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 193 [46/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 193 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 194 [45/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 194 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 195 [44/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 195 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 196 [43/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 196 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 197 [42/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 197 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 198 [41/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 198 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 199 [40/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 199 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 200 [39/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 200 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 201 [38/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 201 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 202 [37/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 202 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 203 [36/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 203 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 204 [35/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 204 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 205 [34/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 205 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 206 [33/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 206 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 207 [32/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 207 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 208 [31/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 208 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 209 [30/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 209 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 210 [29/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 210 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 211 [28/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 211 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 212 [27/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 212 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 213 [26/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 213 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 214 [25/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 214 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 215 [24/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 215 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 216 [23/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 216 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 217 [22/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 217 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 218 [21/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 218 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 219 [20/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 219 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 220 [19/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 220 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 221 [18/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 221 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 222 [17/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 222 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 223 [16/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 223 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 224 [15/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 224 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 225 [14/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 225 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 226 [13/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 226 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 227 [12/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 227 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 228 [11/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 228 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 229 [10/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 229 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 230 [9/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 230 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 231 [8/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 231 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 232 [7/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 232 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 233 [6/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 233 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 234 [5/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 234 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 235 [4/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 235 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 236 [3/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 236 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 237 [2/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 237 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 240 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 240 'ret' 'ret_ln0' <Predicate = (icmp_ln368)> <Delay = 0.38>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 238 [1/68] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem2_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380]   --->   Operation 238 'writeresp' 'gmem2_addr_resp' <Predicate = (cmp18 & icmp_ln379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln381 = br void %for.inc" [../kernel/Memory.cpp:381]   --->   Operation 239 'br' 'br_ln381' <Predicate = (cmp18 & icmp_ln379)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 61 bit ('indvar_flatten35') [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten35' [26]  (0.387 ns)

 <State 2>: 3.037ns
The critical path consists of the following:
	'load' operation 39 bit ('indvar_flatten12_load', ../kernel/Memory.cpp:370) on local variable 'indvar_flatten12' [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln370', ../kernel/Memory.cpp:370) [48]  (0.954 ns)
	'xor' operation 1 bit ('xor_ln368', ../kernel/Memory.cpp:368) [50]  (0.122 ns)
	'and' operation 1 bit ('and_ln368_1', ../kernel/Memory.cpp:368) [54]  (0.122 ns)
	'or' operation 1 bit ('empty_143', ../kernel/Memory.cpp:368) [58]  (0.122 ns)
	'select' operation 10 bit ('n1_mid26', ../kernel/Memory.cpp:368) [59]  (0.303 ns)
	'add' operation 10 bit ('add_ln372', ../kernel/Memory.cpp:372) [64]  (0.725 ns)
	'select' operation 10 bit ('select_ln372', ../kernel/Memory.cpp:372) [68]  (0.303 ns)
	'store' operation 0 bit ('store_ln372', ../kernel/Memory.cpp:372) of variable 'select_ln372', ../kernel/Memory.cpp:372 on local variable 'n1', ../kernel/Memory.cpp:372 [109]  (0.387 ns)

 <State 3>: 7.272ns
The critical path consists of the following:
	'load' operation 24 bit ('n0_load', ../kernel/Memory.cpp:368) on local variable 'n0', ../kernel/Memory.cpp:368 [44]  (0.000 ns)
	'add' operation 24 bit ('add_ln368_1', ../kernel/Memory.cpp:368) [55]  (0.833 ns)
	'select' operation 24 bit ('select_ln368_1', ../kernel/Memory.cpp:368) [56]  (0.362 ns)
	'add' operation 32 bit ('add', ../kernel/Memory.cpp:368) [74]  (0.880 ns)
	'mul' operation 32 bit ('mul3_i', ../kernel/Memory.cpp:368) [76]  (3.170 ns)
	'add' operation 32 bit ('add_ln50', ../kernel/Memory.cpp:50->../kernel/Memory.cpp:380) [87]  (0.880 ns)
	'add' operation 64 bit ('add_ln150', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [90]  (1.147 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem2_addr', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [93]  (0.000 ns)
	bus request operation ('gmem2_addr_req', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [94]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln150', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [95]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_resp', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) on port 'gmem2' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:380) [96]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
