#include "6756.dtsi"

/ {
	model="ET8PRO";

	memory_controller {
		memcfg = <(BP_DDR_TYPE_DDR4       | \
			/* CUSTOM speed 1026MHz */
			BP_DDR_SPEED_CUSTOM_1         | \
			BP_DDR_TOTAL_SIZE_512MB       | \
			BP_DDR_DEVICE_WIDTH_16        | \
			BP_DDR_TOTAL_WIDTH_16BIT      | \
			BP_DDR_TEMP_EXTENDED_ASR      | \
			BP_DDR_6756_DEFAULT)>;
	};

	switch_sf2_ext:0 {
	};
};

&sysport {
    ethsw_ext = <&switch_sf2_ext>;
};


&mdio_sf2 {
	phy_ge:8 {
		status = "okay";
	};

	phy_m2m:m2m {
		compatible = "brcm,bcaphy";
		phy-type = "MAC2MAC";
		reg = <1>;
		status = "okay";
		phy-extswitch;
	};

	/* PHYs on external SF2 switch */
	sf2_gphy0:0 {
		compatible = "brcm,bcaphy";
		phy-type = "EGPHY";
		reg = <0>;
		status = "okay";
	};
	sf2_gphy1:1 {
		compatible = "brcm,bcaphy";
		phy-type = "EGPHY";
		reg = <1>;
		status = "okay";
	};

	phy_cascade0:cascade0 {
		reg = <28>;
		status = "okay";
	};
	phy_serdes0:serdes0 {
		phy-handle = <&phy_cascade0>;
		status = "okay";
	};
};

&switch_sf2_ext {                       /* linux: external sf2 */
	unit = <1>;
	sw-type = "SF2_SW";

	compatible = "brcm,bcmbca-extsw";
	reg-names ="parent-rgmii-ctrl",
	           "parent-gpio-pad-ctrl";
	reg = <0x804800ec 0x44>,
	      <0xff800500 0x78>;
	switch-reset = <&gpioc 10 GPIO_ACTIVE_LOW>;

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		sf2_port0@0 {
			phy-handle = <&sf2_gphy0>;
			reg = <0>;
			mac-type = "SF2MAC";
			phy-mode = "gmii";
			gmii-direct;
			status = "okay";
		};
		sf2_port1@1 {
			phy-handle = <&sf2_gphy1>;
			reg = <1>;
			mac-type = "SF2MAC";
			phy-mode = "gmii";
			gmii-direct;
			status = "okay";
		};
		sf2_port8@8 {
			management;                     /* sf2_ext.p8 <--> root.p1 */
			reg = <8>;
			mac-type = "SF2MAC";
			shrink-ipg;
			phy-mode = "gmii";
			gmii-direct;
			status = "okay";
		};
	};
};

&switch0 {
    pinctrl-names = "default", "rgmii";
    pinctrl-0 = <&a_rgmii_mdc_pin_68 &a_rgmii_mdio_pin_69 &rgmii_pins>;
    pinctrl-1 = <&rgmii_pins>;
 
	ports {
		port0@0 {
            phy-handle = <&phy_ge>;
			status = "okay";
			label = "eth3";
		};
		port1@1 {
			phy-handle = <&phy_m2m>;
			mii-pinctrl-state = "rgmii";
			phy-mode = "rgmii";
			rgmii-3p3v;
			rx-delay;
			tx-delay;
			link = <&switch_sf2_ext>;           /* root.p1 <--> sf2_ext.p8 */
			shrink-ipg;
			status = "okay";
		};
		port5@5 {
			phy-handle = <&phy_serdes0>;
			status = "okay";
			label = "eth0";
		};
	};
};

&led_ctrl {
    status="okay";

	led0:sw_led_14 {
		active_low;
		pinctrl-0=<&a_per_led_14_pin_14>;
        status = "okay";
        brightness = <0>;
	};
	led1:sw_led_15 {
		active_low;
		pinctrl-0=<&a_per_led_15_pin_15>;
        status = "okay";
        brightness = <0>;
	};
	led2:sw_led_16 {
		active_low;
		pinctrl-0=<&a_per_led_16_pin_16>;
        status = "okay";
        brightness = <0>;
	};
	led3:sw_led_29 {
		active_low;
		pinctrl-0=<&a_per_led_29_pin_29>;
        status = "okay";
        brightness = <0>;
	};
};

&usb_ctrl {
    pinctrl-names="default";
    pinctrl-0 = <&usb0_pwr_pins &usb1_pwr_pins>;
    status = "okay";
    xhci-enable;
};

&usb0_xhci {
    status = "okay";
};

&usb0_ehci {
    status = "okay";
};

&usb1_ehci {
    status = "okay";
};

&usb0_ohci {
    status = "okay";
};

&usb1_ohci {
    status = "okay";
};
