Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Oct  2 17:11:40 2018
| Host         : VLSILAB-PLAT1 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_control_sets -verbose -file design_timer_wrapper_control_sets_placed.rpt
| Design       : design_timer_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    67 |
| Unused register locations in slices containing registers |   191 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             213 |           74 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             194 |           65 |
| Yes          | No                    | No                     |             474 |          104 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             224 |           87 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                           Enable Signal                                                                           |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                         |                1 |              1 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                         |                1 |              1 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                              |                1 |              2 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                          |                1 |              3 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                        | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]             |                2 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_timer_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                     | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                          | design_timer_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                    | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                2 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                2 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                    | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                2 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                               | design_timer_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                          |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                       | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                             |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | design_timer_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                              | design_timer_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                       |                2 |              4 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                1 |              6 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                     | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                2 |              6 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                        |                2 |              6 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                        | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                1 |              6 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_timer_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                       |                2 |              6 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                               | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                2 |              7 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                             |                2 |              7 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                             | design_timer_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                          |                3 |              8 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                             | design_timer_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                          |                3 |              9 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                              |                6 |             12 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                              |                3 |             12 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                              |                4 |             12 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                              |                3 |             12 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             13 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                              |                4 |             13 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                              |                2 |             14 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                              |                2 |             14 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                5 |             15 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                6 |             15 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                              |                3 |             16 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                6 |             17 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                5 |             17 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | design_timer_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             20 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                              |                7 |             21 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                              |                7 |             21 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                        | design_timer_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                             |               32 |             32 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                        | design_timer_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                          |               10 |             32 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                   | design_timer_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                          |                6 |             32 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                              |                9 |             34 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                              |                9 |             35 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                              |                8 |             35 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                              |                7 |             47 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                              |                9 |             47 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                              |                9 |             48 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                              |                8 |             48 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                              |               10 |             48 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                              |               10 |             48 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_timer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             56 |
|  design_timer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   |                                                                                                                                              |               75 |            214 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                    21 |
| 5      |                     1 |
| 6      |                     6 |
| 7      |                     2 |
| 8      |                     2 |
| 9      |                     1 |
| 12     |                     4 |
| 13     |                     2 |
| 14     |                     2 |
| 15     |                     2 |
| 16+    |                    20 |
+--------+-----------------------+


