<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Smc Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___s_m_c.html">Static Memory Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="component__smc_8h_source.html">component_smc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1758aff4efa091cd83814df62adb27d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a1758aff4efa091cd83814df62adb27d9">SMC_CFG</a></td></tr>
<tr class="memdesc:a1758aff4efa091cd83814df62adb27d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x000) SMC NFC Configuration Register  <a href="#a1758aff4efa091cd83814df62adb27d9">More...</a><br /></td></tr>
<tr class="separator:a1758aff4efa091cd83814df62adb27d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9965fc77f7afbc8f4afaf4f46ee645d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#ad9965fc77f7afbc8f4afaf4f46ee645d">SMC_CTRL</a></td></tr>
<tr class="memdesc:ad9965fc77f7afbc8f4afaf4f46ee645d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x004) SMC NFC Control Register  <a href="#ad9965fc77f7afbc8f4afaf4f46ee645d">More...</a><br /></td></tr>
<tr class="separator:ad9965fc77f7afbc8f4afaf4f46ee645d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794337782a095c3dded10f81ba62220c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a794337782a095c3dded10f81ba62220c">SMC_SR</a></td></tr>
<tr class="memdesc:a794337782a095c3dded10f81ba62220c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x008) SMC NFC Status Register  <a href="#a794337782a095c3dded10f81ba62220c">More...</a><br /></td></tr>
<tr class="separator:a794337782a095c3dded10f81ba62220c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9acf67bd757c007969535e5815a98272"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a9acf67bd757c007969535e5815a98272">SMC_IER</a></td></tr>
<tr class="memdesc:a9acf67bd757c007969535e5815a98272"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x00C) SMC NFC Interrupt Enable Register  <a href="#a9acf67bd757c007969535e5815a98272">More...</a><br /></td></tr>
<tr class="separator:a9acf67bd757c007969535e5815a98272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1d92efcf8fa02089bcef5b239d64a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a0c1d92efcf8fa02089bcef5b239d64a2">SMC_IDR</a></td></tr>
<tr class="memdesc:a0c1d92efcf8fa02089bcef5b239d64a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x010) SMC NFC Interrupt Disable Register  <a href="#a0c1d92efcf8fa02089bcef5b239d64a2">More...</a><br /></td></tr>
<tr class="separator:a0c1d92efcf8fa02089bcef5b239d64a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5b009b20d4f96a54e126d65100930a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#aae5b009b20d4f96a54e126d65100930a">SMC_IMR</a></td></tr>
<tr class="memdesc:aae5b009b20d4f96a54e126d65100930a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x014) SMC NFC Interrupt Mask Register  <a href="#aae5b009b20d4f96a54e126d65100930a">More...</a><br /></td></tr>
<tr class="separator:aae5b009b20d4f96a54e126d65100930a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6556cb591ae4bd77d97ff72f53d724fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a6556cb591ae4bd77d97ff72f53d724fa">SMC_ADDR</a></td></tr>
<tr class="memdesc:a6556cb591ae4bd77d97ff72f53d724fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x018) SMC NFC Address Cycle Zero Register  <a href="#a6556cb591ae4bd77d97ff72f53d724fa">More...</a><br /></td></tr>
<tr class="separator:a6556cb591ae4bd77d97ff72f53d724fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0c6e2467ea604d30a460624d9213c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a4d0c6e2467ea604d30a460624d9213c6">SMC_BANK</a></td></tr>
<tr class="memdesc:a4d0c6e2467ea604d30a460624d9213c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x01C) SMC Bank Address Register  <a href="#a4d0c6e2467ea604d30a460624d9213c6">More...</a><br /></td></tr>
<tr class="separator:a4d0c6e2467ea604d30a460624d9213c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fff6136f9dfde2de117c183c5e3464a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a1fff6136f9dfde2de117c183c5e3464a">SMC_ECC_CTRL</a></td></tr>
<tr class="memdesc:a1fff6136f9dfde2de117c183c5e3464a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x020) SMC ECC Control Register  <a href="#a1fff6136f9dfde2de117c183c5e3464a">More...</a><br /></td></tr>
<tr class="separator:a1fff6136f9dfde2de117c183c5e3464a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512627e6068d702e072bf6e2f86f2c90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a512627e6068d702e072bf6e2f86f2c90">SMC_ECC_MD</a></td></tr>
<tr class="memdesc:a512627e6068d702e072bf6e2f86f2c90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x024) SMC ECC Mode Register  <a href="#a512627e6068d702e072bf6e2f86f2c90">More...</a><br /></td></tr>
<tr class="separator:a512627e6068d702e072bf6e2f86f2c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2bba9b29ecc05d7c53c2ffa3e0028c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#abd2bba9b29ecc05d7c53c2ffa3e0028c">SMC_ECC_SR1</a></td></tr>
<tr class="memdesc:abd2bba9b29ecc05d7c53c2ffa3e0028c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x028) SMC ECC Status 1 Register  <a href="#abd2bba9b29ecc05d7c53c2ffa3e0028c">More...</a><br /></td></tr>
<tr class="separator:abd2bba9b29ecc05d7c53c2ffa3e0028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30f4dffaf80163777c1b23d78f43425"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#ad30f4dffaf80163777c1b23d78f43425">SMC_ECC_PR0</a></td></tr>
<tr class="memdesc:ad30f4dffaf80163777c1b23d78f43425"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x02C) SMC ECC Parity 0 Register  <a href="#ad30f4dffaf80163777c1b23d78f43425">More...</a><br /></td></tr>
<tr class="separator:ad30f4dffaf80163777c1b23d78f43425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66267cc48e3ff9ab017e28561b278d33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a66267cc48e3ff9ab017e28561b278d33">SMC_ECC_PR1</a></td></tr>
<tr class="memdesc:a66267cc48e3ff9ab017e28561b278d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x030) SMC ECC parity 1 Register  <a href="#a66267cc48e3ff9ab017e28561b278d33">More...</a><br /></td></tr>
<tr class="separator:a66267cc48e3ff9ab017e28561b278d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7b4b8d08745e05c44f9ebe96ccec25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#adc7b4b8d08745e05c44f9ebe96ccec25">SMC_ECC_SR2</a></td></tr>
<tr class="memdesc:adc7b4b8d08745e05c44f9ebe96ccec25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x034) SMC ECC status 2 Register  <a href="#adc7b4b8d08745e05c44f9ebe96ccec25">More...</a><br /></td></tr>
<tr class="separator:adc7b4b8d08745e05c44f9ebe96ccec25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6206beb6b98a84e933becf35633a1680"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a6206beb6b98a84e933becf35633a1680">SMC_ECC_PR2</a></td></tr>
<tr class="memdesc:a6206beb6b98a84e933becf35633a1680"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x038) SMC ECC parity 2 Register  <a href="#a6206beb6b98a84e933becf35633a1680">More...</a><br /></td></tr>
<tr class="separator:a6206beb6b98a84e933becf35633a1680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f74f9519a044a0fecfed833f8bf04f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a7f74f9519a044a0fecfed833f8bf04f1">SMC_ECC_PR3</a></td></tr>
<tr class="memdesc:a7f74f9519a044a0fecfed833f8bf04f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x03C) SMC ECC parity 3 Register  <a href="#a7f74f9519a044a0fecfed833f8bf04f1">More...</a><br /></td></tr>
<tr class="separator:a7f74f9519a044a0fecfed833f8bf04f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6697e8b083a64557c2c3099af40b8b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a6697e8b083a64557c2c3099af40b8b89">SMC_ECC_PR4</a></td></tr>
<tr class="memdesc:a6697e8b083a64557c2c3099af40b8b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x040) SMC ECC parity 4 Register  <a href="#a6697e8b083a64557c2c3099af40b8b89">More...</a><br /></td></tr>
<tr class="separator:a6697e8b083a64557c2c3099af40b8b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a276ae314283543538433f6f49d0f94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a8a276ae314283543538433f6f49d0f94">SMC_ECC_PR5</a></td></tr>
<tr class="memdesc:a8a276ae314283543538433f6f49d0f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x044) SMC ECC parity 5 Register  <a href="#a8a276ae314283543538433f6f49d0f94">More...</a><br /></td></tr>
<tr class="separator:a8a276ae314283543538433f6f49d0f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ce0fbc76ddebff22413d5d8c4112fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#ae8ce0fbc76ddebff22413d5d8c4112fb">SMC_ECC_PR6</a></td></tr>
<tr class="memdesc:ae8ce0fbc76ddebff22413d5d8c4112fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x048) SMC ECC parity 6 Register  <a href="#ae8ce0fbc76ddebff22413d5d8c4112fb">More...</a><br /></td></tr>
<tr class="separator:ae8ce0fbc76ddebff22413d5d8c4112fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c5070184e24c4716c665844bbdfeb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a99c5070184e24c4716c665844bbdfeb3">SMC_ECC_PR7</a></td></tr>
<tr class="memdesc:a99c5070184e24c4716c665844bbdfeb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x04C) SMC ECC parity 7 Register  <a href="#a99c5070184e24c4716c665844bbdfeb3">More...</a><br /></td></tr>
<tr class="separator:a99c5070184e24c4716c665844bbdfeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9cbd89c74745fd015957c096339128"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#abf9cbd89c74745fd015957c096339128">SMC_ECC_PR8</a></td></tr>
<tr class="memdesc:abf9cbd89c74745fd015957c096339128"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x050) SMC ECC parity 8 Register  <a href="#abf9cbd89c74745fd015957c096339128">More...</a><br /></td></tr>
<tr class="separator:abf9cbd89c74745fd015957c096339128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06e094d1cb3ad1c38657cbd3f79ff18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#ab06e094d1cb3ad1c38657cbd3f79ff18">SMC_ECC_PR9</a></td></tr>
<tr class="memdesc:ab06e094d1cb3ad1c38657cbd3f79ff18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x054) SMC ECC parity 9 Register  <a href="#ab06e094d1cb3ad1c38657cbd3f79ff18">More...</a><br /></td></tr>
<tr class="separator:ab06e094d1cb3ad1c38657cbd3f79ff18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609c86abf413b7784b93ca31819f8813"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a609c86abf413b7784b93ca31819f8813">SMC_ECC_PR10</a></td></tr>
<tr class="memdesc:a609c86abf413b7784b93ca31819f8813"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x058) SMC ECC parity 10 Register  <a href="#a609c86abf413b7784b93ca31819f8813">More...</a><br /></td></tr>
<tr class="separator:a609c86abf413b7784b93ca31819f8813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0732de4f0f89829f7ae5861fbefe8db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#ae0732de4f0f89829f7ae5861fbefe8db">SMC_ECC_PR11</a></td></tr>
<tr class="memdesc:ae0732de4f0f89829f7ae5861fbefe8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x05C) SMC ECC parity 11 Register  <a href="#ae0732de4f0f89829f7ae5861fbefe8db">More...</a><br /></td></tr>
<tr class="separator:ae0732de4f0f89829f7ae5861fbefe8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8271693f5b8fbd30e11301336c4d0355"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a8271693f5b8fbd30e11301336c4d0355">SMC_ECC_PR12</a></td></tr>
<tr class="memdesc:a8271693f5b8fbd30e11301336c4d0355"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x060) SMC ECC parity 12 Register  <a href="#a8271693f5b8fbd30e11301336c4d0355">More...</a><br /></td></tr>
<tr class="separator:a8271693f5b8fbd30e11301336c4d0355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9736d9cc2949247201545d5cd0e37b3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a9736d9cc2949247201545d5cd0e37b3e">SMC_ECC_PR13</a></td></tr>
<tr class="memdesc:a9736d9cc2949247201545d5cd0e37b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x064) SMC ECC parity 13 Register  <a href="#a9736d9cc2949247201545d5cd0e37b3e">More...</a><br /></td></tr>
<tr class="separator:a9736d9cc2949247201545d5cd0e37b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267b0b371413cc97494d93bd75a52d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a267b0b371413cc97494d93bd75a52d40">SMC_ECC_PR14</a></td></tr>
<tr class="memdesc:a267b0b371413cc97494d93bd75a52d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x068) SMC ECC parity 14 Register  <a href="#a267b0b371413cc97494d93bd75a52d40">More...</a><br /></td></tr>
<tr class="separator:a267b0b371413cc97494d93bd75a52d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e59a9538789c5da8b582f3483829de6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a0e59a9538789c5da8b582f3483829de6">SMC_ECC_PR15</a></td></tr>
<tr class="memdesc:a0e59a9538789c5da8b582f3483829de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x06C) SMC ECC parity 15 Register  <a href="#a0e59a9538789c5da8b582f3483829de6">More...</a><br /></td></tr>
<tr class="separator:a0e59a9538789c5da8b582f3483829de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546b02fefe0b4e923ac67f48db9b91df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_smc_cs__number.html">SmcCs_number</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a546b02fefe0b4e923ac67f48db9b91df">SMC_CS_NUMBER</a> [<a class="el" href="group___s_a_m3_x_a___s_m_c.html#ga365537e223971275e3101dcdac64ace2">SMCCS_NUMBER_NUMBER</a>]</td></tr>
<tr class="memdesc:a546b02fefe0b4e923ac67f48db9b91df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x70) CS_number = 0 .. 7  <a href="#a546b02fefe0b4e923ac67f48db9b91df">More...</a><br /></td></tr>
<tr class="separator:a546b02fefe0b4e923ac67f48db9b91df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc2bfb4042422a177f781d801ecbb57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a3cc2bfb4042422a177f781d801ecbb57">SMC_OCMS</a></td></tr>
<tr class="memdesc:a3cc2bfb4042422a177f781d801ecbb57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x110) SMC OCMS Register  <a href="#a3cc2bfb4042422a177f781d801ecbb57">More...</a><br /></td></tr>
<tr class="separator:a3cc2bfb4042422a177f781d801ecbb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410fb8bd6ee3b2b6fc72abb06666de0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a410fb8bd6ee3b2b6fc72abb06666de0f">SMC_KEY1</a></td></tr>
<tr class="memdesc:a410fb8bd6ee3b2b6fc72abb06666de0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x114) SMC OCMS KEY1 Register  <a href="#a410fb8bd6ee3b2b6fc72abb06666de0f">More...</a><br /></td></tr>
<tr class="separator:a410fb8bd6ee3b2b6fc72abb06666de0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81351bb5bf38034b5d73164e2352a72b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#a81351bb5bf38034b5d73164e2352a72b">SMC_KEY2</a></td></tr>
<tr class="memdesc:a81351bb5bf38034b5d73164e2352a72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x118) SMC OCMS KEY2 Register  <a href="#a81351bb5bf38034b5d73164e2352a72b">More...</a><br /></td></tr>
<tr class="separator:a81351bb5bf38034b5d73164e2352a72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86b1ca4b38538b788264d0ece4c2fc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#ab86b1ca4b38538b788264d0ece4c2fc1">Reserved1</a> [50]</td></tr>
<tr class="separator:ab86b1ca4b38538b788264d0ece4c2fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c11b2660930c581f40f5232946e728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#ab6c11b2660930c581f40f5232946e728">SMC_WPCR</a></td></tr>
<tr class="memdesc:ab6c11b2660930c581f40f5232946e728"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x1E4) Write Protection Control Register  <a href="#ab6c11b2660930c581f40f5232946e728">More...</a><br /></td></tr>
<tr class="separator:ab6c11b2660930c581f40f5232946e728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd982266aa45e545df0752bd566b4f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_smc.html#afbd982266aa45e545df0752bd566b4f4">SMC_WPSR</a></td></tr>
<tr class="memdesc:afbd982266aa45e545df0752bd566b4f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x1E8) Write Protection Status Register  <a href="#afbd982266aa45e545df0752bd566b4f4">More...</a><br /></td></tr>
<tr class="separator:afbd982266aa45e545df0752bd566b4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00055">55</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab86b1ca4b38538b788264d0ece4c2fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86b1ca4b38538b788264d0ece4c2fc1">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[50]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00088">88</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a6556cb591ae4bd77d97ff72f53d724fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6556cb591ae4bd77d97ff72f53d724fa">&#9670;&nbsp;</a></span>SMC_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SMC_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x018) SMC NFC Address Cycle Zero Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00062">62</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a4d0c6e2467ea604d30a460624d9213c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d0c6e2467ea604d30a460624d9213c6">&#9670;&nbsp;</a></span>SMC_BANK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SMC_BANK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x01C) SMC Bank Address Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00063">63</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a1758aff4efa091cd83814df62adb27d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1758aff4efa091cd83814df62adb27d9">&#9670;&nbsp;</a></span>SMC_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SMC_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x000) SMC NFC Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00056">56</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a546b02fefe0b4e923ac67f48db9b91df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a546b02fefe0b4e923ac67f48db9b91df">&#9670;&nbsp;</a></span>SMC_CS_NUMBER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_smc_cs__number.html">SmcCs_number</a> SMC_CS_NUMBER[<a class="el" href="group___s_a_m3_x_a___s_m_c.html#ga365537e223971275e3101dcdac64ace2">SMCCS_NUMBER_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x70) CS_number = 0 .. 7 </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00084">84</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="ad9965fc77f7afbc8f4afaf4f46ee645d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9965fc77f7afbc8f4afaf4f46ee645d">&#9670;&nbsp;</a></span>SMC_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SMC_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x004) SMC NFC Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00057">57</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a1fff6136f9dfde2de117c183c5e3464a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fff6136f9dfde2de117c183c5e3464a">&#9670;&nbsp;</a></span>SMC_ECC_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SMC_ECC_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x020) SMC ECC Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00064">64</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a512627e6068d702e072bf6e2f86f2c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512627e6068d702e072bf6e2f86f2c90">&#9670;&nbsp;</a></span>SMC_ECC_MD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SMC_ECC_MD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x024) SMC ECC Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00065">65</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="ad30f4dffaf80163777c1b23d78f43425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30f4dffaf80163777c1b23d78f43425">&#9670;&nbsp;</a></span>SMC_ECC_PR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x02C) SMC ECC Parity 0 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00067">67</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a66267cc48e3ff9ab017e28561b278d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66267cc48e3ff9ab017e28561b278d33">&#9670;&nbsp;</a></span>SMC_ECC_PR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x030) SMC ECC parity 1 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00068">68</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a609c86abf413b7784b93ca31819f8813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a609c86abf413b7784b93ca31819f8813">&#9670;&nbsp;</a></span>SMC_ECC_PR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x058) SMC ECC parity 10 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00078">78</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="ae0732de4f0f89829f7ae5861fbefe8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0732de4f0f89829f7ae5861fbefe8db">&#9670;&nbsp;</a></span>SMC_ECC_PR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x05C) SMC ECC parity 11 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00079">79</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a8271693f5b8fbd30e11301336c4d0355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8271693f5b8fbd30e11301336c4d0355">&#9670;&nbsp;</a></span>SMC_ECC_PR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x060) SMC ECC parity 12 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00080">80</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a9736d9cc2949247201545d5cd0e37b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9736d9cc2949247201545d5cd0e37b3e">&#9670;&nbsp;</a></span>SMC_ECC_PR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x064) SMC ECC parity 13 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00081">81</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a267b0b371413cc97494d93bd75a52d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267b0b371413cc97494d93bd75a52d40">&#9670;&nbsp;</a></span>SMC_ECC_PR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x068) SMC ECC parity 14 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00082">82</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a0e59a9538789c5da8b582f3483829de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e59a9538789c5da8b582f3483829de6">&#9670;&nbsp;</a></span>SMC_ECC_PR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x06C) SMC ECC parity 15 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00083">83</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a6206beb6b98a84e933becf35633a1680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6206beb6b98a84e933becf35633a1680">&#9670;&nbsp;</a></span>SMC_ECC_PR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x038) SMC ECC parity 2 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00070">70</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a7f74f9519a044a0fecfed833f8bf04f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f74f9519a044a0fecfed833f8bf04f1">&#9670;&nbsp;</a></span>SMC_ECC_PR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x03C) SMC ECC parity 3 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00071">71</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a6697e8b083a64557c2c3099af40b8b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6697e8b083a64557c2c3099af40b8b89">&#9670;&nbsp;</a></span>SMC_ECC_PR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x040) SMC ECC parity 4 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00072">72</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a8a276ae314283543538433f6f49d0f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a276ae314283543538433f6f49d0f94">&#9670;&nbsp;</a></span>SMC_ECC_PR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x044) SMC ECC parity 5 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00073">73</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="ae8ce0fbc76ddebff22413d5d8c4112fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ce0fbc76ddebff22413d5d8c4112fb">&#9670;&nbsp;</a></span>SMC_ECC_PR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x048) SMC ECC parity 6 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00074">74</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a99c5070184e24c4716c665844bbdfeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99c5070184e24c4716c665844bbdfeb3">&#9670;&nbsp;</a></span>SMC_ECC_PR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x04C) SMC ECC parity 7 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00075">75</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="abf9cbd89c74745fd015957c096339128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf9cbd89c74745fd015957c096339128">&#9670;&nbsp;</a></span>SMC_ECC_PR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x050) SMC ECC parity 8 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00076">76</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="ab06e094d1cb3ad1c38657cbd3f79ff18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06e094d1cb3ad1c38657cbd3f79ff18">&#9670;&nbsp;</a></span>SMC_ECC_PR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_PR9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x054) SMC ECC parity 9 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00077">77</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="abd2bba9b29ecc05d7c53c2ffa3e0028c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd2bba9b29ecc05d7c53c2ffa3e0028c">&#9670;&nbsp;</a></span>SMC_ECC_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_SR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x028) SMC ECC Status 1 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00066">66</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="adc7b4b8d08745e05c44f9ebe96ccec25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc7b4b8d08745e05c44f9ebe96ccec25">&#9670;&nbsp;</a></span>SMC_ECC_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_ECC_SR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x034) SMC ECC status 2 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00069">69</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a0c1d92efcf8fa02089bcef5b239d64a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1d92efcf8fa02089bcef5b239d64a2">&#9670;&nbsp;</a></span>SMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SMC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x010) SMC NFC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00060">60</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a9acf67bd757c007969535e5815a98272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9acf67bd757c007969535e5815a98272">&#9670;&nbsp;</a></span>SMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SMC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x00C) SMC NFC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00059">59</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="aae5b009b20d4f96a54e126d65100930a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae5b009b20d4f96a54e126d65100930a">&#9670;&nbsp;</a></span>SMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x014) SMC NFC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00061">61</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a410fb8bd6ee3b2b6fc72abb06666de0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410fb8bd6ee3b2b6fc72abb06666de0f">&#9670;&nbsp;</a></span>SMC_KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SMC_KEY1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x114) SMC OCMS KEY1 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00086">86</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a81351bb5bf38034b5d73164e2352a72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81351bb5bf38034b5d73164e2352a72b">&#9670;&nbsp;</a></span>SMC_KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SMC_KEY2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x118) SMC OCMS KEY2 Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00087">87</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a3cc2bfb4042422a177f781d801ecbb57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc2bfb4042422a177f781d801ecbb57">&#9670;&nbsp;</a></span>SMC_OCMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SMC_OCMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x110) SMC OCMS Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00085">85</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="a794337782a095c3dded10f81ba62220c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794337782a095c3dded10f81ba62220c">&#9670;&nbsp;</a></span>SMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x008) SMC NFC Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00058">58</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="ab6c11b2660930c581f40f5232946e728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c11b2660930c581f40f5232946e728">&#9670;&nbsp;</a></span>SMC_WPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SMC_WPCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x1E4) Write Protection Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00089">89</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<a id="afbd982266aa45e545df0752bd566b4f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd982266aa45e545df0752bd566b4f4">&#9670;&nbsp;</a></span>SMC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SMC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_smc.html">Smc</a> Offset: 0x1E8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__smc_8h_source.html#l00090">90</a> of file <a class="el" href="component__smc_8h_source.html">component_smc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__smc_8h_source.html">component_smc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
