#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 14 13:21:08 2019
# Process ID: 8968
# Current directory: E:/FPGA_projects/TOF_4Ports/TOF_4Ports.runs/design_1_dist_mem_gen_0_3_synth_1
# Command line: vivado.exe -log design_1_dist_mem_gen_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dist_mem_gen_0_3.tcl
# Log file: E:/FPGA_projects/TOF_4Ports/TOF_4Ports.runs/design_1_dist_mem_gen_0_3_synth_1/design_1_dist_mem_gen_0_3.vds
# Journal file: E:/FPGA_projects/TOF_4Ports/TOF_4Ports.runs/design_1_dist_mem_gen_0_3_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_dist_mem_gen_0_3.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_dist_mem_gen_0_3, cache-ID = edf7571d810c89d6.
INFO: [Common 17-206] Exiting Vivado at Mon Jan 14 13:21:15 2019...
