$date
	Fri Oct 28 15:46:24 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm $end
$var wire 1 ! ADDR_WE $end
$var wire 1 " DM_WE $end
$var wire 1 # MISO_BUFF $end
$var wire 1 $ SR_WE $end
$var reg 1 % c $end
$var reg 1 & clk $end
$var reg 1 ' peripheralClkEdge $end
$var reg 1 ( r $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 1 * cs $end
$var wire 1 + rw $end
$var wire 1 , sclk $end
$var reg 1 - addr $end
$var reg 4 . count [3:0] $end
$var reg 1 / dm $end
$var reg 1 0 misobuff $end
$var reg 1 1 sr $end
$var reg 4 2 state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
01
00
0/
b0 .
0-
1,
1+
0*
0)
1(
1'
0&
0%
0$
0#
0"
0!
$end
#5000
b1 .
1&
1)
#8000
0'
0,
#10000
0&
0)
#15000
1&
1)
#16000
1'
1,
#20000
0&
0)
#24000
0'
0,
#25000
1&
1)
#30000
0&
0)
#32000
1'
1,
#35000
b10 .
1&
1)
#40000
0&
0)
0'
0,
#45000
1&
1)
#48000
1'
1,
#50000
0&
0)
#55000
b11 .
1&
1)
#56000
0'
0,
#60000
0&
0)
#64000
1'
1,
#65000
b100 .
1&
1)
#70000
0&
0)
#72000
0'
0,
#75000
1&
1)
#80000
0&
0)
1'
1,
#85000
b101 .
1&
1)
#88000
0'
0,
#90000
0&
0)
#95000
1&
1)
#96000
1'
1,
#100000
0&
0)
#104000
0'
0,
#105000
1&
1)
#110000
0&
0)
#112000
1'
1,
#115000
b110 .
1&
1)
#120000
0&
0)
0'
0,
#125000
1&
1)
#128000
1'
1,
#130000
0&
0)
#135000
b111 .
1&
1)
#136000
0'
0,
#140000
0&
0)
#144000
1'
1,
#145000
b1000 .
1&
1)
#150000
0&
0)
0(
0+
#152000
0'
0,
#155000
1&
1)
#160000
0&
0)
1'
1,
#165000
b1 2
1&
1)
#168000
0'
0,
#170000
0&
0)
#175000
b101 2
1-
1!
1&
1)
#176000
1'
1,
#180000
0&
0)
#184000
0'
0,
#185000
b110 2
1&
1)
#190000
0&
0)
#192000
1'
1,
#195000
b111 2
1/
1"
1&
1)
#200000
0&
0)
0'
0,
#205000
b0 .
1&
1)
#208000
1'
1,
#210000
0&
0)
#215000
1&
1)
#216000
0'
0,
#220000
0&
0)
#224000
1'
1,
#225000
1&
1)
#230000
0&
0)
#232000
0'
0,
#235000
1&
1)
#240000
0&
0)
1'
1,
#245000
1&
1)
#248000
0'
0,
#250000
0&
0)
#255000
1&
1)
#256000
1'
1,
#260000
0&
0)
#264000
0'
0,
#265000
1&
1)
#270000
0&
0)
#272000
1'
1,
#275000
1&
1)
#280000
0&
0)
0'
0,
#285000
1&
1)
#288000
1'
1,
#290000
0&
0)
#295000
1&
1)
#296000
0'
0,
#300000
0&
0)
1(
1+
#304000
1'
1,
#305000
1&
1)
#310000
0&
0)
#312000
0'
0,
#315000
1&
1)
#320000
0&
0)
1'
1,
#325000
1&
1)
#328000
0'
0,
#330000
0&
0)
#335000
1&
1)
#336000
1'
1,
#340000
0&
0)
#344000
0'
0,
#345000
1&
1)
#350000
0&
0)
#352000
1'
1,
#355000
1&
1)
#360000
0&
0)
0'
0,
#365000
1&
1)
#368000
1'
1,
#370000
0&
0)
#375000
1&
1)
#376000
0'
0,
#380000
0&
0)
#384000
1'
1,
#385000
1&
1)
#390000
0&
0)
#392000
0'
0,
#395000
1&
1)
#400000
0&
0)
1'
1,
#405000
1&
1)
#408000
0'
0,
#410000
0&
0)
#415000
1&
1)
#416000
1'
1,
#420000
0&
0)
#424000
0'
0,
#425000
1&
1)
#430000
0&
0)
#432000
1'
1,
#435000
1&
1)
#440000
0&
0)
0'
0,
#445000
1&
1)
#448000
1'
1,
#450000
0&
0)
#455000
1&
1)
#456000
0'
0,
#460000
0&
0)
