--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dpimref.twx dpimref.ncd -o dpimref.twr dpimref.pcf -ucf
constraints.ucf

Design file:              dpimref.ncd
Physical constraint file: dpimref.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 530 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.354ns.
--------------------------------------------------------------------------------

Paths for end point regLed_0 (SLICE_X34Y3.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stEppCur_3 (FF)
  Destination:          regLed_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.294ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.467 - 0.492)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stEppCur_3 to regLed_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.AQ       Tcko                  0.391   stEppCur<5>
                                                       stEppCur_3
    SLICE_X7Y45.B6       net (fanout=16)       1.039   stEppCur<3>
    SLICE_X7Y45.B        Tilo                  0.259   regEppAdr<3>
                                                       ctlEppDwr_regEppAdr[3]_AND_20_o1
    SLICE_X34Y3.CE       net (fanout=2)        4.274   ctlEppDwr_regEppAdr[3]_AND_20_o
    SLICE_X34Y3.CLK      Tceck                 0.331   regLed<3>
                                                       regLed_0
    -------------------------------------------------  ---------------------------
    Total                                      6.294ns (0.981ns logic, 5.313ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regEppAdr_0 (FF)
  Destination:          regLed_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.467 - 0.479)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: regEppAdr_0 to regLed_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.391   regEppAdr<3>
                                                       regEppAdr_0
    SLICE_X7Y45.B5       net (fanout=35)       0.814   regEppAdr<0>
    SLICE_X7Y45.B        Tilo                  0.259   regEppAdr<3>
                                                       ctlEppDwr_regEppAdr[3]_AND_20_o1
    SLICE_X34Y3.CE       net (fanout=2)        4.274   ctlEppDwr_regEppAdr[3]_AND_20_o
    SLICE_X34Y3.CLK      Tceck                 0.331   regLed<3>
                                                       regLed_0
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (0.981ns logic, 5.088ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regEppAdr_2 (FF)
  Destination:          regLed_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.467 - 0.479)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: regEppAdr_2 to regLed_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CQ       Tcko                  0.391   regEppAdr<3>
                                                       regEppAdr_2
    SLICE_X7Y45.B1       net (fanout=30)       0.632   regEppAdr<2>
    SLICE_X7Y45.B        Tilo                  0.259   regEppAdr<3>
                                                       ctlEppDwr_regEppAdr[3]_AND_20_o1
    SLICE_X34Y3.CE       net (fanout=2)        4.274   ctlEppDwr_regEppAdr[3]_AND_20_o
    SLICE_X34Y3.CLK      Tceck                 0.331   regLed<3>
                                                       regLed_0
    -------------------------------------------------  ---------------------------
    Total                                      5.887ns (0.981ns logic, 4.906ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point regLed_2 (SLICE_X34Y3.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stEppCur_3 (FF)
  Destination:          regLed_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.467 - 0.492)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stEppCur_3 to regLed_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.AQ       Tcko                  0.391   stEppCur<5>
                                                       stEppCur_3
    SLICE_X7Y45.B6       net (fanout=16)       1.039   stEppCur<3>
    SLICE_X7Y45.B        Tilo                  0.259   regEppAdr<3>
                                                       ctlEppDwr_regEppAdr[3]_AND_20_o1
    SLICE_X34Y3.CE       net (fanout=2)        4.274   ctlEppDwr_regEppAdr[3]_AND_20_o
    SLICE_X34Y3.CLK      Tceck                 0.295   regLed<3>
                                                       regLed_2
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (0.945ns logic, 5.313ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regEppAdr_0 (FF)
  Destination:          regLed_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.033ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.467 - 0.479)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: regEppAdr_0 to regLed_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.391   regEppAdr<3>
                                                       regEppAdr_0
    SLICE_X7Y45.B5       net (fanout=35)       0.814   regEppAdr<0>
    SLICE_X7Y45.B        Tilo                  0.259   regEppAdr<3>
                                                       ctlEppDwr_regEppAdr[3]_AND_20_o1
    SLICE_X34Y3.CE       net (fanout=2)        4.274   ctlEppDwr_regEppAdr[3]_AND_20_o
    SLICE_X34Y3.CLK      Tceck                 0.295   regLed<3>
                                                       regLed_2
    -------------------------------------------------  ---------------------------
    Total                                      6.033ns (0.945ns logic, 5.088ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regEppAdr_2 (FF)
  Destination:          regLed_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.467 - 0.479)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: regEppAdr_2 to regLed_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CQ       Tcko                  0.391   regEppAdr<3>
                                                       regEppAdr_2
    SLICE_X7Y45.B1       net (fanout=30)       0.632   regEppAdr<2>
    SLICE_X7Y45.B        Tilo                  0.259   regEppAdr<3>
                                                       ctlEppDwr_regEppAdr[3]_AND_20_o1
    SLICE_X34Y3.CE       net (fanout=2)        4.274   ctlEppDwr_regEppAdr[3]_AND_20_o
    SLICE_X34Y3.CLK      Tceck                 0.295   regLed<3>
                                                       regLed_2
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (0.945ns logic, 4.906ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point regLed_3 (SLICE_X34Y3.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stEppCur_3 (FF)
  Destination:          regLed_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.254ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.467 - 0.492)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stEppCur_3 to regLed_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.AQ       Tcko                  0.391   stEppCur<5>
                                                       stEppCur_3
    SLICE_X7Y45.B6       net (fanout=16)       1.039   stEppCur<3>
    SLICE_X7Y45.B        Tilo                  0.259   regEppAdr<3>
                                                       ctlEppDwr_regEppAdr[3]_AND_20_o1
    SLICE_X34Y3.CE       net (fanout=2)        4.274   ctlEppDwr_regEppAdr[3]_AND_20_o
    SLICE_X34Y3.CLK      Tceck                 0.291   regLed<3>
                                                       regLed_3
    -------------------------------------------------  ---------------------------
    Total                                      6.254ns (0.941ns logic, 5.313ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regEppAdr_0 (FF)
  Destination:          regLed_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.029ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.467 - 0.479)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: regEppAdr_0 to regLed_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.391   regEppAdr<3>
                                                       regEppAdr_0
    SLICE_X7Y45.B5       net (fanout=35)       0.814   regEppAdr<0>
    SLICE_X7Y45.B        Tilo                  0.259   regEppAdr<3>
                                                       ctlEppDwr_regEppAdr[3]_AND_20_o1
    SLICE_X34Y3.CE       net (fanout=2)        4.274   ctlEppDwr_regEppAdr[3]_AND_20_o
    SLICE_X34Y3.CLK      Tceck                 0.291   regLed<3>
                                                       regLed_3
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (0.941ns logic, 5.088ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regEppAdr_2 (FF)
  Destination:          regLed_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.467 - 0.479)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: regEppAdr_2 to regLed_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.CQ       Tcko                  0.391   regEppAdr<3>
                                                       regEppAdr_2
    SLICE_X7Y45.B1       net (fanout=30)       0.632   regEppAdr<2>
    SLICE_X7Y45.B        Tilo                  0.259   regEppAdr<3>
                                                       ctlEppDwr_regEppAdr[3]_AND_20_o1
    SLICE_X34Y3.CE       net (fanout=2)        4.274   ctlEppDwr_regEppAdr[3]_AND_20_o
    SLICE_X34Y3.CLK      Tceck                 0.291   regLed<3>
                                                       regLed_3
    -------------------------------------------------  ---------------------------
    Total                                      5.847ns (0.941ns logic, 4.906ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point stEppCur_7 (SLICE_X0Y48.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               stEppCur_7 (FF)
  Destination:          stEppCur_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: stEppCur_7 to stEppCur_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.CQ       Tcko                  0.200   stEppCur<7>
                                                       stEppCur_7
    SLICE_X0Y48.C5       net (fanout=7)        0.089   stEppCur<7>
    SLICE_X0Y48.CLK      Tah         (-Th)    -0.228   stEppCur<7>
                                                       stEppNext<7>1_G
                                                       stEppNext<7>1
                                                       stEppCur_7
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.428ns logic, 0.089ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Paths for end point stEppCur_4 (SLICE_X1Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               stEppCur_4 (FF)
  Destination:          stEppCur_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: stEppCur_4 to stEppCur_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.BQ       Tcko                  0.198   stEppCur<5>
                                                       stEppCur_4
    SLICE_X1Y47.B5       net (fanout=11)       0.113   stEppCur<4>
    SLICE_X1Y47.CLK      Tah         (-Th)    -0.215   stEppCur<5>
                                                       _n0158<4>1
                                                       stEppCur_4
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.413ns logic, 0.113ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point stEppCur_3 (SLICE_X1Y47.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               stEppCur_5 (FF)
  Destination:          stEppCur_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: stEppCur_5 to stEppCur_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.CQ       Tcko                  0.198   stEppCur<5>
                                                       stEppCur_5
    SLICE_X1Y47.A4       net (fanout=10)       0.131   stEppCur<5>
    SLICE_X1Y47.CLK      Tah         (-Th)    -0.215   stEppCur<5>
                                                       _n0158<3>1
                                                       stEppCur_3
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.413ns logic, 0.131ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mclk_BUFGP/BUFG/I0
  Logical resource: mclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: mclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: stEppCur<7>/CLK
  Logical resource: stEppCur_6/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: stEppCur<7>/CLK
  Logical resource: stEppCur_7/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    6.354|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 530 paths, 0 nets, and 196 connections

Design statistics:
   Minimum period:   6.354ns{1}   (Maximum frequency: 157.381MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 26 19:43:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



