INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/constantUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constantUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/instructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/mfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/muxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/muxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/muxC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/muxD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/gilletSteveHW5/gilletSteveHW5.srcs/sim_1/new/topTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topTB
