;redcode
;assert 1
	SPL 0, <-25
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 1, 500
	DJN -1, @-20
	SLT 121, 0
	MOV -17, <-128
	ADD #270, <1
	MOV -17, <-128
	JMP 1, <12
	SUB @121, 106
	SPL 0, <-25
	DJN -1, @-20
	JMP 0, 16
	CMP @121, 103
	DAT #-127, <146
	JMN <-127, #146
	SLT #13, 0
	MOV -1, <-20
	MOV -1, <-20
	SUB 0, @150
	JMP -1, @-20
	DAT #-127, <146
	ADD #-10, 80
	JMN <-127, #146
	ADD 3, @251
	SUB 3, @251
	SLT 20, @12
	SUB -710, -600
	SPL 0, <-20
	JMN -1, @-20
	CMP -1, 0
	SPL 0, <-25
	MOV @130, 9
	CMP -207, <-120
	SUB 100, @-101
	SLT 20, @12
	SUB -710, -600
	JMN <-127, #146
	SUB #13, 0
	JMN <-127, #146
	ADD @121, 103
	MOV -17, <-128
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -17, <-128
	JMZ <13, 0
	MOV -7, <-20
	MOV -3, <-20
	MOV -7, <-20
