Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 28 15:05:11 2024
| Host         : ES2172 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SOC_Our_IP_wrapper_timing_summary_routed.rpt -pb SOC_Our_IP_wrapper_timing_summary_routed.pb -rpx SOC_Our_IP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SOC_Our_IP_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg6_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.035        0.000                      0                 5474        0.065        0.000                      0                 5474        9.020        0.000                       0                  2051  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.035        0.000                      0                 4347        0.065        0.000                      0                 4347        9.020        0.000                       0                  2051  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.665        0.000                      0                 1127        0.424        0.000                      0                 1127  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.035ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.589ns  (logic 0.704ns (6.075%)  route 10.885ns (93.925%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)         10.351    14.433    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X20Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[102]_C_i_1/O
                         net (fo=1, routed)           0.000    14.557    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_26
    SLICE_X20Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.495    22.688    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X20Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_C/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X20Y12         FDCE (Setup_fdce_C_D)        0.077    22.592    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[102]_C
  -------------------------------------------------------------------
                         required time                         22.592    
                         arrival time                         -14.557    
  -------------------------------------------------------------------
                         slack                                  8.035    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 0.704ns (6.401%)  route 10.294ns (93.599%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)          9.760    13.842    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X19Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.966 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[70]_C_i_1/O
                         net (fo=1, routed)           0.000    13.966    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_58
    SLICE_X19Y14         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.495    22.688    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X19Y14         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_C/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X19Y14         FDCE (Setup_fdce_C_D)        0.029    22.544    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[70]_C
  -------------------------------------------------------------------
                         required time                         22.544    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.895ns  (logic 0.704ns (6.462%)  route 10.191ns (93.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)          9.657    13.739    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X21Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.863 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[69]_C_i_1/O
                         net (fo=1, routed)           0.000    13.863    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_59
    SLICE_X21Y14         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.494    22.687    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X21Y14         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_C/C
                         clock pessimism              0.130    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X21Y14         FDCE (Setup_fdce_C_D)        0.029    22.543    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[69]_C
  -------------------------------------------------------------------
                         required time                         22.543    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                  8.681    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.844ns  (logic 0.704ns (6.492%)  route 10.140ns (93.508%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)          9.607    13.688    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.812 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[74]_C_i_1/O
                         net (fo=1, routed)           0.000    13.812    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_54
    SLICE_X15Y14         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.496    22.688    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X15Y14         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_C/C
                         clock pessimism              0.130    22.818    
                         clock uncertainty           -0.302    22.516    
    SLICE_X15Y14         FDCE (Setup_fdce_C_D)        0.029    22.545    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[74]_C
  -------------------------------------------------------------------
                         required time                         22.545    
                         arrival time                         -13.812    
  -------------------------------------------------------------------
                         slack                                  8.733    

Slack (MET) :             8.877ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.701ns  (logic 0.704ns (6.579%)  route 9.997ns (93.421%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)          9.464    13.545    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X14Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.669 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[73]_C_i_1/O
                         net (fo=1, routed)           0.000    13.669    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_55
    SLICE_X14Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.497    22.690    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X14Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_C/C
                         clock pessimism              0.130    22.819    
                         clock uncertainty           -0.302    22.517    
    SLICE_X14Y12         FDCE (Setup_fdce_C_D)        0.029    22.546    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[73]_C
  -------------------------------------------------------------------
                         required time                         22.546    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  8.877    

Slack (MET) :             8.949ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.772ns  (logic 0.704ns (6.535%)  route 10.068ns (93.465%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)          9.535    13.616    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X24Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.740 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[68]_C_i_1/O
                         net (fo=1, routed)           0.000    13.740    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_60
    SLICE_X24Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.491    22.684    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X24Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_C/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X24Y12         FDCE (Setup_fdce_C_D)        0.077    22.689    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[68]_C
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  8.949    

Slack (MET) :             9.220ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 0.704ns (6.761%)  route 9.709ns (93.239%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.695 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)          9.175    13.257    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.381 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[105]_C_i_1/O
                         net (fo=1, routed)           0.000    13.381    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_23
    SLICE_X12Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.503    22.696    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X12Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_C/C
                         clock pessimism              0.130    22.825    
                         clock uncertainty           -0.302    22.523    
    SLICE_X12Y12         FDCE (Setup_fdce_C_D)        0.077    22.600    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[105]_C
  -------------------------------------------------------------------
                         required time                         22.600    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  9.220    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[79]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.398ns  (logic 0.704ns (6.771%)  route 9.694ns (93.229%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)          9.160    13.242    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.366 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[79]_C_i_1/O
                         net (fo=1, routed)           0.000    13.366    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_49
    SLICE_X10Y15         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[79]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.501    22.694    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X10Y15         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[79]_C/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X10Y15         FDCE (Setup_fdce_C_D)        0.077    22.598    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[79]_C
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  9.233    

Slack (MET) :             9.343ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.240ns  (logic 0.704ns (6.875%)  route 9.536ns (93.125%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)          9.003    13.084    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X11Y13         LUT6 (Prop_lut6_I1_O)        0.124    13.208 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[106]_C_i_1/O
                         net (fo=1, routed)           0.000    13.208    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_22
    SLICE_X11Y13         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.502    22.694    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X11Y13         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_C/C
                         clock pessimism              0.130    22.824    
                         clock uncertainty           -0.302    22.522    
    SLICE_X11Y13         FDCE (Setup_fdce_C_D)        0.029    22.551    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[106]_C
  -------------------------------------------------------------------
                         required time                         22.551    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                  9.343    

Slack (MET) :             9.523ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 0.704ns (6.998%)  route 9.356ns (93.002%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.660     2.968    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y21         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[1]/Q
                         net (fo=6, routed)           0.534     3.958    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[1]
    SLICE_X29Y21         LUT2 (Prop_lut2_I0_O)        0.124     4.082 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key[127]_P_i_3/O
                         net (fo=87, routed)          8.823    12.904    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key_reg[45]_C
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.124    13.028 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/current_key[108]_C_i_1/O
                         net (fo=1, routed)           0.000    13.028    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_20
    SLICE_X9Y13          FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.502    22.694    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X9Y13          FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_C/C
                         clock pessimism              0.130    22.824    
                         clock uncertainty           -0.302    22.522    
    SLICE_X9Y13          FDCE (Setup_fdce_C_D)        0.029    22.551    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[108]_C
  -------------------------------------------------------------------
                         required time                         22.551    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  9.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.858%)  route 0.130ns (44.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.567     0.908    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y48          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.130     1.201    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X7Y50          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.834     1.204    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.136    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.304ns (63.907%)  route 0.172ns (36.093%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.555     0.896    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y33         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=2, routed)           0.172     1.231    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/plaintext[27]
    SLICE_X20Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.276 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rdata[27]_i_4/O
                         net (fo=1, routed)           0.000     1.276    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rdata[27]_i_4_n_0
    SLICE_X20Y34         MUXF7 (Prop_muxf7_I0_O)      0.073     1.349 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_2/O
                         net (fo=1, routed)           0.000     1.349    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_2_n_0
    SLICE_X20Y34         MUXF8 (Prop_muxf8_I0_O)      0.022     1.371 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.371    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X20Y34         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.824     1.194    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y34         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.134     1.294    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.088%)  route 0.226ns (51.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.555     0.896    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y33         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y33         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=2, routed)           0.226     1.285    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/plaintext[27]
    SLICE_X21Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.330 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/state[27]_i_1/O
                         net (fo=1, routed)           0.000     1.330    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_357
    SLICE_X21Y31         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.821     1.191    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X21Y31         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[27]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y31         FDCE (Hold_fdce_C_D)         0.091     1.248    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.184ns (37.880%)  route 0.302ns (62.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.565     0.906    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/Q
                         net (fo=8, routed)           0.302     1.348    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.043     1.391 r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.391    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[2]
    SLICE_X6Y49          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.835     1.205    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.131     1.307    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (48.025%)  route 0.245ns (51.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.556     0.897    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y15         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg7_reg[6]/Q
                         net (fo=6, routed)           0.245     1.269    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/key[102]
    SLICE_X20Y19         LUT6 (Prop_lut6_I3_O)        0.098     1.367 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/state[102]_i_1/O
                         net (fo=1, routed)           0.000     1.367    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_282
    SLICE_X20Y19         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.820     1.190    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X20Y19         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[102]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y19         FDCE (Hold_fdce_C_D)         0.120     1.276    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.135%)  route 0.302ns (61.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.565     0.906    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/Q
                         net (fo=8, routed)           0.302     1.348    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
    SLICE_X6Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.393 r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.393    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[1]
    SLICE_X6Y49          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.835     1.205    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.297    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.585     0.926    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.160     1.227    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X4Y43          SRLC32E                                      r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.853     1.223    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/words_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.560     0.901    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X29Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/words_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/words_reg[3][0]/Q
                         net (fo=1, routed)           0.052     1.094    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/words_reg_n_0_[3][0]
    SLICE_X28Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.139 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key[0]_i_1/O
                         net (fo=1, routed)           0.000     1.139    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/p_1_in[0]
    SLICE_X28Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.827     1.197    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X28Y12         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key_reg[0]/C
                         clock pessimism             -0.283     0.914    
    SLICE_X28Y12         FDCE (Hold_fdce_C_D)         0.121     1.035    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.606%)  route 0.272ns (59.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q
                         net (fo=2, routed)           0.272     1.307    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/plaintext[101]
    SLICE_X21Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.352 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/state[101]_i_1/O
                         net (fo=1, routed)           0.000     1.352    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion_n_283
    SLICE_X21Y20         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.819     1.189    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X21Y20         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[101]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X21Y20         FDCE (Hold_fdce_C_D)         0.091     1.246    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/state_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/words_reg[3][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.557     0.898    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X35Y32         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/words_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/words_reg[3][31]/Q
                         net (fo=1, routed)           0.054     1.093    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/input_byte[7]
    SLICE_X34Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.138 r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key[31]_i_1/O
                         net (fo=1, routed)           0.000     1.138    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/p_1_in[31]
    SLICE_X34Y32         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.824     1.194    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X34Y32         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key_reg[31]/C
                         clock pessimism             -0.283     0.911    
    SLICE_X34Y32         FDCE (Hold_fdce_C_D)         0.121     1.032    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/round_key_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X6Y45     SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X4Y37     SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X4Y37     SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X4Y37     SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X4Y37     SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y36     SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y45     SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y45     SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X8Y45     SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y48     SOC_Our_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.665ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 0.668ns (9.066%)  route 6.700ns (90.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        5.926     9.414    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X13Y34         LUT2 (Prop_lut2_I0_O)        0.150     9.564 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_2/O
                         net (fo=2, routed)           0.774    10.338    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_2_n_0
    SLICE_X15Y34         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.495    22.688    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X15Y34         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_C/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.613    22.003    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_C
  -------------------------------------------------------------------
                         required time                         22.003    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                 11.665    

Slack (MET) :             11.752ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 0.670ns (9.193%)  route 6.618ns (90.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        6.076     9.564    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X11Y34         LUT2 (Prop_lut2_I0_O)        0.152     9.716 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.542    10.258    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_2_n_0
    SLICE_X11Y35         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.502    22.694    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X11Y35         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_C/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X11Y35         FDCE (Recov_fdce_C_CLR)     -0.613    22.010    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_C
  -------------------------------------------------------------------
                         required time                         22.010    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                 11.752    

Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[3][17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 0.518ns (7.026%)  route 6.854ns (92.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        6.854    10.342    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/Q[0]
    SLICE_X25Y48         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[3][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.496    22.688    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X25Y48         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[3][17]/C
                         clock pessimism              0.130    22.818    
                         clock uncertainty           -0.302    22.516    
    SLICE_X25Y48         FDCE (Recov_fdce_C_CLR)     -0.405    22.111    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[3][17]
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.855ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[1][24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 0.518ns (7.026%)  route 6.854ns (92.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        6.854    10.342    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/Q[0]
    SLICE_X24Y48         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.496    22.688    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X24Y48         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[1][24]/C
                         clock pessimism              0.130    22.818    
                         clock uncertainty           -0.302    22.516    
    SLICE_X24Y48         FDCE (Recov_fdce_C_CLR)     -0.319    22.197    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[1][24]
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                 11.855    

Slack (MET) :             11.855ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[1][26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 0.518ns (7.026%)  route 6.854ns (92.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        6.854    10.342    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/Q[0]
    SLICE_X24Y48         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.496    22.688    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X24Y48         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[1][26]/C
                         clock pessimism              0.130    22.818    
                         clock uncertainty           -0.302    22.516    
    SLICE_X24Y48         FDCE (Recov_fdce_C_CLR)     -0.319    22.197    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[1][26]
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                 11.855    

Slack (MET) :             11.861ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 0.642ns (8.637%)  route 6.791ns (91.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        5.926     9.414    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X13Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.538 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_1/O
                         net (fo=2, routed)           0.865    10.403    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_LDC_i_1_n_0
    SLICE_X13Y35         FDPE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.502    22.694    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X13Y35         FDPE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_P/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X13Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    22.264    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[53]_P
  -------------------------------------------------------------------
                         required time                         22.264    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                 11.861    

Slack (MET) :             11.867ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[7][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 0.518ns (7.019%)  route 6.862ns (92.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        6.862    10.350    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/Q[0]
    SLICE_X14Y46         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[7][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.501    22.694    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X14Y46         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[7][20]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.405    22.217    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[7][20]
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                 11.867    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[4][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.518ns (7.023%)  route 6.858ns (92.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        6.858    10.346    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/Q[0]
    SLICE_X15Y46         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[4][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.501    22.694    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X15Y46         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[4][20]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.405    22.217    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[4][20]
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.923ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 0.642ns (8.713%)  route 6.726ns (91.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        6.076     9.564    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X11Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.688 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.650    10.338    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_LDC_i_1_n_0
    SLICE_X10Y34         FDPE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.501    22.694    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X10Y34         FDPE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_P/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X10Y34         FDPE (Recov_fdpe_C_PRE)     -0.361    22.261    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[22]_P
  -------------------------------------------------------------------
                         required time                         22.261    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                 11.923    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[4][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.518ns (7.165%)  route 6.712ns (92.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.662     2.970    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        6.712    10.200    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/Q[0]
    SLICE_X15Y45         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[4][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        1.501    22.694    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/s00_axi_aclk
    SLICE_X15Y45         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[4][14]/C
                         clock pessimism              0.230    22.924    
                         clock uncertainty           -0.302    22.622    
    SLICE_X15Y45         FDCE (Recov_fdce_C_CLR)     -0.405    22.217    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/u4_KeyExpansion/ok_reg[4][14]
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 12.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.990%)  route 0.434ns (70.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.556     0.897    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y36         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg5_reg[27]/Q
                         net (fo=6, routed)           0.205     1.242    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/key[59]
    SLICE_X22Y37         LUT2 (Prop_lut2_I0_O)        0.045     1.287 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_LDC_i_1/O
                         net (fo=2, routed)           0.230     1.517    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_LDC_i_1_n_0
    SLICE_X20Y39         FDPE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.828     1.198    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X20Y39         FDPE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_P/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     1.093    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/current_key_reg[59]_P
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[102]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.568%)  route 0.250ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        0.250     1.308    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X16Y18         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.822     1.192    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X16Y18         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[102]/C
                         clock pessimism             -0.262     0.930    
    SLICE_X16Y18         FDCE (Remov_fdce_C_CLR)     -0.067     0.863    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[104]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.568%)  route 0.250ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        0.250     1.308    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X16Y18         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.822     1.192    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X16Y18         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[104]/C
                         clock pessimism             -0.262     0.930    
    SLICE_X16Y18         FDCE (Remov_fdce_C_CLR)     -0.067     0.863    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[70]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.568%)  route 0.250ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        0.250     1.308    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X16Y18         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.822     1.192    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X16Y18         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[70]/C
                         clock pessimism             -0.262     0.930    
    SLICE_X16Y18         FDCE (Remov_fdce_C_CLR)     -0.067     0.863    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[73]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.568%)  route 0.250ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        0.250     1.308    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X16Y18         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.822     1.192    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X16Y18         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[73]/C
                         clock pessimism             -0.262     0.930    
    SLICE_X16Y18         FDCE (Remov_fdce_C_CLR)     -0.067     0.863    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[73]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[101]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.314%)  route 0.206ns (55.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        0.206     1.264    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X21Y17         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[101]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.822     1.192    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X21Y17         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[101]/C
                         clock pessimism             -0.283     0.909    
    SLICE_X21Y17         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[37]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.314%)  route 0.206ns (55.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        0.206     1.264    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X21Y17         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.822     1.192    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X21Y17         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[37]/C
                         clock pessimism             -0.283     0.909    
    SLICE_X21Y17         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.314%)  route 0.206ns (55.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        0.206     1.264    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X21Y17         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.822     1.192    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X21Y17         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[5]/C
                         clock pessimism             -0.283     0.909    
    SLICE_X21Y17         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[69]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.314%)  route 0.206ns (55.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        0.206     1.264    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X21Y17         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.822     1.192    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X21Y17         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[69]/C
                         clock pessimism             -0.283     0.909    
    SLICE_X21Y17         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.164ns (25.695%)  route 0.474ns (74.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.553     0.894    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=1128, routed)        0.474     1.532    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X26Y20         FDCE                                         f  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_Our_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    SOC_Our_IP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  SOC_Our_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2051, routed)        0.820     1.190    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X26Y20         FDCE                                         r  SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[7]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X26Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    SOC_Our_IP_i/AES_Our_IP_0/U0/AES_Our_IP_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.468    





