<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Framework Components: ires_edma3Chan.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_60d93959360a4ed9608fcb94d2a07d79.html">packages</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_b53c877e2d62ecb0b3512fc2456be085.html">ti</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_81b868ad349f45f8eb2395da2a359845.html">sdo</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_343c9423c394f6b091499280b42e4c91.html">fc</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_735a28a24a6588d2068db2e2ad199fb0.html">ires</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_e9ea7f1c3658fb7d73bfe2c62656a3fc.html">edma3chan</a>
  </div>
</div>
<div class="contents">
<h1>ires_edma3Chan.h File Reference</h1><code>#include &lt;<a class="el" href="ires_8h_source.html">ti/xdais/ires.h</a>&gt;</code><br/>
<div class="dynheader">
Include dependency graph for ires_edma3Chan.h:</div>
<div class="dynsection">
<div class="center"><img src="ires__edma3_chan_8h__incl.png" border="0" usemap="#ires__edma3_chan_8h_map" alt=""/></div>
<map name="ires__edma3_chan_8h_map" id="ires__edma3_chan_8h">
<area shape="rect" href="ires_8h.html" title="IRES Interface Definitions &#45; Allows algorithms to request and receive handles representing..." alt="" coords="21,84,114,108" /><area shape="rect" href="ires__common_8h.html" title="IRES Resource Protocol Definitions &#45; IRES Resource." alt="" coords="16,158,120,182" /><area shape="rect" href="ialg_8h.html" title="This header defines all types, constants, and functions defined by XDAIS for algorithms..." alt="" coords="42,233,93,257" /></map>
</div>

<p><a href="ires__edma3_chan_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___pa_ram_struct.html">IRES_EDMA3CHAN_PaRamStruct</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Representation of actual PaRam structure.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___pa_ram_struct.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___protocol_args.html">IRES_EDMA3CHAN_ProtocolArgs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA3 Linked Transfer Protocol Arguments definition. When requesting resources on a device on which DCHMAP feature does not exist, please follow these rules:- 1. Break up requests into LOGICAL channel requests and requests for PaRams. 2. Logical Qdma/Edma channel =&gt; Q/E channel + PaRam + TCC 3. Avoid requesting EDMA3 resources of specific number, for most transfers an "ANY" type request should be sufficient 4. For linked transfers, request a Logical channel in one descriptor, and "N" contiguous Params in another descriptor 5. If a logical channel request is combined with a request for multiple Params or Tccs, this might result in an in-efficient allocation of resources, and in some cases, simplyfying assumptions about the resource requests may be made by the allocator.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___protocol_args.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html">IRES_EDMA3CHAN_Obj</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html" title="IRES_EDMA3CHAN_Obj extends the generic IRES_Obj structure that is returned back to...">IRES_EDMA3CHAN_Obj</a> extends the generic <a class="el" href="struct_i_r_e_s___obj.html" title="IRES_Obj holds the private state associated with each logical resource.">IRES_Obj</a> structure that is returned back to the algorithm requesting the resource.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_shadow_register.html">IRES_EDMA3CHAN_EDMA3ShadowRegister</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_shadow_register.html" title="IRES_EDMA3CHAN_EDMA3ShadowRegister defines the shadow register part of the EDMA3...">IRES_EDMA3CHAN_EDMA3ShadowRegister</a> defines the shadow register part of the EDMA3 CC Register Layer defined below.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_shadow_register.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_drae_register.html">IRES_EDMA3CHAN_EDMA3DraeRegister</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_drae_register.html" title="IRES_EDMA3CHAN_EDMA3DraeRegister defines the Region Enable register part of the EDMA3...">IRES_EDMA3CHAN_EDMA3DraeRegister</a> defines the Region Enable register part of the EDMA3 CC Register Layer defined below.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_drae_register.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___e_d_m_a3_register_layer.html">IRES_EDMA3CHAN_EDMA3RegisterLayer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___properties.html">IRES_EDMA3CHAN_Properties</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static Resource Properties.  <a href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___properties.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#gaf4730270fcd589bd84292642aa0767ad">IRES_EDMA3CHAN_PROTOCOLNAME</a>&nbsp;&nbsp;&nbsp;&quot;ti.sdo.fc.ires.edma3chan&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name used to describe this protocol.  <a href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#gaf4730270fcd589bd84292642aa0767ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga0d48f2f6fc024d46cc629fe959a563db">EDMA3CHAN_GTNAME</a>&nbsp;&nbsp;&nbsp;&quot;ti.sdo.fc.ires.edma3chan&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name used to describe the GT module.  <a href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga0d48f2f6fc024d46cc629fe959a563db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga8510375de41242e3526a4afa007e131a">IRES_EDMA3CHAN_MAXPARAMS</a>&nbsp;&nbsp;&nbsp;512</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum number of params and tccs that can be requested in one handle.  <a href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga8510375de41242e3526a4afa007e131a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga18eb05e3510d748f04269c39cce62733">IRES_EDMA3CHAN_MAXTCCS</a>&nbsp;&nbsp;&nbsp;32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga2b610a75bc94fcf953c9c2c5a5884847">IRES_EDMA3CHAN_PARAM_ANY</a>&nbsp;&nbsp;&nbsp;512</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Macros to represent different PaRam, Channel and tcc types.  <a href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga2b610a75bc94fcf953c9c2c5a5884847"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga06bed242a94eb48126e04f267f0d4895">IRES_EDMA3CHAN_PARAM_NONE</a>&nbsp;&nbsp;&nbsp;513</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga3dad6458e12ad42c2158727991822037">IRES_EDMA3CHAN_TCC_ANY</a>&nbsp;&nbsp;&nbsp;514</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga1920c58bedf3e0cc0609b86ec384c892">IRES_EDMA3CHAN_TCC_NONE</a>&nbsp;&nbsp;&nbsp;515</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#gae3c157030381908d1353fccf406fdd38">IRES_EDMA3CHAN_EDMACHAN_ANY</a>&nbsp;&nbsp;&nbsp;516</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga0b99333ee5984dab27d5d84c05b63078">IRES_EDMA3CHAN_QDMACHAN_ANY</a>&nbsp;&nbsp;&nbsp;516</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#gae4140c679d6eaaf4d20dc4554995edf3">IRES_EDMA3CHAN_CHAN_NONE</a>&nbsp;&nbsp;&nbsp;518</td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_i_r_e_s___e_d_m_a3_c_h_a_n___obj.html">IRES_EDMA3CHAN_Obj</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga44e66cb70f336bdb105e54983930c8e2">IRES_EDMA3CHAN_Handle</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Handle to "logical" resource.  <a href="group__ti__sdo__fc__ires__edma3chan___i_r_e_s___e_d_m_a3_c_h_a_n.html#ga44e66cb70f336bdb105e54983930c8e2"></a><br/></td></tr>
</table>
</div>
<hr size="1" /><small>
Copyright  2010, Texas Instruments Incorporated</small>
</body>
</html>
