Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2268
design__instance__area,42674.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_5v00,0
design__max_fanout_violation__count__corner:nom_tt_025C_5v00,17
design__max_cap_violation__count__corner:nom_tt_025C_5v00,1
power__internal__total,0.00918369647115469
power__switching__total,0.005126831121742725
power__leakage__total,4.72295340614437E-7
power__total,0.014310999773442745
clock__skew__worst_hold__corner:nom_tt_025C_5v00,1.8771009722334324
clock__skew__worst_setup__corner:nom_tt_025C_5v00,2.377101027744585
timing__hold__ws__corner:nom_tt_025C_5v00,0.547421679036957
timing__setup__ws__corner:nom_tt_025C_5v00,10.82959974571451
timing__hold__tns__corner:nom_tt_025C_5v00,0.0
timing__setup__tns__corner:nom_tt_025C_5v00,0.0
timing__hold__wns__corner:nom_tt_025C_5v00,0
timing__setup__wns__corner:nom_tt_025C_5v00,0.0
timing__hold_vio__count__corner:nom_tt_025C_5v00,0
timing__hold_r2r__ws__corner:nom_tt_025C_5v00,0.547422
timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_r2r__ws__corner:nom_tt_025C_5v00,10.829599
timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00,0
design__max_slew_violation__count__corner:nom_ss_125C_4v50,0
design__max_fanout_violation__count__corner:nom_ss_125C_4v50,17
design__max_cap_violation__count__corner:nom_ss_125C_4v50,1
clock__skew__worst_hold__corner:nom_ss_125C_4v50,3.585382314746238
clock__skew__worst_setup__corner:nom_ss_125C_4v50,4.085382370257391
timing__hold__ws__corner:nom_ss_125C_4v50,1.242476601216427
timing__setup__ws__corner:nom_ss_125C_4v50,-0.1428439629234349
timing__hold__tns__corner:nom_ss_125C_4v50,0.0
timing__setup__tns__corner:nom_ss_125C_4v50,-0.1428439629234349
timing__hold__wns__corner:nom_ss_125C_4v50,0
timing__setup__wns__corner:nom_ss_125C_4v50,-0.1428439629234349
timing__hold_vio__count__corner:nom_ss_125C_4v50,0
timing__hold_r2r__ws__corner:nom_ss_125C_4v50,1.242477
timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50,0
timing__setup_vio__count__corner:nom_ss_125C_4v50,1
timing__setup_r2r__ws__corner:nom_ss_125C_4v50,-0.142844
timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50,1
design__max_slew_violation__count__corner:nom_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:nom_ff_n40C_5v50,17
design__max_cap_violation__count__corner:nom_ff_n40C_5v50,1
clock__skew__worst_hold__corner:nom_ff_n40C_5v50,1.111602841238436
clock__skew__worst_setup__corner:nom_ff_n40C_5v50,1.6116028967495888
timing__hold__ws__corner:nom_ff_n40C_5v50,0.24062957862927198
timing__setup__ws__corner:nom_ff_n40C_5v50,14.998193334020932
timing__hold__tns__corner:nom_ff_n40C_5v50,0.0
timing__setup__tns__corner:nom_ff_n40C_5v50,0.0
timing__hold__wns__corner:nom_ff_n40C_5v50,0
timing__setup__wns__corner:nom_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:nom_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:nom_ff_n40C_5v50,0.240630
timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:nom_ff_n40C_5v50,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,17
design__max_cap_violation__count,1
clock__skew__worst_hold,3.7067039375948063
clock__skew__worst_setup,1.5710209133827286
timing__hold__ws,0.2399793764965113
timing__setup__ws,-0.5725500235977911
timing__hold__tns,0.0
timing__setup__tns,-1.2036345594229683
timing__hold__wns,0
timing__setup__wns,-0.5725500235977911
timing__hold_vio__count,0
timing__hold_r2r__ws,0.239979
timing__hold_r2r_vio__count,0
timing__setup_vio__count,4
timing__setup_r2r__ws,-0.572550
timing__setup_r2r_vio__count,4
design__die__bbox,0.0 0.0 271.55 289.47
design__core__bbox,6.72 15.68 264.32 270.48
design__io,103
design__die__area,78605.6
design__core__area,65636.5
design__instance__count__stdcell,2268
design__instance__area__stdcell,42674.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.650167
design__instance__utilization__stdcell,0.650167
design__instance__count__class:buffer,1
design__instance__count__class:inverter,81
design__instance__count__class:sequential_cell,154
design__instance__count__class:multi_input_combinational_cell,1062
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,130
design__instance__count__class:tap_cell,435
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count,0
floorplan__design__io,101
design__io__hpwl,14603777
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,46637.1
design__violations,0
design__instance__count__class:timing_repair_buffer,373
design__instance__count__class:clock_buffer,22
design__instance__count__class:clock_inverter,10
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1755
route__net__special,2
route__drc_errors__iter:1,326
route__wirelength__iter:1,47735
route__drc_errors__iter:2,53
route__wirelength__iter:2,47276
route__drc_errors__iter:3,47
route__wirelength__iter:3,47156
route__drc_errors__iter:4,4
route__wirelength__iter:4,47154
route__drc_errors__iter:5,0
route__wirelength__iter:5,47142
route__drc_errors,0
route__wirelength,47142
route__vias,9544
route__vias__singlecut,9544
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,474.46
design__instance__count__class:fill_cell,2094
timing__unannotated_net__count__corner:nom_tt_025C_5v00,15
timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00,0
timing__unannotated_net__count__corner:nom_ss_125C_4v50,15
timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50,0
timing__unannotated_net__count__corner:nom_ff_n40C_5v50,15
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50,0
design__max_slew_violation__count__corner:min_tt_025C_5v00,0
design__max_fanout_violation__count__corner:min_tt_025C_5v00,17
design__max_cap_violation__count__corner:min_tt_025C_5v00,1
clock__skew__worst_hold__corner:min_tt_025C_5v00,1.8168966845297856
clock__skew__worst_setup__corner:min_tt_025C_5v00,2.316896740040938
timing__hold__ws__corner:min_tt_025C_5v00,0.5463447626726133
timing__setup__ws__corner:min_tt_025C_5v00,11.03249434147064
timing__hold__tns__corner:min_tt_025C_5v00,0.0
timing__setup__tns__corner:min_tt_025C_5v00,0.0
timing__hold__wns__corner:min_tt_025C_5v00,0
timing__setup__wns__corner:min_tt_025C_5v00,0.0
timing__hold_vio__count__corner:min_tt_025C_5v00,0
timing__hold_r2r__ws__corner:min_tt_025C_5v00,0.546345
timing__hold_r2r_vio__count__corner:min_tt_025C_5v00,0
timing__setup_vio__count__corner:min_tt_025C_5v00,0
timing__setup_r2r__ws__corner:min_tt_025C_5v00,11.032495
timing__setup_r2r_vio__count__corner:min_tt_025C_5v00,0
timing__unannotated_net__count__corner:min_tt_025C_5v00,15
timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00,0
design__max_slew_violation__count__corner:min_ss_125C_4v50,0
design__max_fanout_violation__count__corner:min_ss_125C_4v50,17
design__max_cap_violation__count__corner:min_ss_125C_4v50,1
clock__skew__worst_hold__corner:min_ss_125C_4v50,3.4829144998350765
clock__skew__worst_setup__corner:min_ss_125C_4v50,3.982914555346229
timing__hold__ws__corner:min_ss_125C_4v50,1.2408177059261154
timing__setup__ws__corner:min_ss_125C_4v50,0.21626789859977558
timing__hold__tns__corner:min_ss_125C_4v50,0.0
timing__setup__tns__corner:min_ss_125C_4v50,0.0
timing__hold__wns__corner:min_ss_125C_4v50,0
timing__setup__wns__corner:min_ss_125C_4v50,0.0
timing__hold_vio__count__corner:min_ss_125C_4v50,0
timing__hold_r2r__ws__corner:min_ss_125C_4v50,1.240818
timing__hold_r2r_vio__count__corner:min_ss_125C_4v50,0
timing__setup_vio__count__corner:min_ss_125C_4v50,0
timing__setup_r2r__ws__corner:min_ss_125C_4v50,0.216268
timing__setup_r2r_vio__count__corner:min_ss_125C_4v50,0
timing__unannotated_net__count__corner:min_ss_125C_4v50,15
timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50,0
design__max_slew_violation__count__corner:min_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:min_ff_n40C_5v50,17
design__max_cap_violation__count__corner:min_ff_n40C_5v50,1
clock__skew__worst_hold__corner:min_ff_n40C_5v50,1.0710208578715759
clock__skew__worst_setup__corner:min_ff_n40C_5v50,1.5710209133827286
timing__hold__ws__corner:min_ff_n40C_5v50,0.2399793764965113
timing__setup__ws__corner:min_ff_n40C_5v50,15.158683626286042
timing__hold__tns__corner:min_ff_n40C_5v50,0.0
timing__setup__tns__corner:min_ff_n40C_5v50,0.0
timing__hold__wns__corner:min_ff_n40C_5v50,0
timing__setup__wns__corner:min_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:min_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:min_ff_n40C_5v50,0.239979
timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:min_ff_n40C_5v50,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50,0
timing__unannotated_net__count__corner:min_ff_n40C_5v50,15
timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50,0
design__max_slew_violation__count__corner:max_tt_025C_5v00,0
design__max_fanout_violation__count__corner:max_tt_025C_5v00,17
design__max_cap_violation__count__corner:max_tt_025C_5v00,1
clock__skew__worst_hold__corner:max_tt_025C_5v00,1.948302019307001
clock__skew__worst_setup__corner:max_tt_025C_5v00,2.448302074818154
timing__hold__ws__corner:max_tt_025C_5v00,0.5487624954217176
timing__setup__ws__corner:max_tt_025C_5v00,10.583685338805104
timing__hold__tns__corner:max_tt_025C_5v00,0.0
timing__setup__tns__corner:max_tt_025C_5v00,0.0
timing__hold__wns__corner:max_tt_025C_5v00,0
timing__setup__wns__corner:max_tt_025C_5v00,0.0
timing__hold_vio__count__corner:max_tt_025C_5v00,0
timing__hold_r2r__ws__corner:max_tt_025C_5v00,0.548763
timing__hold_r2r_vio__count__corner:max_tt_025C_5v00,0
timing__setup_vio__count__corner:max_tt_025C_5v00,0
timing__setup_r2r__ws__corner:max_tt_025C_5v00,10.583685
timing__setup_r2r_vio__count__corner:max_tt_025C_5v00,0
timing__unannotated_net__count__corner:max_tt_025C_5v00,15
timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00,0
design__max_slew_violation__count__corner:max_ss_125C_4v50,0
design__max_fanout_violation__count__corner:max_ss_125C_4v50,17
design__max_cap_violation__count__corner:max_ss_125C_4v50,1
clock__skew__worst_hold__corner:max_ss_125C_4v50,3.7067039375948063
clock__skew__worst_setup__corner:max_ss_125C_4v50,4.206703993105959
timing__hold__ws__corner:max_ss_125C_4v50,1.2448227245784178
timing__setup__ws__corner:max_ss_125C_4v50,-0.5725500235977911
timing__hold__tns__corner:max_ss_125C_4v50,0.0
timing__setup__tns__corner:max_ss_125C_4v50,-1.2036345594229683
timing__hold__wns__corner:max_ss_125C_4v50,0
timing__setup__wns__corner:max_ss_125C_4v50,-0.5725500235977911
timing__hold_vio__count__corner:max_ss_125C_4v50,0
timing__hold_r2r__ws__corner:max_ss_125C_4v50,1.244823
timing__hold_r2r_vio__count__corner:max_ss_125C_4v50,0
timing__setup_vio__count__corner:max_ss_125C_4v50,3
timing__setup_r2r__ws__corner:max_ss_125C_4v50,-0.572550
timing__setup_r2r_vio__count__corner:max_ss_125C_4v50,3
timing__unannotated_net__count__corner:max_ss_125C_4v50,15
timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50,0
design__max_slew_violation__count__corner:max_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:max_ff_n40C_5v50,17
design__max_cap_violation__count__corner:max_ff_n40C_5v50,1
clock__skew__worst_hold__corner:max_ff_n40C_5v50,1.159608775158626
clock__skew__worst_setup__corner:max_ff_n40C_5v50,1.6596088306697787
timing__hold__ws__corner:max_ff_n40C_5v50,0.24144625870928355
timing__setup__ws__corner:max_ff_n40C_5v50,14.80432263126417
timing__hold__tns__corner:max_ff_n40C_5v50,0.0
timing__setup__tns__corner:max_ff_n40C_5v50,0.0
timing__hold__wns__corner:max_ff_n40C_5v50,0
timing__setup__wns__corner:max_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:max_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:max_ff_n40C_5v50,0.241446
timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:max_ff_n40C_5v50,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50,0
timing__unannotated_net__count__corner:max_ff_n40C_5v50,15
timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00,4.99991
design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00,4.99997
design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00,0.0000872508
design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00,0.0000909927
design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00,0.0000277651
design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00,0.0000909927
design_powergrid__voltage__worst,0.0000909927
design_powergrid__voltage__worst__net:VDD,4.99991
design_powergrid__drop__worst,0.0000909927
design_powergrid__drop__worst__net:VDD,0.0000872508
design_powergrid__voltage__worst__net:VSS,0.0000909927
design_powergrid__drop__worst__net:VSS,0.0000909927
ir__voltage__worst,5
ir__drop__avg,0.0000286999999999999996541828750640235057289828546345233917236328125
ir__drop__worst,0.000087299999999999994249565149484482162733911536633968353271484375
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
