<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>CNN</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.620</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>506338</Best-caseLatency>
            <Average-caseLatency>506338</Average-caseLatency>
            <Worst-caseLatency>506338</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.532 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.532 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.532 ms</Worst-caseRealTimeLatency>
            <Interval-min>506339</Interval-min>
            <Interval-max>506339</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>CNN.cpp:8</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>41</BRAM_18K>
            <DSP>189</DSP>
            <FF>10079</FF>
            <LUT>18996</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>CNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>InModel_address0</name>
            <Object>InModel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>InModel_ce0</name>
            <Object>InModel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>InModel_q0</name>
            <Object>InModel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OutModel</name>
            <Object>OutModel</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>OutModel_ap_vld</name>
            <Object>OutModel</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_address0</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_ce0</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_q0</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_address1</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_ce1</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Weights_q1</name>
            <Object>Weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>CNN</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pad_0_fu_724</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pad_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>724</ID>
                    <BindInstances>add_ln7_fu_90_p2 add_ln8_fu_96_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0_fu_732</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>732</ID>
                    <BindInstances>add_ln15_fu_253_p2 add_ln15_2_fu_279_p2 empty_159_fu_309_p2 arrayidx3_sum_fu_506_p2 mul_16s_16s_24_1_1_U3 add_ln23_fu_368_p2 add_ln23_1_fu_325_p2 mac_muladd_16s_16s_24ns_24_4_1_U4 mac_muladd_16s_16s_24ns_24_4_1_U4 add_ln23_3_fu_389_p2 add_ln23_4_fu_400_p2 mac_muladd_16s_16s_24ns_24_4_1_U5 mac_muladd_16s_16s_24ns_24_4_1_U5 add_ln23_6_fu_428_p2 add_ln23_7_fu_410_p2 mac_muladd_16s_16s_24ns_24_4_1_U6 mac_muladd_16s_16s_24ns_24_4_1_U6 add_ln23_9_fu_438_p2 add_ln23_10_fu_448_p2 mac_muladd_16s_16s_24ns_24_4_1_U7 mac_muladd_16s_16s_24ns_24_4_1_U7 add_ln25_fu_590_p2 add_ln25_3_fu_604_p2 add_ln25_1_fu_613_p2 add_ln25_2_fu_624_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_740</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>740</ID>
                    <BindInstances>add_ln31_fu_120_p2 add_ln31_1_fu_178_p2 mul_3ns_10ns_10_1_1_U13 add_ln34_fu_264_p2 add_ln34_1_fu_222_p2 add_ln34_2_fu_232_p2 add_ln33_fu_159_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_746</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>746</ID>
                    <BindInstances>add_ln41_fu_587_p2 add_ln41_2_fu_613_p2 add_ln49_fu_650_p2 mul_16s_16s_24_1_1_U17 add_ln49_1_fu_661_p2 add_ln49_2_fu_672_p2 mac_muladd_16s_16s_24ns_24_4_1_U18 mac_muladd_16s_16s_24ns_24_4_1_U18 add_ln49_4_fu_730_p2 add_ln49_5_fu_740_p2 mac_muladd_16s_16s_24ns_24_4_1_U19 mac_muladd_16s_16s_24ns_24_4_1_U19 add_ln49_7_fu_750_p2 add_ln49_8_fu_760_p2 mac_muladd_16s_16s_24ns_24_4_1_U20 mac_muladd_16s_16s_24ns_24_4_1_U20 add_ln49_10_fu_781_p2 add_ln49_11_fu_791_p2 mac_muladd_16s_16s_24ns_24_4_1_U21 mac_muladd_16s_16s_24ns_24_4_1_U21 add_ln49_13_fu_801_p2 add_ln49_14_fu_812_p2 mac_muladd_16s_16s_24ns_24_4_1_U22 mac_muladd_16s_16s_24ns_24_4_1_U22 add_ln49_16_fu_837_p2 add_ln49_17_fu_847_p2 mac_muladd_16s_16s_24ns_24_4_1_U23 mac_muladd_16s_16s_24ns_24_4_1_U23 add_ln49_19_fu_857_p2 add_ln49_20_fu_867_p2 mac_muladd_16s_16s_24ns_24_4_1_U24 mac_muladd_16s_16s_24ns_24_4_1_U24 add_ln49_22_fu_902_p2 add_ln49_23_fu_912_p2 mac_muladd_16s_16s_24ns_24_4_1_U25 mac_muladd_16s_16s_24ns_24_4_1_U25 add_ln49_25_fu_922_p2 add_ln49_26_fu_932_p2 mac_muladd_16s_16s_24ns_24_4_1_U26 mac_muladd_16s_16s_24ns_24_4_1_U26 add_ln49_28_fu_967_p2 add_ln49_29_fu_977_p2 mac_muladd_16s_16s_24ns_24_4_1_U27 mac_muladd_16s_16s_24ns_24_4_1_U27 add_ln49_31_fu_987_p2 add_ln49_32_fu_997_p2 mac_muladd_16s_16s_24ns_24_4_1_U28 mac_muladd_16s_16s_24ns_24_4_1_U28 add_ln49_34_fu_1032_p2 add_ln49_35_fu_1042_p2 mac_muladd_16s_16s_24ns_24_4_1_U29 mac_muladd_16s_16s_24ns_24_4_1_U29 add_ln49_37_fu_1052_p2 add_ln49_38_fu_1062_p2 mac_muladd_16s_16s_24ns_24_4_1_U30 mac_muladd_16s_16s_24ns_24_4_1_U30 add_ln49_40_fu_1100_p2 add_ln49_41_fu_1110_p2 mac_muladd_16s_16s_24ns_24_4_1_U31 mac_muladd_16s_16s_24ns_24_4_1_U31 add_ln49_43_fu_1120_p2 add_ln49_44_fu_1131_p2 mac_muladd_16s_16s_24ns_24_4_1_U32 mac_muladd_16s_16s_24ns_24_4_1_U32 add_ln49_46_fu_1166_p2 add_ln49_47_fu_1176_p2 mac_muladd_16s_16s_24ns_24_4_1_U33 mac_muladd_16s_16s_24ns_24_4_1_U33 add_ln49_49_fu_1186_p2 add_ln49_50_fu_1196_p2 mac_muladd_16s_16s_24ns_24_4_1_U34 mac_muladd_16s_16s_24ns_24_4_1_U34 add_ln49_52_fu_1231_p2 add_ln49_53_fu_1241_p2 mac_muladd_16s_16s_24ns_24_4_1_U35 mac_muladd_16s_16s_24ns_24_4_1_U35 add_ln49_55_fu_1251_p2 add_ln49_56_fu_1261_p2 mac_muladd_16s_16s_24ns_24_4_1_U36 mac_muladd_16s_16s_24ns_24_4_1_U36 add_ln51_fu_1597_p2 add_ln51_3_fu_1611_p2 add_ln51_1_fu_1620_p2 add_ln51_2_fu_1631_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_754</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>754</ID>
                    <BindInstances>add_ln8_fu_132_p2 add_ln8_1_fu_158_p2 add_ln15_fu_202_p2 add_ln15_1_fu_223_p2 add_ln19_1_fu_302_p2 add_ln19_fu_311_p2 add_ln21_fu_234_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_760</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>760</ID>
                    <BindInstances>add_ln57_fu_120_p2 add_ln57_1_fu_178_p2 mul_3ns_9ns_9_1_1_U42 add_ln60_fu_220_p2 add_ln60_1_fu_240_p2 add_ln60_2_fu_250_p2 add_ln59_fu_159_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_766</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>766</ID>
                    <BindInstances>add_ln67_fu_586_p2 add_ln67_1_fu_612_p2 empty_156_fu_677_p2 arrayidx17_sum_fu_1327_p2 add_ln75_fu_683_p2 mul_16s_16s_24_1_1_U46 add_ln75_1_fu_623_p2 add_ln75_2_fu_694_p2 mac_muladd_16s_16s_24ns_24_4_1_U47 mac_muladd_16s_16s_24ns_24_4_1_U47 add_ln75_4_fu_705_p2 add_ln75_5_fu_765_p2 mac_muladd_16s_16s_24ns_24_4_1_U48 mac_muladd_16s_16s_24ns_24_4_1_U48 add_ln75_7_fu_715_p2 add_ln75_8_fu_775_p2 mac_muladd_16s_16s_24ns_24_4_1_U49 mac_muladd_16s_16s_24ns_24_4_1_U49 add_ln75_10_fu_785_p2 add_ln75_11_fu_814_p2 mac_muladd_16s_16s_24ns_24_4_1_U50 mac_muladd_16s_16s_24ns_24_4_1_U50 add_ln75_13_fu_795_p2 add_ln75_14_fu_824_p2 mac_muladd_16s_16s_24ns_24_4_1_U51 mac_muladd_16s_16s_24ns_24_4_1_U51 add_ln75_16_fu_834_p2 add_ln75_17_fu_869_p2 mac_muladd_16s_16s_24ns_24_4_1_U52 mac_muladd_16s_16s_24ns_24_4_1_U52 add_ln75_19_fu_844_p2 add_ln75_20_fu_879_p2 mac_muladd_16s_16s_24ns_24_4_1_U53 mac_muladd_16s_16s_24ns_24_4_1_U53 add_ln75_22_fu_889_p2 add_ln75_23_fu_937_p2 mac_muladd_16s_16s_24ns_24_4_1_U54 mac_muladd_16s_16s_24ns_24_4_1_U54 add_ln75_25_fu_899_p2 add_ln75_26_fu_948_p2 mac_muladd_16s_16s_24ns_24_4_1_U55 mac_muladd_16s_16s_24ns_24_4_1_U55 add_ln75_28_fu_959_p2 add_ln75_29_fu_1004_p2 mac_muladd_16s_16s_24ns_24_4_1_U56 mac_muladd_16s_16s_24ns_24_4_1_U56 add_ln75_31_fu_969_p2 add_ln75_32_fu_1014_p2 mac_muladd_16s_16s_24ns_24_4_1_U57 mac_muladd_16s_16s_24ns_24_4_1_U57 add_ln75_34_fu_1024_p2 add_ln75_35_fu_1094_p2 mac_muladd_16s_16s_24ns_24_4_1_U58 mac_muladd_16s_16s_24ns_24_4_1_U58 add_ln75_37_fu_1034_p2 add_ln75_38_fu_1104_p2 mac_muladd_16s_16s_24ns_24_4_1_U59 mac_muladd_16s_16s_24ns_24_4_1_U59 add_ln75_40_fu_1114_p2 add_ln75_41_fu_1175_p2 mac_muladd_16s_16s_24ns_24_4_1_U60 mac_muladd_16s_16s_24ns_24_4_1_U60 add_ln75_43_fu_1124_p2 add_ln75_44_fu_1185_p2 mac_muladd_16s_16s_24ns_24_4_1_U61 mac_muladd_16s_16s_24ns_24_4_1_U61 add_ln75_46_fu_1195_p2 add_ln75_47_fu_1240_p2 mac_muladd_16s_16s_24ns_24_4_1_U62 mac_muladd_16s_16s_24ns_24_4_1_U62 add_ln75_49_fu_1205_p2 add_ln75_50_fu_1250_p2 mac_muladd_16s_16s_24ns_24_4_1_U63 mac_muladd_16s_16s_24ns_24_4_1_U63 add_ln75_52_fu_1260_p2 add_ln75_53_fu_1304_p2 mac_muladd_16s_16s_24ns_24_4_1_U64 mac_muladd_16s_16s_24ns_24_4_1_U64 add_ln75_55_fu_1270_p2 add_ln75_56_fu_1314_p2 mac_muladd_16s_16s_24ns_24_4_1_U65 mac_muladd_16s_16s_24ns_24_4_1_U65 add_ln77_fu_1624_p2 add_ln77_3_fu_1135_p2 add_ln77_1_fu_1144_p2 add_ln77_2_fu_1642_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_774</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>774</ID>
                    <BindInstances>add_ln83_fu_122_p2 add_ln83_1_fu_148_p2 mac_muladd_4ns_8ns_8ns_11_4_1_U69 mac_muladd_4ns_8ns_8ns_11_4_1_U69 add_ln86_3_fu_241_p2 add_ln85_fu_186_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_780</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>780</ID>
                    <BindInstances>add_ln93_fu_1014_p2 add_ln93_1_fu_1040_p2 empty_155_fu_1105_p2 arrayidx23_sum_fu_2434_p2 add_ln101_fu_1115_p2 mul_16s_16s_24_1_1_U73 add_ln101_1_fu_1051_p2 add_ln101_2_fu_1126_p2 mac_muladd_16s_16s_24ns_24_4_1_U74 mac_muladd_16s_16s_24ns_24_4_1_U74 add_ln101_4_fu_1137_p2 add_ln101_5_fu_1208_p2 mac_muladd_16s_16s_24ns_24_4_1_U75 mac_muladd_16s_16s_24ns_24_4_1_U75 add_ln101_7_fu_1147_p2 add_ln101_8_fu_1218_p2 mac_muladd_16s_16s_24ns_24_4_1_U76 mac_muladd_16s_16s_24ns_24_4_1_U76 add_ln101_10_fu_1228_p2 add_ln101_11_fu_1272_p2 mac_muladd_16s_16s_24ns_24_4_1_U77 mac_muladd_16s_16s_24ns_24_4_1_U77 add_ln101_13_fu_1238_p2 add_ln101_14_fu_1282_p2 mac_muladd_16s_16s_24ns_24_4_1_U78 mac_muladd_16s_16s_24ns_24_4_1_U78 add_ln101_16_fu_1292_p2 add_ln101_17_fu_1336_p2 mac_muladd_16s_16s_24ns_24_4_1_U79 mac_muladd_16s_16s_24ns_24_4_1_U79 add_ln101_19_fu_1302_p2 add_ln101_20_fu_1356_p2 mac_muladd_16s_16s_24ns_24_4_1_U80 mac_muladd_16s_16s_24ns_24_4_1_U80 add_ln101_22_fu_1367_p2 add_ln101_23_fu_1412_p2 mac_muladd_16s_16s_24ns_24_4_1_U81 mac_muladd_16s_16s_24ns_24_4_1_U81 add_ln101_25_fu_1377_p2 add_ln101_26_fu_1422_p2 mac_muladd_16s_16s_24ns_24_4_1_U82 mac_muladd_16s_16s_24ns_24_4_1_U82 add_ln101_28_fu_1432_p2 add_ln101_29_fu_1477_p2 mac_muladd_16s_16s_24ns_24_4_1_U83 mac_muladd_16s_16s_24ns_24_4_1_U83 add_ln101_31_fu_1442_p2 add_ln101_32_fu_1487_p2 mac_muladd_16s_16s_24ns_24_4_1_U84 mac_muladd_16s_16s_24ns_24_4_1_U84 add_ln101_34_fu_1497_p2 add_ln101_35_fu_1545_p2 mac_muladd_16s_16s_24ns_24_4_1_U85 mac_muladd_16s_16s_24ns_24_4_1_U85 add_ln101_37_fu_1507_p2 add_ln101_38_fu_1555_p2 mac_muladd_16s_16s_24ns_24_4_1_U86 mac_muladd_16s_16s_24ns_24_4_1_U86 add_ln101_40_fu_1565_p2 add_ln101_41_fu_1611_p2 mac_muladd_16s_16s_24ns_24_4_1_U87 mac_muladd_16s_16s_24ns_24_4_1_U87 add_ln101_43_fu_1575_p2 add_ln101_44_fu_1621_p2 mac_muladd_16s_16s_24ns_24_4_1_U88 mac_muladd_16s_16s_24ns_24_4_1_U88 add_ln101_46_fu_1631_p2 add_ln101_47_fu_1676_p2 mac_muladd_16s_16s_24ns_24_4_1_U89 mac_muladd_16s_16s_24ns_24_4_1_U89 add_ln101_49_fu_1641_p2 add_ln101_50_fu_1686_p2 mac_muladd_16s_16s_24ns_24_4_1_U90 mac_muladd_16s_16s_24ns_24_4_1_U90 add_ln101_52_fu_1696_p2 add_ln101_53_fu_1741_p2 mac_muladd_16s_16s_24ns_24_4_1_U91 mac_muladd_16s_16s_24ns_24_4_1_U91 add_ln101_55_fu_1706_p2 add_ln101_56_fu_1751_p2 mac_muladd_16s_16s_24ns_24_4_1_U92 mac_muladd_16s_16s_24ns_24_4_1_U92 add_ln101_58_fu_1761_p2 add_ln101_59_fu_1806_p2 mac_muladd_16s_16s_24ns_24_4_1_U93 mac_muladd_16s_16s_24ns_24_4_1_U93 add_ln101_61_fu_1771_p2 add_ln101_62_fu_1816_p2 mac_muladd_16s_16s_24ns_24_4_1_U94 mac_muladd_16s_16s_24ns_24_4_1_U94 add_ln101_64_fu_1826_p2 add_ln101_65_fu_1871_p2 mac_muladd_16s_16s_24ns_24_4_1_U95 mac_muladd_16s_16s_24ns_24_4_1_U95 add_ln101_67_fu_1836_p2 add_ln101_68_fu_1881_p2 mac_muladd_16s_16s_24ns_24_4_1_U96 mac_muladd_16s_16s_24ns_24_4_1_U96 add_ln101_70_fu_1891_p2 add_ln101_71_fu_1940_p2 mac_muladd_16s_16s_24ns_24_4_1_U97 mac_muladd_16s_16s_24ns_24_4_1_U97 add_ln101_73_fu_1901_p2 add_ln101_74_fu_1950_p2 mac_muladd_16s_16s_24ns_24_4_1_U98 mac_muladd_16s_16s_24ns_24_4_1_U98 add_ln101_76_fu_1960_p2 add_ln101_77_fu_2013_p2 mac_muladd_16s_16s_24ns_24_4_1_U99 mac_muladd_16s_16s_24ns_24_4_1_U99 add_ln101_79_fu_1974_p2 add_ln101_80_fu_2023_p2 mac_muladd_16s_16s_24ns_24_4_1_U100 mac_muladd_16s_16s_24ns_24_4_1_U100 add_ln101_82_fu_2033_p2 add_ln101_83_fu_2089_p2 mac_muladd_16s_16s_24ns_24_4_1_U101 mac_muladd_16s_16s_24ns_24_4_1_U101 add_ln101_85_fu_2047_p2 add_ln101_86_fu_2099_p2 mac_muladd_16s_16s_24ns_24_4_1_U102 mac_muladd_16s_16s_24ns_24_4_1_U102 add_ln101_88_fu_2109_p2 add_ln101_89_fu_2155_p2 mac_muladd_16s_16s_24ns_24_4_1_U103 mac_muladd_16s_16s_24ns_24_4_1_U103 add_ln101_91_fu_2120_p2 add_ln101_92_fu_2165_p2 mac_muladd_16s_16s_24ns_24_4_1_U104 mac_muladd_16s_16s_24ns_24_4_1_U104 add_ln101_94_fu_2175_p2 add_ln101_95_fu_2220_p2 mac_muladd_16s_16s_24ns_24_4_1_U105 mac_muladd_16s_16s_24ns_24_4_1_U105 add_ln101_97_fu_2185_p2 add_ln101_98_fu_2230_p2 mac_muladd_16s_16s_24ns_24_4_1_U106 mac_muladd_16s_16s_24ns_24_4_1_U106 add_ln101_100_fu_2240_p2 add_ln101_101_fu_2283_p2 mac_muladd_16s_16s_24ns_24_4_1_U107 mac_muladd_16s_16s_24ns_24_4_1_U107 add_ln101_103_fu_2250_p2 add_ln101_104_fu_2293_p2 mac_muladd_16s_16s_24ns_24_4_1_U108 mac_muladd_16s_16s_24ns_24_4_1_U108 add_ln101_106_fu_2303_p2 add_ln101_107_fu_2348_p2 mac_muladd_16s_16s_24ns_24_4_1_U109 mac_muladd_16s_16s_24ns_24_4_1_U109 add_ln101_109_fu_2313_p2 add_ln101_110_fu_2358_p2 mac_muladd_16s_16s_24ns_24_4_1_U110 mac_muladd_16s_16s_24ns_24_4_1_U110 add_ln101_112_fu_2368_p2 add_ln101_113_fu_2411_p2 mac_muladd_16s_16s_24ns_24_4_1_U111 mac_muladd_16s_16s_24ns_24_4_1_U111 add_ln101_115_fu_2378_p2 add_ln101_116_fu_2421_p2 mac_muladd_16s_16s_24ns_24_4_1_U112 mac_muladd_16s_16s_24ns_24_4_1_U112 add_ln103_fu_2962_p2 add_ln103_3_fu_1249_p2 add_ln103_1_fu_1258_p2 add_ln103_2_fu_2980_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_788</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>788</ID>
                    <BindInstances>add_ln30_fu_134_p2 add_ln30_1_fu_160_p2 empty_154_fu_221_p2 add_ln37_fu_238_p2 add_ln37_1_fu_255_p2 add_ln41_fu_316_p2 add_ln41_1_fu_326_p2 add_ln43_fu_178_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_794</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>794</ID>
                    <BindInstances>add_ln109_fu_120_p2 add_ln109_1_fu_146_p2 mac_muladd_4ns_7ns_7ns_10_4_1_U118 mac_muladd_4ns_7ns_7ns_10_4_1_U118 add_ln112_3_fu_239_p2 add_ln111_fu_184_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_800</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>800</ID>
                    <BindInstances>add_ln119_fu_1018_p2 add_ln119_1_fu_1044_p2 empty_162_fu_1109_p2 arrayidx31_sum_fu_2445_p2 add_ln127_fu_1119_p2 mul_16s_16s_24_1_1_U122 add_ln127_1_fu_1055_p2 add_ln127_2_fu_1130_p2 mac_muladd_16s_16s_24ns_24_4_1_U123 mac_muladd_16s_16s_24ns_24_4_1_U123 add_ln127_4_fu_1141_p2 add_ln127_5_fu_1201_p2 mac_muladd_16s_16s_24ns_24_4_1_U124 mac_muladd_16s_16s_24ns_24_4_1_U124 add_ln127_7_fu_1151_p2 add_ln127_8_fu_1211_p2 mac_muladd_16s_16s_24ns_24_4_1_U125 mac_muladd_16s_16s_24ns_24_4_1_U125 add_ln127_10_fu_1221_p2 add_ln127_11_fu_1250_p2 mac_muladd_16s_16s_24ns_24_4_1_U126 mac_muladd_16s_16s_24ns_24_4_1_U126 add_ln127_13_fu_1231_p2 add_ln127_14_fu_1260_p2 mac_muladd_16s_16s_24ns_24_4_1_U127 mac_muladd_16s_16s_24ns_24_4_1_U127 add_ln127_16_fu_1270_p2 add_ln127_17_fu_1314_p2 mac_muladd_16s_16s_24ns_24_4_1_U128 mac_muladd_16s_16s_24ns_24_4_1_U128 add_ln127_19_fu_1280_p2 add_ln127_20_fu_1334_p2 mac_muladd_16s_16s_24ns_24_4_1_U129 mac_muladd_16s_16s_24ns_24_4_1_U129 add_ln127_22_fu_1345_p2 add_ln127_23_fu_1390_p2 mac_muladd_16s_16s_24ns_24_4_1_U130 mac_muladd_16s_16s_24ns_24_4_1_U130 add_ln127_25_fu_1355_p2 add_ln127_26_fu_1400_p2 mac_muladd_16s_16s_24ns_24_4_1_U131 mac_muladd_16s_16s_24ns_24_4_1_U131 add_ln127_28_fu_1410_p2 add_ln127_29_fu_1455_p2 mac_muladd_16s_16s_24ns_24_4_1_U132 mac_muladd_16s_16s_24ns_24_4_1_U132 add_ln127_31_fu_1420_p2 add_ln127_32_fu_1465_p2 mac_muladd_16s_16s_24ns_24_4_1_U133 mac_muladd_16s_16s_24ns_24_4_1_U133 add_ln127_34_fu_1475_p2 add_ln127_35_fu_1523_p2 mac_muladd_16s_16s_24ns_24_4_1_U134 mac_muladd_16s_16s_24ns_24_4_1_U134 add_ln127_37_fu_1485_p2 add_ln127_38_fu_1533_p2 mac_muladd_16s_16s_24ns_24_4_1_U135 mac_muladd_16s_16s_24ns_24_4_1_U135 add_ln127_40_fu_1543_p2 add_ln127_41_fu_1589_p2 mac_muladd_16s_16s_24ns_24_4_1_U136 mac_muladd_16s_16s_24ns_24_4_1_U136 add_ln127_43_fu_1553_p2 add_ln127_44_fu_1599_p2 mac_muladd_16s_16s_24ns_24_4_1_U137 mac_muladd_16s_16s_24ns_24_4_1_U137 add_ln127_46_fu_1609_p2 add_ln127_47_fu_1654_p2 mac_muladd_16s_16s_24ns_24_4_1_U138 mac_muladd_16s_16s_24ns_24_4_1_U138 add_ln127_49_fu_1619_p2 add_ln127_50_fu_1664_p2 mac_muladd_16s_16s_24ns_24_4_1_U139 mac_muladd_16s_16s_24ns_24_4_1_U139 add_ln127_52_fu_1674_p2 add_ln127_53_fu_1721_p2 mac_muladd_16s_16s_24ns_24_4_1_U140 mac_muladd_16s_16s_24ns_24_4_1_U140 add_ln127_55_fu_1731_p2 mac_muladd_16s_16s_24ns_24_4_1_U141 mac_muladd_16s_16s_24ns_24_4_1_U141 add_ln127_57_fu_1741_p2 add_ln127_58_fu_1786_p2 mac_muladd_16s_16s_24ns_24_4_1_U142 mac_muladd_16s_16s_24ns_24_4_1_U142 add_ln127_60_fu_1751_p2 add_ln127_61_fu_1796_p2 mac_muladd_16s_16s_24ns_24_4_1_U143 mac_muladd_16s_16s_24ns_24_4_1_U143 add_ln127_63_fu_1806_p2 add_ln127_64_fu_1873_p2 mac_muladd_16s_16s_24ns_24_4_1_U144 mac_muladd_16s_16s_24ns_24_4_1_U144 add_ln127_66_fu_1816_p2 add_ln127_67_fu_1883_p2 mac_muladd_16s_16s_24ns_24_4_1_U145 mac_muladd_16s_16s_24ns_24_4_1_U145 add_ln127_69_fu_1893_p2 add_ln127_70_fu_1957_p2 mac_muladd_16s_16s_24ns_24_4_1_U146 mac_muladd_16s_16s_24ns_24_4_1_U146 add_ln127_72_fu_1903_p2 add_ln127_73_fu_1967_p2 mac_muladd_16s_16s_24ns_24_4_1_U147 mac_muladd_16s_16s_24ns_24_4_1_U147 add_ln127_75_fu_1977_p2 add_ln127_76_fu_2030_p2 mac_muladd_16s_16s_24ns_24_4_1_U148 mac_muladd_16s_16s_24ns_24_4_1_U148 add_ln127_78_fu_1991_p2 add_ln127_79_fu_2040_p2 mac_muladd_16s_16s_24ns_24_4_1_U149 mac_muladd_16s_16s_24ns_24_4_1_U149 add_ln127_81_fu_2050_p2 add_ln127_82_fu_2100_p2 mac_muladd_16s_16s_24ns_24_4_1_U150 mac_muladd_16s_16s_24ns_24_4_1_U150 add_ln127_84_fu_2110_p2 mac_muladd_16s_16s_24ns_24_4_1_U151 mac_muladd_16s_16s_24ns_24_4_1_U151 add_ln127_86_fu_2120_p2 add_ln127_87_fu_2166_p2 mac_muladd_16s_16s_24ns_24_4_1_U152 mac_muladd_16s_16s_24ns_24_4_1_U152 add_ln127_89_fu_2131_p2 add_ln127_90_fu_2176_p2 mac_muladd_16s_16s_24ns_24_4_1_U153 mac_muladd_16s_16s_24ns_24_4_1_U153 add_ln127_92_fu_2186_p2 add_ln127_93_fu_2231_p2 mac_muladd_16s_16s_24ns_24_4_1_U154 mac_muladd_16s_16s_24ns_24_4_1_U154 add_ln127_95_fu_2196_p2 add_ln127_96_fu_2241_p2 mac_muladd_16s_16s_24ns_24_4_1_U155 mac_muladd_16s_16s_24ns_24_4_1_U155 add_ln127_98_fu_2251_p2 add_ln127_99_fu_2294_p2 mac_muladd_16s_16s_24ns_24_4_1_U156 mac_muladd_16s_16s_24ns_24_4_1_U156 add_ln127_101_fu_2261_p2 add_ln127_102_fu_2304_p2 mac_muladd_16s_16s_24ns_24_4_1_U157 mac_muladd_16s_16s_24ns_24_4_1_U157 add_ln127_104_fu_2314_p2 add_ln127_105_fu_2359_p2 mac_muladd_16s_16s_24ns_24_4_1_U158 mac_muladd_16s_16s_24ns_24_4_1_U158 add_ln127_107_fu_2324_p2 add_ln127_108_fu_2369_p2 mac_muladd_16s_16s_24ns_24_4_1_U159 mac_muladd_16s_16s_24ns_24_4_1_U159 add_ln127_110_fu_2379_p2 add_ln127_111_fu_2422_p2 mac_muladd_16s_16s_24ns_24_4_1_U160 mac_muladd_16s_16s_24ns_24_4_1_U160 add_ln127_113_fu_2389_p2 add_ln127_114_fu_2432_p2 mac_muladd_16s_16s_24ns_24_4_1_U161 mac_muladd_16s_16s_24ns_24_4_1_U161 add_ln129_fu_2973_p2 add_ln129_3_fu_1917_p2 add_ln129_1_fu_1926_p2 add_ln129_2_fu_2991_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_808</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>808</ID>
                    <BindInstances>add_ln135_fu_122_p2 add_ln135_1_fu_148_p2 mac_muladd_5ns_7ns_7ns_11_4_1_U165 mac_muladd_5ns_7ns_7ns_11_4_1_U165 add_ln138_3_fu_241_p2 add_ln137_fu_186_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_814</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>814</ID>
                    <BindInstances>add_ln145_fu_236_p2 add_ln145_1_fu_436_p2 add_ln147_fu_449_p2 add_ln150_fu_355_p2 empty_160_fu_490_p2 arrayidx37_sum_fu_593_p2 mac_muladd_5ns_7ns_7ns_11_4_1_U169 add_ln153_fu_517_p2 mac_muladd_5ns_7ns_7ns_11_4_1_U169 add_ln153_2_fu_527_p2 add_ln153_3_fu_552_p2 mac_muladd_16s_16s_24ns_24_4_1_U170 mac_muladd_16s_16s_24ns_24_4_1_U170 add_ln152_fu_395_p2 add_ln155_fu_638_p2 add_ln155_1_fu_558_p2 add_ln155_2_fu_656_p2 add_ln150_1_fu_272_p2 add_ln147_1_fu_286_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_822</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>822</ID>
                    <BindInstances>add_ln52_fu_134_p2 add_ln52_1_fu_160_p2 empty_153_fu_221_p2 add_ln59_fu_238_p2 add_ln59_1_fu_255_p2 add_ln63_1_fu_316_p2 add_ln63_fu_326_p2 add_ln65_fu_178_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_828</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>828</ID>
                    <BindInstances>add_ln161_fu_120_p2 add_ln161_1_fu_146_p2 mac_muladd_5ns_6ns_6ns_10_4_1_U176 mac_muladd_5ns_6ns_6ns_10_4_1_U176 add_ln164_3_fu_239_p2 add_ln163_fu_184_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_834</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>834</ID>
                    <BindInstances>add_ln171_fu_238_p2 add_ln171_1_fu_438_p2 add_ln173_fu_451_p2 add_ln176_fu_357_p2 arrayidx45_sum_fu_588_p2 mac_muladd_5ns_6ns_6ns_10_4_1_U180 add_ln179_fu_471_p2 mac_muladd_5ns_6ns_6ns_10_4_1_U180 add_ln179_2_fu_530_p2 add_ln179_5_fu_540_p2 add_ln179_3_fu_566_p2 mac_muladd_16s_16s_24ns_24_4_1_U181 mac_muladd_16s_16s_24ns_24_4_1_U181 add_ln178_fu_397_p2 add_ln181_fu_674_p2 add_ln181_3_fu_624_p2 add_ln181_1_fu_634_p2 add_ln181_2_fu_692_p2 add_ln176_1_fu_274_p2 add_ln173_1_fu_288_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_842</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>842</ID>
                    <BindInstances>add_ln187_fu_118_p2 add_ln187_1_fu_144_p2 mac_muladd_6ns_6ns_6ns_11_4_1_U185 mac_muladd_6ns_6ns_6ns_11_4_1_U185 add_ln190_3_fu_237_p2 add_ln189_fu_182_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_848</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>848</ID>
                    <BindInstances>add_ln197_fu_236_p2 add_ln197_1_fu_436_p2 add_ln199_fu_449_p2 add_ln202_fu_355_p2 arrayidx51_sum_fu_623_p2 mac_muladd_6ns_6ns_6ns_11_4_1_U189 add_ln205_fu_526_p2 mac_muladd_6ns_6ns_6ns_11_4_1_U189 add_ln205_2_fu_536_p2 add_ln205_5_fu_546_p2 add_ln205_3_fu_572_p2 mac_muladd_16s_16s_24ns_24_4_1_U190 mac_muladd_16s_16s_24ns_24_4_1_U190 add_ln204_fu_395_p2 add_ln207_fu_668_p2 add_ln207_3_fu_578_p2 add_ln207_1_fu_588_p2 add_ln207_2_fu_686_p2 add_ln202_1_fu_272_p2 add_ln199_1_fu_286_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_856</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>856</ID>
                    <BindInstances>add_ln74_fu_291_p2 add_ln74_1_fu_339_p2 empty_152_fu_383_p2 add_ln81_fu_400_p2 add_ln81_1_fu_417_p2 mul_5ns_7ns_11_1_1_U195 add_ln86_fu_456_p2 add_ln87_fu_320_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_871</InstName>
                    <ModuleName>CNN_Pipeline_VITIS_LOOP_93_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>871</ID>
                    <BindInstances>add_ln93_1_fu_347_p2 add_ln96_9_fu_446_p2 mul_16s_18ns_34_1_1_U209 sub_ln98_fu_545_p2 sub_ln98_1_fu_566_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_a_Dense_0_fu_886</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_a_Dense_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>886</ID>
                    <BindInstances>add_ln5_fu_838_p2 add_ln9_fu_848_p2 mul_16s_12s_24_1_1_U222 add_ln9_1_fu_859_p2 mac_muladd_16s_12s_24ns_24_4_1_U223 mac_muladd_16s_12s_24ns_24_4_1_U223 add_ln9_3_fu_898_p2 mac_muladd_16s_12s_24ns_24_4_1_U224 mac_muladd_16s_12s_24ns_24_4_1_U224 add_ln9_5_fu_908_p2 mac_muladd_16s_12s_24ns_24_4_1_U225 mac_muladd_16s_12s_24ns_24_4_1_U225 add_ln9_7_fu_922_p2 mac_muladd_16s_12s_24ns_24_4_1_U226 mac_muladd_16s_12s_24ns_24_4_1_U226 mac_muladd_16s_12s_24ns_24_4_1_U227 mac_muladd_16s_12s_24ns_24_4_1_U227 add_ln9_10_fu_955_p2 mac_muladd_16s_12s_24ns_24_4_1_U228 mac_muladd_16s_12s_24ns_24_4_1_U228 add_ln9_12_fu_965_p2 mac_muladd_16s_12s_24ns_24_4_1_U229 mac_muladd_16s_12s_24ns_24_4_1_U229 add_ln9_14_fu_996_p2 mac_muladd_16s_12s_24ns_24_4_1_U230 mac_muladd_16s_12s_24ns_24_4_1_U230 add_ln9_16_fu_1006_p2 mac_muladd_16s_12s_24ns_24_4_1_U231 mac_muladd_16s_12s_24ns_24_4_1_U231 add_ln9_18_fu_1037_p2 mac_muladd_16s_12s_24ns_24_4_1_U232 mac_muladd_16s_12s_24ns_24_4_1_U232 add_ln9_20_fu_1047_p2 mac_muladd_16s_12s_24ns_24_4_1_U233 mac_muladd_16s_12s_24ns_24_4_1_U233 add_ln9_22_fu_1078_p2 mac_muladd_16s_12s_24ns_24_4_1_U234 mac_muladd_16s_12s_24ns_24_4_1_U234 mac_muladd_16s_12s_24ns_24_4_1_U235 mac_muladd_16s_12s_24ns_24_4_1_U235 add_ln9_25_fu_1121_p2 mac_muladd_16s_12s_24ns_24_4_1_U236 mac_muladd_16s_12s_24ns_24_4_1_U236 add_ln9_27_fu_1131_p2 mac_muladd_16s_12s_24ns_24_4_1_U237 mac_muladd_16s_12s_24ns_24_4_1_U237 add_ln9_29_fu_1162_p2 mac_muladd_16s_12s_24ns_24_4_1_U238 mac_muladd_16s_12s_24ns_24_4_1_U238 add_ln9_31_fu_1172_p2 mac_muladd_16s_12s_24ns_24_4_1_U239 mac_muladd_16s_12s_24ns_24_4_1_U239 add_ln9_33_fu_1203_p2 mac_muladd_16s_12s_24ns_24_4_1_U240 mac_muladd_16s_12s_24ns_24_4_1_U240 add_ln9_35_fu_1213_p2 mac_muladd_16s_12s_24ns_24_4_1_U241 mac_muladd_16s_12s_24ns_24_4_1_U241 add_ln9_37_fu_1244_p2 mac_muladd_16s_12s_24ns_24_4_1_U242 mac_muladd_16s_12s_24ns_24_4_1_U242 mac_muladd_16s_12s_24ns_24_4_1_U243 mac_muladd_16s_12s_24ns_24_4_1_U243 add_ln9_40_fu_1287_p2 mac_muladd_16s_12s_24ns_24_4_1_U244 mac_muladd_16s_12s_24ns_24_4_1_U244 add_ln9_42_fu_1297_p2 mac_muladd_16s_12s_24ns_24_4_1_U245 mac_muladd_16s_12s_24ns_24_4_1_U245 add_ln9_44_fu_1328_p2 mac_muladd_16s_12s_24ns_24_4_1_U246 mac_muladd_16s_12s_24ns_24_4_1_U246 add_ln9_46_fu_1338_p2 mac_muladd_16s_12s_24ns_24_4_1_U247 mac_muladd_16s_12s_24ns_24_4_1_U247 add_ln9_48_fu_1369_p2 mac_muladd_16s_12s_24ns_24_4_1_U248 mac_muladd_16s_12s_24ns_24_4_1_U248 add_ln9_50_fu_1379_p2 mac_muladd_16s_12s_24ns_24_4_1_U249 mac_muladd_16s_12s_24ns_24_4_1_U249 add_ln9_52_fu_1410_p2 mac_muladd_16s_12s_24ns_24_4_1_U250 mac_muladd_16s_12s_24ns_24_4_1_U250 mac_muladd_16s_12s_24ns_24_4_1_U251 mac_muladd_16s_12s_24ns_24_4_1_U251 add_ln9_55_fu_1452_p2 mac_muladd_16s_12s_24ns_24_4_1_U252 mac_muladd_16s_12s_24ns_24_4_1_U252 add_ln9_57_fu_1462_p2 mac_muladd_16s_12s_24ns_24_4_1_U253 mac_muladd_16s_12s_24ns_24_4_1_U253 add_ln11_fu_1830_p2 add_ln11_2_fu_1861_p2 add_ln11_1_fu_1867_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_for_a_Dense_1_fu_927</InstName>
                    <ModuleName>CNN_Pipeline_loop_for_a_Dense_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>927</ID>
                    <BindInstances>add_ln17_fu_558_p2 mul_16s_16s_24_1_1_U290 add_ln21_fu_581_p2 mac_muladd_16s_16s_24ns_24_4_1_U291 mac_muladd_16s_16s_24ns_24_4_1_U291 add_ln21_2_fu_620_p2 mac_muladd_16s_16s_24ns_24_4_1_U292 mac_muladd_16s_16s_24ns_24_4_1_U292 add_ln21_4_fu_630_p2 mac_muladd_16s_16s_24ns_24_4_1_U293 mac_muladd_16s_16s_24ns_24_4_1_U293 add_ln21_6_fu_644_p2 mac_muladd_16s_16s_24ns_24_4_1_U294 mac_muladd_16s_16s_24ns_24_4_1_U294 add_ln21_8_fu_654_p2 mac_muladd_16s_16s_24ns_24_4_1_U295 mac_muladd_16s_16s_24ns_24_4_1_U295 add_ln21_10_fu_675_p2 mac_muladd_16s_16s_24ns_24_4_1_U296 mac_muladd_16s_16s_24ns_24_4_1_U296 add_ln21_12_fu_685_p2 mac_muladd_16s_16s_24ns_24_4_1_U297 mac_muladd_16s_16s_24ns_24_4_1_U297 mac_muladd_16s_16s_24ns_24_4_1_U298 mac_muladd_16s_16s_24ns_24_4_1_U298 add_ln21_15_fu_728_p2 mac_muladd_16s_16s_24ns_24_4_1_U299 mac_muladd_16s_16s_24ns_24_4_1_U299 add_ln21_17_fu_759_p2 mac_muladd_16s_16s_24ns_24_4_1_U300 mac_muladd_16s_16s_24ns_24_4_1_U300 add_ln21_19_fu_769_p2 mac_muladd_16s_16s_24ns_24_4_1_U301 mac_muladd_16s_16s_24ns_24_4_1_U301 add_ln21_21_fu_800_p2 mac_muladd_16s_16s_24ns_24_4_1_U302 mac_muladd_16s_16s_24ns_24_4_1_U302 add_ln21_23_fu_810_p2 mac_muladd_16s_16s_24ns_24_4_1_U303 mac_muladd_16s_16s_24ns_24_4_1_U303 add_ln21_25_fu_841_p2 mac_muladd_16s_16s_24ns_24_4_1_U304 mac_muladd_16s_16s_24ns_24_4_1_U304 add_ln21_27_fu_851_p2 mac_muladd_16s_16s_24ns_24_4_1_U305 mac_muladd_16s_16s_24ns_24_4_1_U305 mac_muladd_16s_16s_24ns_24_4_1_U306 mac_muladd_16s_16s_24ns_24_4_1_U306 add_ln21_30_fu_894_p2 mac_muladd_16s_16s_24ns_24_4_1_U307 mac_muladd_16s_16s_24ns_24_4_1_U307 add_ln21_32_fu_925_p2 mac_muladd_16s_16s_24ns_24_4_1_U308 mac_muladd_16s_16s_24ns_24_4_1_U308 add_ln21_34_fu_935_p2 mac_muladd_16s_16s_24ns_24_4_1_U309 mac_muladd_16s_16s_24ns_24_4_1_U309 add_ln23_fu_1183_p2 out_Dense_d0</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CNN_Pipeline_loop_detect_fu_956</InstName>
                    <ModuleName>CNN_Pipeline_loop_detect</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>956</ID>
                    <BindInstances>i_3_fu_107_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>out_Dense_U OutPadConv0_U OutConv0_U OutPadConv1_U OutConv1_U OutPool0_U OutPadConv2_U OutConv2_U OutPadConv3_U OutConv3_U OutPool1_U OutPadConv4_U OutConv4_U OutPadConv5_U OutConv5_U OutPool2_U OutPadConv6_U OutConv6_U OutPadConv7_U OutConv7_U OutPool3_U OutPool3_1_U OutPool3_2_U OutPool3_3_U OutPool3_4_U OutPool3_5_U OutPool3_6_U OutPool3_7_U OutPool3_8_U OutPool3_9_U OutGlobalAverPool1D_U OutDense0_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pad_0</Name>
            <Loops>
                <loop_for_channel_pad_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.831</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>326</Best-caseLatency>
                    <Average-caseLatency>326</Average-caseLatency>
                    <Worst-caseLatency>326</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.630 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>326</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pad_0>
                        <Name>loop_for_channel_pad_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>324</TripCount>
                        <Latency>324</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pad_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:7~CNN.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pad_0>
                            <Name>loop_for_channel_pad_0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:8~CNN.cpp:31</SourceLocation>
                        </loop_for_channel_pad_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pad_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_90_p2" SOURCE="Conv.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pad_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_96_p2" SOURCE="Conv.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0</Name>
            <Loops>
                <VITIS_LOOP_15_1_loop_for_ap_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.617</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3847</Best-caseLatency>
                    <Average-caseLatency>3847</Average-caseLatency>
                    <Worst-caseLatency>3847</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.235 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.235 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.235 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3847</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_1_loop_for_ap_0>
                        <Name>VITIS_LOOP_15_1_loop_for_ap_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>3845</Latency>
                        <AbsoluteTimeLatency>19.225 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_15_1_loop_for_ap_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:17~CNN.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_15_1_loop_for_ap_0>
                            <Name>VITIS_LOOP_15_1_loop_for_ap_0</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:15~CNN.cpp:32</SourceLocation>
                        </VITIS_LOOP_15_1_loop_for_ap_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>281</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>571</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_253_p2" SOURCE="Conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_279_p2" SOURCE="Conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_309_p2" SOURCE="Conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx3_sum_fu_506_p2" SOURCE="Conv.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx3_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_24_1_1_U3" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_368_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_325_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U4" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U4" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_3_fu_389_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_4_fu_400_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U5" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U5" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_6_fu_428_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_7_fu_410_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U6" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U6" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_9_fu_438_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_10_fu_448_p2" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U7" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U7" SOURCE="Conv.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_590_p2" SOURCE="Conv.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_3_fu_604_p2" SOURCE="Conv.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_613_p2" SOURCE="Conv.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1_loop_for_ap_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_2_fu_624_p2" SOURCE="Conv.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1</Name>
            <Loops>
                <loop_for_3_channel_pad_1_loop_for_channel_pad_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.990</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1299</Best-caseLatency>
                    <Average-caseLatency>1299</Average-caseLatency>
                    <Worst-caseLatency>1299</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.495 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.495 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.495 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1299</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_1_loop_for_channel_pad_1>
                        <Name>loop_for_3_channel_pad_1_loop_for_channel_pad_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1296</TripCount>
                        <Latency>1297</Latency>
                        <AbsoluteTimeLatency>6.485 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_1_loop_for_channel_pad_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:33~CNN.cpp:33</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_1_loop_for_channel_pad_1>
                            <Name>loop_for_3_channel_pad_1_loop_for_channel_pad_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:31~CNN.cpp:33</SourceLocation>
                        </loop_for_3_channel_pad_1_loop_for_channel_pad_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>59</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_120_p2" SOURCE="Conv.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_178_p2" SOURCE="Conv.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_10ns_10_1_1_U13" SOURCE="Conv.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_264_p2" SOURCE="Conv.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_222_p2" SOURCE="Conv.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_2_fu_232_p2" SOURCE="Conv.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_1_loop_for_channel_pad_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_159_p2" SOURCE="Conv.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1</Name>
            <Loops>
                <VITIS_LOOP_41_1_loop_for_ap_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.617</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14093</Best-caseLatency>
                    <Average-caseLatency>14093</Average-caseLatency>
                    <Worst-caseLatency>14093</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.465 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.465 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.465 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14093</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1_loop_for_ap_1>
                        <Name>VITIS_LOOP_41_1_loop_for_ap_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>14091</Latency>
                        <AbsoluteTimeLatency>70.455 us</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_41_1_loop_for_ap_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:43~CNN.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_1_loop_for_ap_1>
                            <Name>VITIS_LOOP_41_1_loop_for_ap_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:41~CNN.cpp:34</SourceLocation>
                        </VITIS_LOOP_41_1_loop_for_ap_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>439</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1260</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_587_p2" SOURCE="Conv.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_613_p2" SOURCE="Conv.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_650_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_24_1_1_U17" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_661_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_672_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U18" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U18" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_4_fu_730_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_5_fu_740_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U19" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U19" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_7_fu_750_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_8_fu_760_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U20" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U20" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_10_fu_781_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_11_fu_791_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U21" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U21" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_13_fu_801_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_14_fu_812_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U22" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U22" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_16_fu_837_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_17_fu_847_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U23" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U23" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_19_fu_857_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_20_fu_867_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U24" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U24" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_22_fu_902_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_23_fu_912_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U25" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U25" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_25_fu_922_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_26_fu_932_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U26" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U26" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_28_fu_967_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_29_fu_977_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U27" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U27" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_31_fu_987_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_32_fu_997_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U28" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U28" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_34_fu_1032_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_35_fu_1042_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U29" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U29" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_37_fu_1052_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_38_fu_1062_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U30" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U30" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_40_fu_1100_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_41_fu_1110_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U31" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U31" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_43_fu_1120_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_44_fu_1131_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U32" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U32" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_46_fu_1166_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_47_fu_1176_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U33" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U33" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_49_fu_1186_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_50_fu_1196_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U34" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U34" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_52_fu_1231_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_53_fu_1241_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U35" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U35" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_55_fu_1251_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_56_fu_1261_p2" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U36" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln49_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U36" SOURCE="Conv.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1597_p2" SOURCE="Conv.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_3_fu_1611_p2" SOURCE="Conv.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_1620_p2" SOURCE="Conv.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_for_ap_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_1631_p2" SOURCE="Conv.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0</Name>
            <Loops>
                <loop_for_channel_pool_0_loop_for_weight_pool_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.609</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>643</Best-caseLatency>
                    <Average-caseLatency>643</Average-caseLatency>
                    <Worst-caseLatency>643</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.215 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.215 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.215 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>643</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pool_0_loop_for_weight_pool_0>
                        <Name>loop_for_channel_pool_0_loop_for_weight_pool_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>640</TripCount>
                        <Latency>641</Latency>
                        <AbsoluteTimeLatency>3.205 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pool_0_loop_for_weight_pool_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:11~CNN.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pool_0_loop_for_weight_pool_0>
                            <Name>loop_for_channel_pool_0_loop_for_weight_pool_0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Pool.cpp:8~CNN.cpp:35</SourceLocation>
                        </loop_for_channel_pool_0_loop_for_weight_pool_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>315</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_132_p2" SOURCE="Pool.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_1_fu_158_p2" SOURCE="Pool.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_202_p2" SOURCE="Pool.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_223_p2" SOURCE="Pool.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_302_p2" SOURCE="Pool.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_311_p2" SOURCE="Pool.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_0_loop_for_weight_pool_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_234_p2" SOURCE="Pool.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2</Name>
            <Loops>
                <loop_for_3_channel_pad_2_loop_for_channel_pad_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.396</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>659</Best-caseLatency>
                    <Average-caseLatency>659</Average-caseLatency>
                    <Worst-caseLatency>659</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.295 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.295 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.295 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>659</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_2_loop_for_channel_pad_2>
                        <Name>loop_for_3_channel_pad_2_loop_for_channel_pad_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>656</TripCount>
                        <Latency>657</Latency>
                        <AbsoluteTimeLatency>3.285 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_2_loop_for_channel_pad_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:59~CNN.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_2_loop_for_channel_pad_2>
                            <Name>loop_for_3_channel_pad_2_loop_for_channel_pad_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:57~CNN.cpp:36</SourceLocation>
                        </loop_for_3_channel_pad_2_loop_for_channel_pad_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>48</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>297</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_120_p2" SOURCE="Conv.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_178_p2" SOURCE="Conv.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_9ns_9_1_1_U42" SOURCE="Conv.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_220_p2" SOURCE="Conv.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_240_p2" SOURCE="Conv.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_2_fu_250_p2" SOURCE="Conv.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_2_loop_for_channel_pad_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_159_p2" SOURCE="Conv.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2</Name>
            <Loops>
                <VITIS_LOOP_67_1_loop_for_ap_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.617</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14094</Best-caseLatency>
                    <Average-caseLatency>14094</Average-caseLatency>
                    <Worst-caseLatency>14094</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.470 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.470 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14094</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_1_loop_for_ap_2>
                        <Name>VITIS_LOOP_67_1_loop_for_ap_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>14092</Latency>
                        <AbsoluteTimeLatency>70.460 us</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_67_1_loop_for_ap_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:69~CNN.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_67_1_loop_for_ap_2>
                            <Name>VITIS_LOOP_67_1_loop_for_ap_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:67~CNN.cpp:37</SourceLocation>
                        </VITIS_LOOP_67_1_loop_for_ap_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>515</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1296</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_586_p2" SOURCE="Conv.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_612_p2" SOURCE="Conv.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_677_p2" SOURCE="Conv.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx17_sum_fu_1327_p2" SOURCE="Conv.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx17_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_683_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_24_1_1_U46" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_623_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_694_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U47" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U47" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_4_fu_705_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_765_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U48" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U48" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_715_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_8_fu_775_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U49" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U49" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_10_fu_785_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_11_fu_814_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U50" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U50" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_13_fu_795_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_14_fu_824_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U51" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U51" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_16_fu_834_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_17_fu_869_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U52" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U52" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_19_fu_844_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_20_fu_879_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U53" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U53" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_22_fu_889_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_23_fu_937_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U54" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U54" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_25_fu_899_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_26_fu_948_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U55" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U55" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_28_fu_959_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_29_fu_1004_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U56" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U56" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_31_fu_969_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_32_fu_1014_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U57" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U57" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_34_fu_1024_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_35_fu_1094_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U58" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U58" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_37_fu_1034_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_38_fu_1104_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U59" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U59" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_40_fu_1114_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_41_fu_1175_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U60" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U60" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_43_fu_1124_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_44_fu_1185_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U61" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U61" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_46_fu_1195_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_47_fu_1240_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U62" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U62" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_49_fu_1205_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_50_fu_1250_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U63" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U63" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_52_fu_1260_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_53_fu_1304_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U64" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U64" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_55_fu_1270_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_56_fu_1314_p2" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U65" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U65" SOURCE="Conv.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_1624_p2" SOURCE="Conv.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_3_fu_1135_p2" SOURCE="Conv.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_1144_p2" SOURCE="Conv.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1_loop_for_ap_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_2_fu_1642_p2" SOURCE="Conv.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3</Name>
            <Loops>
                <loop_for_3_channel_pad_3_loop_for_channel_pad_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.917</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1316</Best-caseLatency>
                    <Average-caseLatency>1316</Average-caseLatency>
                    <Worst-caseLatency>1316</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1316</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_3_loop_for_channel_pad_3>
                        <Name>loop_for_3_channel_pad_3_loop_for_channel_pad_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1312</TripCount>
                        <Latency>1314</Latency>
                        <AbsoluteTimeLatency>6.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_3_loop_for_channel_pad_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:85~CNN.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_3_loop_for_channel_pad_3>
                            <Name>loop_for_3_channel_pad_3_loop_for_channel_pad_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:83~CNN.cpp:38</SourceLocation>
                        </loop_for_3_channel_pad_3_loop_for_channel_pad_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>173</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>325</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_122_p2" SOURCE="Conv.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_148_p2" SOURCE="Conv.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_11_4_1_U69" SOURCE="Conv.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_8ns_8ns_11_4_1_U69" SOURCE="Conv.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_3_fu_241_p2" SOURCE="Conv.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_3_loop_for_channel_pad_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_186_p2" SOURCE="Conv.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3</Name>
            <Loops>
                <VITIS_LOOP_93_1_loop_for_ap_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.617</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26904</Best-caseLatency>
                    <Average-caseLatency>26904</Average-caseLatency>
                    <Worst-caseLatency>26904</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.135 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26904</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_93_1_loop_for_ap_3>
                        <Name>VITIS_LOOP_93_1_loop_for_ap_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>26902</Latency>
                        <AbsoluteTimeLatency>0.135 ms</AbsoluteTimeLatency>
                        <PipelineII>21</PipelineII>
                        <PipelineDepth>44</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_93_1_loop_for_ap_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:95~CNN.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_93_1_loop_for_ap_3>
                            <Name>VITIS_LOOP_93_1_loop_for_ap_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:93~CNN.cpp:39</SourceLocation>
                        </VITIS_LOOP_93_1_loop_for_ap_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>1000</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2316</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_1014_p2" SOURCE="Conv.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_1040_p2" SOURCE="Conv.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_1105_p2" SOURCE="Conv.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx23_sum_fu_2434_p2" SOURCE="Conv.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx23_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1115_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_24_1_1_U73" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_1051_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_2_fu_1126_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U74" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U74" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_4_fu_1137_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_5_fu_1208_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U75" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U75" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_7_fu_1147_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_8_fu_1218_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U76" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U76" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_10_fu_1228_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_11_fu_1272_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U77" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U77" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_13_fu_1238_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_14_fu_1282_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U78" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U78" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_16_fu_1292_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_17_fu_1336_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U79" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U79" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_19_fu_1302_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_20_fu_1356_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U80" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U80" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_22_fu_1367_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_23_fu_1412_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U81" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U81" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_25_fu_1377_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_26_fu_1422_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U82" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U82" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_28_fu_1432_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_29_fu_1477_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U83" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U83" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_31_fu_1442_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_32_fu_1487_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U84" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U84" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_34_fu_1497_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_35_fu_1545_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U85" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U85" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_37_fu_1507_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_38_fu_1555_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U86" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U86" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_40_fu_1565_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_41_fu_1611_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U87" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U87" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_43_fu_1575_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_44_fu_1621_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U88" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U88" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_46_fu_1631_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_47_fu_1676_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U89" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U89" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_49_fu_1641_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_50_fu_1686_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U90" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U90" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_52_fu_1696_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_53_fu_1741_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U91" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U91" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_55_fu_1706_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_56_fu_1751_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U92" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U92" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_58_fu_1761_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_59_fu_1806_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U93" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U93" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_61_fu_1771_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_62_fu_1816_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U94" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U94" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_64_fu_1826_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_65_fu_1871_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U95" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U95" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_67_fu_1836_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_68_fu_1881_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U96" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U96" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_70_fu_1891_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_71_fu_1940_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U97" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U97" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_73_fu_1901_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_74_fu_1950_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U98" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U98" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_76_fu_1960_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_77_fu_2013_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U99" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U99" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_79_fu_1974_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_80_fu_2023_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U100" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U100" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_82_fu_2033_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_83_fu_2089_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U101" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U101" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_85_fu_2047_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_86_fu_2099_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U102" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U102" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_88_fu_2109_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_89_fu_2155_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U103" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U103" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_91_fu_2120_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_92_fu_2165_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U104" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U104" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_94_fu_2175_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_95_fu_2220_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U105" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U105" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_97_fu_2185_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_98_fu_2230_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U106" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U106" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_100_fu_2240_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_101_fu_2283_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U107" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U107" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_103_fu_2250_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_104_fu_2293_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U108" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U108" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_106_fu_2303_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_107_fu_2348_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U109" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U109" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_109_fu_2313_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_110_fu_2358_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U110" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U110" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_112_fu_2368_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_113_fu_2411_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U111" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U111" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_115_fu_2378_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_116_fu_2421_p2" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U112" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U112" SOURCE="Conv.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_2962_p2" SOURCE="Conv.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_3_fu_1249_p2" SOURCE="Conv.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_1258_p2" SOURCE="Conv.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1_loop_for_ap_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_2_fu_2980_p2" SOURCE="Conv.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1</Name>
            <Loops>
                <loop_for_channel_pool_1_loop_for_weight_pool_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.822</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>644</Best-caseLatency>
                    <Average-caseLatency>644</Average-caseLatency>
                    <Worst-caseLatency>644</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>644</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pool_1_loop_for_weight_pool_1>
                        <Name>loop_for_channel_pool_1_loop_for_weight_pool_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>640</TripCount>
                        <Latency>642</Latency>
                        <AbsoluteTimeLatency>3.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pool_1_loop_for_weight_pool_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:33~CNN.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pool_1_loop_for_weight_pool_1>
                            <Name>loop_for_channel_pool_1_loop_for_weight_pool_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Pool.cpp:30~CNN.cpp:40</SourceLocation>
                        </loop_for_channel_pool_1_loop_for_weight_pool_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>198</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>398</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_134_p2" SOURCE="Pool.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_160_p2" SOURCE="Pool.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_221_p2" SOURCE="Pool.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_238_p2" SOURCE="Pool.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_255_p2" SOURCE="Pool.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_316_p2" SOURCE="Pool.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_326_p2" SOURCE="Pool.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_1_loop_for_weight_pool_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_178_p2" SOURCE="Pool.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4</Name>
            <Loops>
                <loop_for_3_channel_pad_4_loop_for_channel_pad_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.970</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>676</Best-caseLatency>
                    <Average-caseLatency>676</Average-caseLatency>
                    <Worst-caseLatency>676</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>676</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_4_loop_for_channel_pad_4>
                        <Name>loop_for_3_channel_pad_4_loop_for_channel_pad_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>672</TripCount>
                        <Latency>674</Latency>
                        <AbsoluteTimeLatency>3.370 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_4_loop_for_channel_pad_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:111~CNN.cpp:41</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_4_loop_for_channel_pad_4>
                            <Name>loop_for_3_channel_pad_4_loop_for_channel_pad_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:109~CNN.cpp:41</SourceLocation>
                        </loop_for_3_channel_pad_4_loop_for_channel_pad_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>170</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_120_p2" SOURCE="Conv.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_146_p2" SOURCE="Conv.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U118" SOURCE="Conv.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U118" SOURCE="Conv.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_3_fu_239_p2" SOURCE="Conv.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_4_loop_for_channel_pad_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_184_p2" SOURCE="Conv.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4</Name>
            <Loops>
                <VITIS_LOOP_119_1_loop_for_ap_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.617</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26904</Best-caseLatency>
                    <Average-caseLatency>26904</Average-caseLatency>
                    <Worst-caseLatency>26904</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.135 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26904</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_119_1_loop_for_ap_4>
                        <Name>VITIS_LOOP_119_1_loop_for_ap_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>26902</Latency>
                        <AbsoluteTimeLatency>0.135 ms</AbsoluteTimeLatency>
                        <PipelineII>21</PipelineII>
                        <PipelineDepth>44</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_119_1_loop_for_ap_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:121~CNN.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_119_1_loop_for_ap_4>
                            <Name>VITIS_LOOP_119_1_loop_for_ap_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Conv.cpp:119~CNN.cpp:42</SourceLocation>
                        </VITIS_LOOP_119_1_loop_for_ap_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>1007</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2289</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_1018_p2" SOURCE="Conv.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_1044_p2" SOURCE="Conv.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_1109_p2" SOURCE="Conv.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx31_sum_fu_2445_p2" SOURCE="Conv.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx31_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_1119_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_24_1_1_U122" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_1055_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_2_fu_1130_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U123" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U123" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_4_fu_1141_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_5_fu_1201_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U124" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U124" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_7_fu_1151_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_8_fu_1211_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U125" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U125" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_10_fu_1221_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_11_fu_1250_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U126" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U126" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_13_fu_1231_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_14_fu_1260_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U127" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U127" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_16_fu_1270_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_17_fu_1314_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U128" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U128" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_19_fu_1280_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_20_fu_1334_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U129" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U129" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_22_fu_1345_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_23_fu_1390_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U130" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U130" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_25_fu_1355_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_26_fu_1400_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U131" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U131" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_28_fu_1410_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_29_fu_1455_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U132" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U132" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_31_fu_1420_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_32_fu_1465_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U133" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U133" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_34_fu_1475_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_35_fu_1523_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U134" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U134" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_37_fu_1485_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_38_fu_1533_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U135" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U135" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_40_fu_1543_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_41_fu_1589_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U136" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U136" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_43_fu_1553_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_44_fu_1599_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U137" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U137" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_46_fu_1609_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_47_fu_1654_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U138" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U138" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_49_fu_1619_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_50_fu_1664_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U139" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U139" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_52_fu_1674_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_53_fu_1721_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U140" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U140" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_55_fu_1731_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U141" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U141" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_57_fu_1741_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_58_fu_1786_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U142" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U142" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_60_fu_1751_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_61_fu_1796_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U143" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U143" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_63_fu_1806_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_64_fu_1873_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U144" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U144" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_66_fu_1816_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_67_fu_1883_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U145" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U145" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_69_fu_1893_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_70_fu_1957_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U146" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U146" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_72_fu_1903_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_73_fu_1967_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U147" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U147" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_75_fu_1977_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_76_fu_2030_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U148" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U148" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_78_fu_1991_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_79_fu_2040_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U149" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U149" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_81_fu_2050_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_82_fu_2100_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U150" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U150" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_84_fu_2110_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U151" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U151" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_86_fu_2120_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_87_fu_2166_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U152" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U152" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_89_fu_2131_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_90_fu_2176_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U153" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U153" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_92_fu_2186_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_93_fu_2231_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U154" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U154" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_95_fu_2196_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_96_fu_2241_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U155" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U155" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_98_fu_2251_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_99_fu_2294_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U156" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U156" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_101_fu_2261_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_102_fu_2304_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U157" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U157" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_104_fu_2314_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_105_fu_2359_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U158" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U158" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_107_fu_2324_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_108_fu_2369_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U159" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U159" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_110_fu_2379_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_111_fu_2422_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U160" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U160" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_113_fu_2389_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_114_fu_2432_p2" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U161" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U161" SOURCE="Conv.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_2973_p2" SOURCE="Conv.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_3_fu_1917_p2" SOURCE="Conv.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_1_fu_1926_p2" SOURCE="Conv.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_1_loop_for_ap_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_2_fu_2991_p2" SOURCE="Conv.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5</Name>
            <Loops>
                <loop_for_3_channel_pad_5_loop_for_channel_pad_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.925</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1348</Best-caseLatency>
                    <Average-caseLatency>1348</Average-caseLatency>
                    <Worst-caseLatency>1348</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1348</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_5_loop_for_channel_pad_5>
                        <Name>loop_for_3_channel_pad_5_loop_for_channel_pad_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1344</TripCount>
                        <Latency>1346</Latency>
                        <AbsoluteTimeLatency>6.730 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_5_loop_for_channel_pad_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:137~CNN.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_5_loop_for_channel_pad_5>
                            <Name>loop_for_3_channel_pad_5_loop_for_channel_pad_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:135~CNN.cpp:43</SourceLocation>
                        </loop_for_3_channel_pad_5_loop_for_channel_pad_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>174</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>320</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_122_p2" SOURCE="Conv.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_1_fu_148_p2" SOURCE="Conv.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U165" SOURCE="Conv.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U165" SOURCE="Conv.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_3_fu_241_p2" SOURCE="Conv.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_5_loop_for_channel_pad_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_186_p2" SOURCE="Conv.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5</Name>
            <Loops>
                <VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.586</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102409</Best-caseLatency>
                    <Average-caseLatency>102409</Average-caseLatency>
                    <Worst-caseLatency>102409</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.512 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.512 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.512 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102409</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5>
                        <Name>VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>102400</TripCount>
                        <Latency>102407</Latency>
                        <AbsoluteTimeLatency>0.512 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:148~CNN.cpp:44</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5>
                            <Name>VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:150~CNN.cpp:44</SourceLocation>
                        </VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>616</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>825</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_236_p2" SOURCE="Conv.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_1_fu_436_p2" SOURCE="Conv.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_449_p2" SOURCE="Conv.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_355_p2" SOURCE="Conv.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_490_p2" SOURCE="Conv.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx37_sum_fu_593_p2" SOURCE="Conv.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx37_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U169" SOURCE="Conv.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_517_p2" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_7ns_11_4_1_U169" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_2_fu_527_p2" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_3_fu_552_p2" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U170" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U170" SOURCE="Conv.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_395_p2" SOURCE="Conv.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_638_p2" SOURCE="Conv.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_1_fu_558_p2" SOURCE="Conv.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_2_fu_656_p2" SOURCE="Conv.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_1_fu_272_p2" SOURCE="Conv.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_286_p2" SOURCE="Conv.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2</Name>
            <Loops>
                <loop_for_channel_pool_2_loop_for_weight_pool_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.822</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>644</Best-caseLatency>
                    <Average-caseLatency>644</Average-caseLatency>
                    <Worst-caseLatency>644</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>644</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pool_2_loop_for_weight_pool_2>
                        <Name>loop_for_channel_pool_2_loop_for_weight_pool_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>640</TripCount>
                        <Latency>642</Latency>
                        <AbsoluteTimeLatency>3.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pool_2_loop_for_weight_pool_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:55~CNN.cpp:45</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pool_2_loop_for_weight_pool_2>
                            <Name>loop_for_channel_pool_2_loop_for_weight_pool_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Pool.cpp:52~CNN.cpp:45</SourceLocation>
                        </loop_for_channel_pool_2_loop_for_weight_pool_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>198</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>396</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_134_p2" SOURCE="Pool.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_160_p2" SOURCE="Pool.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_221_p2" SOURCE="Pool.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_238_p2" SOURCE="Pool.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_255_p2" SOURCE="Pool.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_316_p2" SOURCE="Pool.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_326_p2" SOURCE="Pool.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_2_loop_for_weight_pool_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_178_p2" SOURCE="Pool.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6</Name>
            <Loops>
                <loop_for_3_channel_pad_6_loop_for_channel_pad_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>708</Best-caseLatency>
                    <Average-caseLatency>708</Average-caseLatency>
                    <Worst-caseLatency>708</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>708</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_6_loop_for_channel_pad_6>
                        <Name>loop_for_3_channel_pad_6_loop_for_channel_pad_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>704</TripCount>
                        <Latency>706</Latency>
                        <AbsoluteTimeLatency>3.530 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_6_loop_for_channel_pad_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:163~CNN.cpp:46</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_6_loop_for_channel_pad_6>
                            <Name>loop_for_3_channel_pad_6_loop_for_channel_pad_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:161~CNN.cpp:46</SourceLocation>
                        </loop_for_3_channel_pad_6_loop_for_channel_pad_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>171</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>314</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_120_p2" SOURCE="Conv.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_1_fu_146_p2" SOURCE="Conv.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U176" SOURCE="Conv.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U176" SOURCE="Conv.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_3_fu_239_p2" SOURCE="Conv.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_6_loop_for_channel_pad_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_184_p2" SOURCE="Conv.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6</Name>
            <Loops>
                <VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.620</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102409</Best-caseLatency>
                    <Average-caseLatency>102409</Average-caseLatency>
                    <Worst-caseLatency>102409</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.512 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.512 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.512 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102409</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6>
                        <Name>VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>102400</TripCount>
                        <Latency>102407</Latency>
                        <AbsoluteTimeLatency>0.512 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:174~CNN.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6>
                            <Name>VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:176~CNN.cpp:47</SourceLocation>
                        </VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>870</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>964</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_238_p2" SOURCE="Conv.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_1_fu_438_p2" SOURCE="Conv.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_451_p2" SOURCE="Conv.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_357_p2" SOURCE="Conv.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx45_sum_fu_588_p2" SOURCE="Conv.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx45_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U180" SOURCE="Conv.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_471_p2" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_10_4_1_U180" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_2_fu_530_p2" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_5_fu_540_p2" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_3_fu_566_p2" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U181" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U181" SOURCE="Conv.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_397_p2" SOURCE="Conv.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_674_p2" SOURCE="Conv.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_3_fu_624_p2" SOURCE="Conv.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_1_fu_634_p2" SOURCE="Conv.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_2_fu_692_p2" SOURCE="Conv.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_1_fu_274_p2" SOURCE="Conv.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_288_p2" SOURCE="Conv.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7</Name>
            <Loops>
                <loop_for_3_channel_pad_7_loop_for_channel_pad_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.933</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1412</Best-caseLatency>
                    <Average-caseLatency>1412</Average-caseLatency>
                    <Worst-caseLatency>1412</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1412</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_3_channel_pad_7_loop_for_channel_pad_7>
                        <Name>loop_for_3_channel_pad_7_loop_for_channel_pad_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1408</TripCount>
                        <Latency>1410</Latency>
                        <AbsoluteTimeLatency>7.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_3_channel_pad_7_loop_for_channel_pad_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:189~CNN.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_3_channel_pad_7_loop_for_channel_pad_7>
                            <Name>loop_for_3_channel_pad_7_loop_for_channel_pad_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:187~CNN.cpp:48</SourceLocation>
                        </loop_for_3_channel_pad_7_loop_for_channel_pad_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>175</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>316</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_118_p2" SOURCE="Conv.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_1_fu_144_p2" SOURCE="Conv.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U185" SOURCE="Conv.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U185" SOURCE="Conv.cpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln190_3_fu_237_p2" SOURCE="Conv.cpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln190_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_3_channel_pad_7_loop_for_channel_pad_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_182_p2" SOURCE="Conv.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7</Name>
            <Loops>
                <VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.581</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>204809</Best-caseLatency>
                    <Average-caseLatency>204809</Average-caseLatency>
                    <Worst-caseLatency>204809</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.024 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.024 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.024 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>204809</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7>
                        <Name>VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>204800</TripCount>
                        <Latency>204807</Latency>
                        <AbsoluteTimeLatency>1.024 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Conv.cpp:200~CNN.cpp:49</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7>
                            <Name>VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Conv.cpp:202~CNN.cpp:49</SourceLocation>
                        </VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>626</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>853</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_236_p2" SOURCE="Conv.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_1_fu_436_p2" SOURCE="Conv.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln197_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_449_p2" SOURCE="Conv.cpp:199" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_355_p2" SOURCE="Conv.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx51_sum_fu_623_p2" SOURCE="Conv.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="arrayidx51_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U189" SOURCE="Conv.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_526_p2" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U189" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_2_fu_536_p2" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_5_fu_546_p2" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_3_fu_572_p2" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U190" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U190" SOURCE="Conv.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_395_p2" SOURCE="Conv.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_668_p2" SOURCE="Conv.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_3_fu_578_p2" SOURCE="Conv.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln207_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_1_fu_588_p2" SOURCE="Conv.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln207_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_2_fu_686_p2" SOURCE="Conv.cpp:207" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln207_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_1_fu_272_p2" SOURCE="Conv.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_1_fu_286_p2" SOURCE="Conv.cpp:199" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln199_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3</Name>
            <Loops>
                <loop_for_channel_pool_3_loop_for_weight_pool_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.042</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>649</Best-caseLatency>
                    <Average-caseLatency>649</Average-caseLatency>
                    <Worst-caseLatency>649</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.245 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.245 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.245 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>649</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_channel_pool_3_loop_for_weight_pool_3>
                        <Name>loop_for_channel_pool_3_loop_for_weight_pool_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>640</TripCount>
                        <Latency>647</Latency>
                        <AbsoluteTimeLatency>3.235 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_channel_pool_3_loop_for_weight_pool_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:77~CNN.cpp:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_channel_pool_3_loop_for_weight_pool_3>
                            <Name>loop_for_channel_pool_3_loop_for_weight_pool_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Pool.cpp:74~CNN.cpp:50</SourceLocation>
                        </loop_for_channel_pool_3_loop_for_weight_pool_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>325</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>446</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_291_p2" SOURCE="Pool.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_339_p2" SOURCE="Pool.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_383_p2" SOURCE="Pool.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_400_p2" SOURCE="Pool.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_417_p2" SOURCE="Pool.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U195" SOURCE="Pool.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_456_p2" SOURCE="Pool.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_channel_pool_3_loop_for_weight_pool_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_320_p2" SOURCE="Pool.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_VITIS_LOOP_93_1</Name>
            <Loops>
                <VITIS_LOOP_93_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.298</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_93_1>
                        <Name>VITIS_LOOP_93_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_93_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Pool.cpp:92~CNN.cpp:51</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_93_1>
                            <Name>VITIS_LOOP_93_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Pool.cpp:96~CNN.cpp:51</SourceLocation>
                        </VITIS_LOOP_93_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>177</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>500</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_347_p2" SOURCE="Pool.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_9_fu_446_p2" SOURCE="Pool.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18ns_34_1_1_U209" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_fu_545_p2" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_1_fu_566_p2" SOURCE="Pool.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln98_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_a_Dense_0</Name>
            <Loops>
                <loop_for_a_Dense_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.617</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>359</Best-caseLatency>
                    <Average-caseLatency>359</Average-caseLatency>
                    <Worst-caseLatency>359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.795 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.795 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.795 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>359</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_a_Dense_0>
                        <Name>loop_for_a_Dense_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>20</TripCount>
                        <Latency>357</Latency>
                        <AbsoluteTimeLatency>1.785 us</AbsoluteTimeLatency>
                        <PipelineII>17</PipelineII>
                        <PipelineDepth>35</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_a_Dense_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Dense.cpp:5~CNN.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_a_Dense_0>
                            <Name>loop_for_a_Dense_0</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Dense.cpp:5~CNN.cpp:52</SourceLocation>
                        </loop_for_a_Dense_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1136</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1079</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5_fu_838_p2" SOURCE="Dense.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_848_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_24_1_1_U222" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_1_fu_859_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U223" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U223" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_3_fu_898_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U224" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U224" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_5_fu_908_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U225" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U225" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_7_fu_922_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U226" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U226" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U227" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U227" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_10_fu_955_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U228" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U228" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_12_fu_965_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U229" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U229" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_14_fu_996_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U230" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U230" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_16_fu_1006_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U231" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U231" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_18_fu_1037_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U232" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U232" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_20_fu_1047_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U233" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U233" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_22_fu_1078_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U234" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U234" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U235" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U235" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_25_fu_1121_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U236" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U236" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_27_fu_1131_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U237" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U237" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_29_fu_1162_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U238" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U238" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_31_fu_1172_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U239" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U239" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_33_fu_1203_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U240" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U240" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_35_fu_1213_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U241" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U241" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_37_fu_1244_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U242" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U242" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U243" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U243" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_40_fu_1287_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U244" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U244" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_42_fu_1297_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U245" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U245" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_44_fu_1328_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U246" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U246" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_46_fu_1338_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U247" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U247" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_48_fu_1369_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U248" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U248" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_50_fu_1379_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U249" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U249" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_52_fu_1410_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U250" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U250" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U251" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U251" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_55_fu_1452_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U252" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U252" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_57_fu_1462_p2" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U253" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln9_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U253" SOURCE="Dense.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_1830_p2" SOURCE="Dense.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_2_fu_1861_p2" SOURCE="Dense.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_1867_p2" SOURCE="Dense.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_for_a_Dense_1</Name>
            <Loops>
                <loop_for_a_Dense_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.617</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_for_a_Dense_1>
                        <Name>loop_for_a_Dense_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>5</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_for_a_Dense_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Dense.cpp:17~CNN.cpp:53</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_for_a_Dense_1>
                            <Name>loop_for_a_Dense_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>Dense.cpp:17~CNN.cpp:53</SourceLocation>
                        </loop_for_a_Dense_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>688</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>716</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_558_p2" SOURCE="Dense.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_24_1_1_U290" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_581_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U291" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U291" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_2_fu_620_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U292" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U292" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_4_fu_630_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U293" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U293" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_6_fu_644_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U294" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U294" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_8_fu_654_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U295" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U295" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_10_fu_675_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U296" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U296" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_12_fu_685_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U297" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U297" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U298" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U298" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_15_fu_728_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U299" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U299" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_17_fu_759_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U300" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U300" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_19_fu_769_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U301" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U301" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_21_fu_800_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U302" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U302" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_23_fu_810_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U303" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U303" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_25_fu_841_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U304" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U304" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_27_fu_851_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U305" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U305" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U306" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U306" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_30_fu_894_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U307" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U307" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_32_fu_925_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U308" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U308" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_34_fu_935_p2" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U309" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln21_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U309" SOURCE="Dense.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_1183_p2" SOURCE="Dense.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_for_a_Dense_1" OPTYPE="add" PRAGMA="" RTLNAME="out_Dense_d0" SOURCE="Dense.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN_Pipeline_loop_detect</Name>
            <Loops>
                <loop_detect/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.314</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_detect>
                        <Name>loop_detect</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_detect>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Dense.cpp:25~CNN.cpp:53</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_detect>
                            <Name>loop_detect</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>Dense.cpp:28~CNN.cpp:53</SourceLocation>
                        </loop_detect>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>131</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_detect" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_107_p2" SOURCE="Dense.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CNN</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.620</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>506338</Best-caseLatency>
                    <Average-caseLatency>506338</Average-caseLatency>
                    <Worst-caseLatency>506338</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.532 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.532 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.532 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>506339</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>CNN.cpp:8</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>41</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>14</UTIL_BRAM>
                    <DSP>189</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>10079</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>18996</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_Dense_U" SOURCE="Dense.cpp:15" STORAGESIZE="16 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_Dense"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv0_U" SOURCE="CNN.cpp:9" STORAGESIZE="16 324 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv0_U" SOURCE="CNN.cpp:10" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv1_U" SOURCE="CNN.cpp:11" STORAGESIZE="16 1296 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv1_U" SOURCE="CNN.cpp:12" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPool0_U" SOURCE="CNN.cpp:13" STORAGESIZE="16 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPool0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv2_U" SOURCE="CNN.cpp:14" STORAGESIZE="16 656 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv2_U" SOURCE="CNN.cpp:15" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv3_U" SOURCE="CNN.cpp:16" STORAGESIZE="16 1312 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv3_U" SOURCE="CNN.cpp:17" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPool1_U" SOURCE="CNN.cpp:18" STORAGESIZE="16 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPool1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="OutPadConv4_U" SOURCE="CNN.cpp:19" STORAGESIZE="16 672 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="OutPadConv4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv4_U" SOURCE="CNN.cpp:20" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPadConv5_U" SOURCE="CNN.cpp:21" STORAGESIZE="16 1344 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPadConv5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv5_U" SOURCE="CNN.cpp:22" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPool2_U" SOURCE="CNN.cpp:23" STORAGESIZE="16 640 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPool2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPadConv6_U" SOURCE="CNN.cpp:24" STORAGESIZE="16 704 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPadConv6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutConv6_U" SOURCE="CNN.cpp:25" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutConv6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="OutPadConv7_U" SOURCE="CNN.cpp:26" STORAGESIZE="16 1408 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="OutPadConv7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutConv7_U" SOURCE="CNN.cpp:27" STORAGESIZE="16 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutConv7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_1_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_2_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_3_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_4_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_5_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_6_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_7_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_8_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutPool3_9_U" SOURCE="CNN.cpp:28" STORAGESIZE="16 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutPool3_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutGlobalAverPool1D_U" SOURCE="CNN.cpp:29" STORAGESIZE="12 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutGlobalAverPool1D"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="OutDense0_U" SOURCE="CNN.cpp:30" STORAGESIZE="16 20 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="OutDense0"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="InModel" index="0" direction="in" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="InModel_address0" name="InModel_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="InModel_ce0" name="InModel_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="InModel_q0" name="InModel_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OutModel" index="1" direction="out" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="OutModel" name="OutModel" usage="data" direction="out"/>
                <hwRef type="port" interface="OutModel_ap_vld" name="OutModel_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Weights" index="2" direction="in" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="Weights_address0" name="Weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="Weights_ce0" name="Weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="Weights_q0" name="Weights_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="Weights_address1" name="Weights_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="Weights_ce1" name="Weights_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="Weights_q1" name="Weights_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="InModel_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="InModel_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>InModel_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="InModel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="InModel_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="InModel_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>InModel_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="InModel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="OutModel" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="OutModel">DATA</portMap>
            </portMaps>
            <ports>
                <port>OutModel</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="OutModel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="Weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>Weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Weights_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="Weights_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Weights_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Weights_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="Weights_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>Weights_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="Weights"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="InModel_address0">out, 9</column>
                    <column name="InModel_q0">in, 16</column>
                    <column name="Weights_address0">out, 14</column>
                    <column name="Weights_address1">out, 14</column>
                    <column name="Weights_q0">in, 16</column>
                    <column name="Weights_q1">in, 16</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="OutModel">ap_vld, out, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="InModel">in, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="OutModel">out, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;&amp;</column>
                    <column name="Weights">in, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="InModel">InModel_address0, port, offset</column>
                    <column name="InModel">InModel_ce0, port, </column>
                    <column name="InModel">InModel_q0, port, </column>
                    <column name="OutModel">OutModel, port, </column>
                    <column name="OutModel">OutModel_ap_vld, port, </column>
                    <column name="Weights">Weights_address0, port, offset</column>
                    <column name="Weights">Weights_ce0, port, </column>
                    <column name="Weights">Weights_q0, port, </column>
                    <column name="Weights">Weights_address1, port, offset</column>
                    <column name="Weights">Weights_ce1, port, </column>
                    <column name="Weights">Weights_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
    <AutoPragmaReport/>
</profile>

