$date
	Sat Sep 20 05:49:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_register4 $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 $ d [3:0] $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b1010 $
b1010 #
0"
bx !
$end
#5
b1010 !
b1010 %
1"
#10
0"
b1111 #
b1111 $
#15
b1111 !
b1111 %
1"
#20
0"
b1100 #
b1100 $
#25
b1100 !
b1100 %
1"
#30
0"
b0 #
b0 $
#35
b0 !
b0 %
1"
#40
0"
b1001 #
b1001 $
#45
b1001 !
b1001 %
1"
#50
0"
