#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Sat Oct 23 11:31:02 2021
# Process ID: 23164
# Current directory: D:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.runs/Zynq_CPU_hls_ALU_0_0_synth_1
# Command line: vivado.exe -log Zynq_CPU_hls_ALU_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zynq_CPU_hls_ALU_0_0.tcl
# Log file: D:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.runs/Zynq_CPU_hls_ALU_0_0_synth_1/Zynq_CPU_hls_ALU_0_0.vds
# Journal file: D:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.runs/Zynq_CPU_hls_ALU_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Zynq_CPU_hls_ALU_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/GitHub/ECE4810J_FA2021/ip_repo/rtl_divider_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_ALU/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_divider/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/GitHub/ECE4810J_FA2021/ip_repo/rtl_multiplier_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/GitHub/ECE4810J_FA2021/Lab2/hls_multiplier/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top Zynq_CPU_hls_ALU_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1352.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zynq_CPU_hls_ALU_0_0' [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_hls_ALU_0_0/synth/Zynq_CPU_hls_ALU_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hls_ALU' [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU.v:12]
INFO: [Synth 8-6157] synthesizing module 'hls_ALU_CRTLS_s_axi' [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_CRTLS_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_CRTLS_s_axi.v:219]
INFO: [Synth 8-6155] done synthesizing module 'hls_ALU_CRTLS_s_axi' (1#1) [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_CRTLS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'hls_ALU_udiv_16ns_16ns_16_20_seq_1' [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_udiv_16ns_16ns_16_20_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'hls_ALU_udiv_16ns_16ns_16_20_seq_1_divseq' [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_udiv_16ns_16ns_16_20_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_ALU_udiv_16ns_16ns_16_20_seq_1_divseq' (2#1) [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_udiv_16ns_16ns_16_20_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'hls_ALU_udiv_16ns_16ns_16_20_seq_1' (3#1) [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_udiv_16ns_16ns_16_20_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'hls_ALU_mul_mul_16ns_16ns_32_4_1' [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_mul_mul_16ns_16ns_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0' [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_mul_mul_16ns_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0' (4#1) [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_mul_mul_16ns_16ns_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hls_ALU_mul_mul_16ns_16ns_32_4_1' (5#1) [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU_mul_mul_16ns_16ns_32_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'hls_ALU' (6#1) [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/096b/hdl/verilog/hls_ALU.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_CPU_hls_ALU_0_0' (7#1) [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_hls_ALU_0_0/synth/Zynq_CPU_hls_ALU_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1352.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.551 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.551 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1352.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_hls_ALU_0_0/constraints/hls_ALU_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.gen/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_hls_ALU_0_0/constraints/hls_ALU_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.runs/Zynq_CPU_hls_ALU_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.runs/Zynq_CPU_hls_ALU_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1410.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1421.508 ; gain = 10.996
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1421.508 ; gain = 68.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1421.508 ; gain = 68.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.runs/Zynq_CPU_hls_ALU_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1421.508 ; gain = 68.957
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hls_ALU_CRTLS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hls_ALU_CRTLS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hls_ALU_CRTLS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hls_ALU_CRTLS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1421.508 ; gain = 68.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   5 Input   25 Bit        Muxes := 1     
	  26 Input   25 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_16ns_32_4_1_U2/hls_ALU_mul_mul_16ns_16ns_32_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1421.508 ; gain = 68.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_ALU     | (A''*B'')'  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1429.793 ; gain = 77.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1472.770 ; gain = 120.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1479.211 ; gain = 126.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1479.211 ; gain = 126.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1479.211 ; gain = 126.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1479.211 ; gain = 126.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1479.211 ; gain = 126.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1479.211 ; gain = 126.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1479.211 ; gain = 126.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    15|
|2     |DSP48E1 |     1|
|3     |LUT1    |     1|
|4     |LUT2    |    71|
|5     |LUT3    |   100|
|6     |LUT4    |    35|
|7     |LUT5    |    37|
|8     |LUT6    |    67|
|9     |FDRE    |   367|
|10    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1479.211 ; gain = 126.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1479.211 ; gain = 57.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1479.211 ; gain = 126.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1488.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1494.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 308a8dbd
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1494.691 ; gain = 142.141
INFO: [Common 17-1381] The checkpoint 'D:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.runs/Zynq_CPU_hls_ALU_0_0_synth_1/Zynq_CPU_hls_ALU_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Zynq_CPU_hls_ALU_0_0, cache-ID = c8b777a61a4e0284
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/GitHub/ECE4810J_FA2021/ZynqComputer/ZynqComputer.runs/Zynq_CPU_hls_ALU_0_0_synth_1/Zynq_CPU_hls_ALU_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zynq_CPU_hls_ALU_0_0_utilization_synth.rpt -pb Zynq_CPU_hls_ALU_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 23 11:31:49 2021...
