<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHNRT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_cfg" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_cfg" offset="0x0" width="64" description="Channel Configuration Register. The Channel Configuration Register is used to initialize static mode settings for the DMA Channel. The register may only be written when the chanel is disable in the ch_enable field in the REALTIME CONTROL register is 0.">
		<bitfield id="PAUSE_ON_ERR" width="1" begin="31" end="31" resetval="0x0" description="Pause on Error. This field controls what the channel will do if an error or exception occurs during a data transfer.  This field is encoded as follows: 0 = Channel will drop current work and move on 1 = Channel will pause and wait for SW to investigate and un-pause the channel." range="31" rwaccess="R/W"/> 
		<bitfield id="CHAN_TYPE_OWNER" width="1" begin="19" end="19" resetval="0x0" description="This field controls how the TR is received by the UTC. If it is 0 then the SUBMISSION registers must be written to submit it. If it is a 1 then the TR will be received through PSIL." range="19" rwaccess="R/W"/> 
		<bitfield id="CHAN_TYPE" width="3" begin="18" end="16" resetval="0x0" description="This field states the TR type that is being used it along with CHAN_TYPE_OWNER field make up the 4 bit CHAN_TYPE for a KS3 DMA UTC. The value of this is all zeroes. To reflect that the UTC DRU only does TRs through pass by value mechanisms." range="18 - 16" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_choes0" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_choes0" offset="0x20" width="64" description="The Output Event Steering Registers are used to specify a global event number to generate anytime the required event generation criteria specified in a TR are met. A single event with the event number set equal to the value in the corresponding register will be generated.  This register is provided in order to allow security SW to lock down which events in the global space any given channel/ thread is allowed to generate">
		<bitfield id="RRING_EVT_NUM" width="16" begin="47" end="32" resetval="0x0" description="" range="47 - 32" rwaccess="R/W"/> 
		<bitfield id="FRING_EVT_NUM" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="EVT_NUM" width="16" begin="15" end="0" resetval="0x0" description="This is the global event number to be generated." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_chring_addr" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_chring_addr" offset="0x40" width="64" description="The Ring Base Address Register contains the base address for the ring which is used to hand off pending work for the channel from the Host. The base address must be aligned to 0x8. A write to this register will reset the associated ring to clear the occupancies and reset the pointers.">
		<bitfield id="ASEL" width="4" begin="51" end="48" resetval="0x0" description="Ring base address select" range="51 - 48" rwaccess="R/W"/> 
		<bitfield id="ADDR" width="36" begin="35" end="0" resetval="0x0" description="Ring base address" range="35 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_chring_size" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_chring_size" offset="0x48" width="64" description="The Ring Size Register contains the element count for the ring which is used to hand off pending work for the channel from the Host. A write to this register will reset the associated ring to clear the occupancies and reset the pointers.">
		<bitfield id="QMODE" width="3" begin="31" end="29" resetval="0x1" description="Defines the mode for this ring or queue." range="31 - 29" rwaccess="R"/> 
		<bitfield id="RING_ELSIZE" width="3" begin="26" end="24" resetval="0x1" description="" range="26 - 24" rwaccess="R"/> 
		<bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x0" description="Tx Ring element count. This field configures the size of the ring in elements." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_chst_sched" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHNRT_chst_sched" offset="0x60" width="64" description="Channel Static Scheduler Config Register">
		<bitfield id="QUEUE" width="2" begin="1" end="0" resetval="0x0" description="This is the queue number that is written" range="1 - 0" rwaccess="R/W"/>
	</register>
</module>