Warning (10268): Verilog HDL information at MDR.v(11): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v Line: 11
Warning (10268): Verilog HDL information at Datapath_mem_tb.v(318): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v Line: 318
Warning (10268): Verilog HDL information at Datapath_immediate_tb.v(191): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_immediate_tb.v Line: 191
