// Generated by CIRCT firtool-1.62.0
// VCS coverage exclude_file
module mem_64x535(	// src/main/scala/memories/memories.scala:18:24
  input  [5:0]   RW0_addr,
  input          RW0_en,
                 RW0_clk,
                 RW0_wmode,
  input  [534:0] RW0_wdata,
  output [534:0] RW0_rdata
);

  reg [534:0] Memory[0:63];	// src/main/scala/memories/memories.scala:18:24
  reg [5:0]   _RW0_raddr_d0;	// src/main/scala/memories/memories.scala:18:24
  reg         _RW0_ren_d0;	// src/main/scala/memories/memories.scala:18:24
  reg         _RW0_rmode_d0;	// src/main/scala/memories/memories.scala:18:24
  always @(posedge RW0_clk) begin	// src/main/scala/memories/memories.scala:18:24
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/memories/memories.scala:18:24
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/memories/memories.scala:18:24
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/memories/memories.scala:18:24
    if (RW0_en & RW0_wmode & 1'h1)	// src/main/scala/memories/memories.scala:18:24
      Memory[RW0_addr] <= RW0_wdata;	// src/main/scala/memories/memories.scala:18:24
  end // always @(posedge)
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 535'bx;	// src/main/scala/memories/memories.scala:18:24
endmodule

module ReadWriteSmem(	// src/main/scala/memories/memories.scala:9:7
  input          clock,	// <stdin>:576:11, :591:11, :606:11, :621:11
                 io_write,	// src/main/scala/memories/memories.scala:10:14
  input  [5:0]   io_addr,	// src/main/scala/memories/memories.scala:10:14
  input  [534:0] io_dataIn,	// src/main/scala/memories/memories.scala:10:14
  output [534:0] io_dataOut	// src/main/scala/memories/memories.scala:10:14
);

  mem_64x535 mem_ext (	// src/main/scala/memories/memories.scala:18:24
    .RW0_addr  (io_addr),
    .RW0_en    (1'h1),	// src/main/scala/memories/memories.scala:9:7
    .RW0_clk   (clock),
    .RW0_wmode (io_write),
    .RW0_wdata (io_dataIn),
    .RW0_rdata (io_dataOut)
  );
endmodule

module RMW(	// src/main/scala/L1Cache/L1_cache_mem.scala:43:7
  input          io_cache_mem_hit_0,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_mem_hit_1,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_mem_hit_2,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_mem_hit_3,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cpu_cmd,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
  input  [31:0]  io_cpu_addr,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cpu_data,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
  input          io_cache_line_valid_in_0,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_valid_in_1,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_valid_in_2,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_valid_in_3,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_dirty_in_0,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_dirty_in_1,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_dirty_in_2,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_dirty_in_3,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_PLRU_in_0,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_PLRU_in_1,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_PLRU_in_2,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_PLRU_in_3,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
  input  [19:0]  io_cache_line_tag_in_0,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_tag_in_1,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_tag_in_2,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_tag_in_3,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
  input  [511:0] io_cache_line_data_in_0,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_data_in_1,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_data_in_2,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_cache_line_data_in_3,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
  output         io_wr_en_0,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_wr_en_1,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_wr_en_2,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_wr_en_3,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
  output [534:0] io_dout_0,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_dout_1,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_dout_2,	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
                 io_dout_3	// src/main/scala/L1Cache/L1_cache_mem.scala:53:14
);

  wire        _GEN =
    (io_cache_line_PLRU_in_0 | io_cache_mem_hit_0)
    & (io_cache_line_PLRU_in_1 | io_cache_mem_hit_1)
    & (io_cache_line_PLRU_in_2 | io_cache_mem_hit_2)
    & (io_cache_line_PLRU_in_3 | io_cache_mem_hit_3);	// src/main/scala/L1Cache/L1_cache_mem.scala:82:73, :85:43
  wire        PLRU_next_0 = ~_GEN & io_cache_line_PLRU_in_0 | io_cache_mem_hit_0;	// src/main/scala/L1Cache/L1_cache_mem.scala:84:25, :85:{21,43}
  wire        PLRU_next_1 = ~_GEN & io_cache_line_PLRU_in_1 | io_cache_mem_hit_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:84:25, :85:{21,43}
  wire        PLRU_next_2 = ~_GEN & io_cache_line_PLRU_in_2 | io_cache_mem_hit_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:84:25, :85:{21,43}
  wire        PLRU_next_3 = ~_GEN & io_cache_line_PLRU_in_3 | io_cache_mem_hit_3;	// src/main/scala/L1Cache/L1_cache_mem.scala:84:25, :85:{21,43}
  wire        write_oh_0 = io_cpu_addr[5:2] == 4'h0;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_1 = io_cpu_addr[5:2] == 4'h1;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_2 = io_cpu_addr[5:2] == 4'h2;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_3 = io_cpu_addr[5:2] == 4'h3;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_4 = io_cpu_addr[5:2] == 4'h4;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_5 = io_cpu_addr[5:2] == 4'h5;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_6 = io_cpu_addr[5:2] == 4'h6;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_7 = io_cpu_addr[5:2] == 4'h7;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_8 = io_cpu_addr[5:2] == 4'h8;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_9 = io_cpu_addr[5:2] == 4'h9;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_10 = io_cpu_addr[5:2] == 4'hA;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_11 = io_cpu_addr[5:2] == 4'hB;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_12 = io_cpu_addr[5:2] == 4'hC;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_13 = io_cpu_addr[5:2] == 4'hD;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_14 = io_cpu_addr[5:2] == 4'hE;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        write_oh_15 = &(io_cpu_addr[5:2]);	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :115:31, :116:61
  wire        _modified_words_3_0_T = write_oh_0 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_0 =
    _modified_words_3_0_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[31:0];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_1_T = write_oh_1 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_1 =
    _modified_words_3_1_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[63:32];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_2_T = write_oh_2 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_2 =
    _modified_words_3_2_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[95:64];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_3_T = write_oh_3 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_3 =
    _modified_words_3_3_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[127:96];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_4_T = write_oh_4 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_4 =
    _modified_words_3_4_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[159:128];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_5_T = write_oh_5 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_5 =
    _modified_words_3_5_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[191:160];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_6_T = write_oh_6 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_6 =
    _modified_words_3_6_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[223:192];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_7_T = write_oh_7 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_7 =
    _modified_words_3_7_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[255:224];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_8_T = write_oh_8 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_8 =
    _modified_words_3_8_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[287:256];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_9_T = write_oh_9 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_9 =
    _modified_words_3_9_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[319:288];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_10_T = write_oh_10 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_10 =
    _modified_words_3_10_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[351:320];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_11_T = write_oh_11 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_11 =
    _modified_words_3_11_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[383:352];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_12_T = write_oh_12 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_12 =
    _modified_words_3_12_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[415:384];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_13_T = write_oh_13 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_13 =
    _modified_words_3_13_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[447:416];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_14_T = write_oh_14 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_14 =
    _modified_words_3_14_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[479:448];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire        _modified_words_3_15_T = write_oh_15 & io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:110:36, :119:101
  wire [31:0] modified_words_0_15 =
    _modified_words_3_15_T & io_cache_mem_hit_0
      ? io_cpu_data
      : io_cache_line_data_in_0[511:480];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_0 =
    _modified_words_3_0_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[31:0];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_1 =
    _modified_words_3_1_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[63:32];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_2 =
    _modified_words_3_2_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[95:64];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_3 =
    _modified_words_3_3_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[127:96];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_4 =
    _modified_words_3_4_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[159:128];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_5 =
    _modified_words_3_5_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[191:160];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_6 =
    _modified_words_3_6_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[223:192];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_7 =
    _modified_words_3_7_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[255:224];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_8 =
    _modified_words_3_8_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[287:256];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_9 =
    _modified_words_3_9_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[319:288];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_10 =
    _modified_words_3_10_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[351:320];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_11 =
    _modified_words_3_11_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[383:352];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_12 =
    _modified_words_3_12_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[415:384];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_13 =
    _modified_words_3_13_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[447:416];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_14 =
    _modified_words_3_14_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[479:448];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_1_15 =
    _modified_words_3_15_T & io_cache_mem_hit_1
      ? io_cpu_data
      : io_cache_line_data_in_1[511:480];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_0 =
    _modified_words_3_0_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[31:0];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_1 =
    _modified_words_3_1_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[63:32];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_2 =
    _modified_words_3_2_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[95:64];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_3 =
    _modified_words_3_3_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[127:96];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_4 =
    _modified_words_3_4_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[159:128];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_5 =
    _modified_words_3_5_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[191:160];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_6 =
    _modified_words_3_6_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[223:192];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_7 =
    _modified_words_3_7_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[255:224];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_8 =
    _modified_words_3_8_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[287:256];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_9 =
    _modified_words_3_9_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[319:288];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_10 =
    _modified_words_3_10_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[351:320];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_11 =
    _modified_words_3_11_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[383:352];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_12 =
    _modified_words_3_12_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[415:384];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_13 =
    _modified_words_3_13_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[447:416];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_14 =
    _modified_words_3_14_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[479:448];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_2_15 =
    _modified_words_3_15_T & io_cache_mem_hit_2
      ? io_cpu_data
      : io_cache_line_data_in_2[511:480];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_0 =
    _modified_words_3_0_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[31:0];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_1 =
    _modified_words_3_1_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[63:32];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_2 =
    _modified_words_3_2_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[95:64];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_3 =
    _modified_words_3_3_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[127:96];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_4 =
    _modified_words_3_4_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[159:128];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_5 =
    _modified_words_3_5_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[191:160];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_6 =
    _modified_words_3_6_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[223:192];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_7 =
    _modified_words_3_7_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[255:224];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_8 =
    _modified_words_3_8_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[287:256];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_9 =
    _modified_words_3_9_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[319:288];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_10 =
    _modified_words_3_10_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[351:320];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_11 =
    _modified_words_3_11_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[383:352];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_12 =
    _modified_words_3_12_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[415:384];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_13 =
    _modified_words_3_13_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[447:416];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_14 =
    _modified_words_3_14_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[479:448];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  wire [31:0] modified_words_3_15 =
    _modified_words_3_15_T & io_cache_mem_hit_3
      ? io_cpu_data
      : io_cache_line_data_in_3[511:480];	// src/main/scala/L1Cache/L1_cache_mem.scala:107:36, :119:{80,101,110,175}
  assign io_wr_en_0 = _GEN | io_cache_mem_hit_0;	// src/main/scala/L1Cache/L1_cache_mem.scala:43:7, :85:43, :86:20
  assign io_wr_en_1 = _GEN | io_cache_mem_hit_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:43:7, :85:43, :86:20
  assign io_wr_en_2 = _GEN | io_cache_mem_hit_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:43:7, :85:43, :86:20
  assign io_wr_en_3 = _GEN | io_cache_mem_hit_3;	// src/main/scala/L1Cache/L1_cache_mem.scala:43:7, :85:43, :86:20
  assign io_dout_0 =
    {io_cache_line_valid_in_0,
     io_cpu_cmd & io_cache_mem_hit_0 | io_cache_line_dirty_in_0,
     PLRU_next_0,
     io_cache_line_tag_in_0,
     modified_words_0_15,
     modified_words_0_14,
     modified_words_0_13,
     modified_words_0_12,
     modified_words_0_11,
     modified_words_0_10,
     modified_words_0_9,
     modified_words_0_8,
     modified_words_0_7,
     modified_words_0_6,
     modified_words_0_5,
     modified_words_0_4,
     modified_words_0_3,
     modified_words_0_2,
     modified_words_0_1,
     modified_words_0_0};	// src/main/scala/L1Cache/L1_cache_mem.scala:43:7, :84:25, :107:36, :127:{62,70}, :136:171
  assign io_dout_1 =
    {io_cache_line_valid_in_1,
     io_cpu_cmd & io_cache_mem_hit_1 | io_cache_line_dirty_in_1,
     PLRU_next_1,
     io_cache_line_tag_in_1,
     modified_words_1_15,
     modified_words_1_14,
     modified_words_1_13,
     modified_words_1_12,
     modified_words_1_11,
     modified_words_1_10,
     modified_words_1_9,
     modified_words_1_8,
     modified_words_1_7,
     modified_words_1_6,
     modified_words_1_5,
     modified_words_1_4,
     modified_words_1_3,
     modified_words_1_2,
     modified_words_1_1,
     modified_words_1_0};	// src/main/scala/L1Cache/L1_cache_mem.scala:43:7, :84:25, :107:36, :127:{62,70}, :136:171
  assign io_dout_2 =
    {io_cache_line_valid_in_2,
     io_cpu_cmd & io_cache_mem_hit_2 | io_cache_line_dirty_in_2,
     PLRU_next_2,
     io_cache_line_tag_in_2,
     modified_words_2_15,
     modified_words_2_14,
     modified_words_2_13,
     modified_words_2_12,
     modified_words_2_11,
     modified_words_2_10,
     modified_words_2_9,
     modified_words_2_8,
     modified_words_2_7,
     modified_words_2_6,
     modified_words_2_5,
     modified_words_2_4,
     modified_words_2_3,
     modified_words_2_2,
     modified_words_2_1,
     modified_words_2_0};	// src/main/scala/L1Cache/L1_cache_mem.scala:43:7, :84:25, :107:36, :127:{62,70}, :136:171
  assign io_dout_3 =
    {io_cache_line_valid_in_3,
     io_cpu_cmd & io_cache_mem_hit_3 | io_cache_line_dirty_in_3,
     PLRU_next_3,
     io_cache_line_tag_in_3,
     modified_words_3_15,
     modified_words_3_14,
     modified_words_3_13,
     modified_words_3_12,
     modified_words_3_11,
     modified_words_3_10,
     modified_words_3_9,
     modified_words_3_8,
     modified_words_3_7,
     modified_words_3_6,
     modified_words_3_5,
     modified_words_3_4,
     modified_words_3_3,
     modified_words_3_2,
     modified_words_3_1,
     modified_words_3_0};	// src/main/scala/L1Cache/L1_cache_mem.scala:43:7, :84:25, :107:36, :127:{62,70}, :136:171
endmodule

module L1_cache_mem(	// src/main/scala/L1Cache/L1_cache_mem.scala:139:7
  input         clock,	// <stdin>:1127:11
                reset,	// <stdin>:1128:11
  input  [31:0] io_cpu_addr,	// src/main/scala/L1Cache/L1_cache_mem.scala:140:16
                io_cpu_data,	// src/main/scala/L1Cache/L1_cache_mem.scala:140:16
  input         io_cpu_valid,	// src/main/scala/L1Cache/L1_cache_mem.scala:140:16
                io_cpu_cmd,	// src/main/scala/L1Cache/L1_cache_mem.scala:140:16
  output [31:0] io_cache_dout,	// src/main/scala/L1Cache/L1_cache_mem.scala:140:16
                io_cache_addr,	// src/main/scala/L1Cache/L1_cache_mem.scala:140:16
  output        io_cache_valid,	// src/main/scala/L1Cache/L1_cache_mem.scala:140:16
                io_cache_hit	// src/main/scala/L1Cache/L1_cache_mem.scala:140:16
);

  wire         _RMW_io_wr_en_0;	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
  wire         _RMW_io_wr_en_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
  wire         _RMW_io_wr_en_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
  wire         _RMW_io_wr_en_3;	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
  wire [534:0] _RMW_io_dout_0;	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
  wire [534:0] _RMW_io_dout_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
  wire [534:0] _RMW_io_dout_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
  wire [534:0] _RMW_io_dout_3;	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
  wire [534:0] _memories_3_io_dataOut;	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15
  wire [534:0] _memories_2_io_dataOut;	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15
  wire [534:0] _memories_1_io_dataOut;	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15
  wire [534:0] _memories_0_io_dataOut;	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15
  reg  [31:0]  delayed_cpu_addr;	// src/main/scala/L1Cache/L1_cache_mem.scala:185:41
  reg          delayed_cpu_valid;	// src/main/scala/L1Cache/L1_cache_mem.scala:186:42
  wire [19:0]  cpu_addr_tag_delayed = delayed_cpu_addr[31:12];	// src/main/scala/L1Cache/L1_cache_mem.scala:185:41, :194:37, :196:50
  wire [511:0] cache_mem_data_0 = _memories_0_io_dataOut[511:0];	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :213:31, :221:53
  wire [511:0] cache_mem_data_1 = _memories_1_io_dataOut[511:0];	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :213:31, :221:53
  wire [511:0] cache_mem_data_2 = _memories_2_io_dataOut[511:0];	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :213:31, :221:53
  wire [511:0] cache_mem_data_3 = _memories_3_io_dataOut[511:0];	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :213:31, :221:53
  wire         cache_mem_hit_0 =
    _memories_0_io_dataOut[534] & delayed_cpu_valid
    & _memories_0_io_dataOut[531:512] == cpu_addr_tag_delayed;	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :186:42, :194:37, :217:53, :220:53, :230:{76,96}
  wire         cache_mem_hit_1 =
    _memories_1_io_dataOut[534] & delayed_cpu_valid
    & _memories_1_io_dataOut[531:512] == cpu_addr_tag_delayed;	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :186:42, :194:37, :217:53, :220:53, :230:{76,96}
  wire         cache_mem_hit_2 =
    _memories_2_io_dataOut[534] & delayed_cpu_valid
    & _memories_2_io_dataOut[531:512] == cpu_addr_tag_delayed;	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :186:42, :194:37, :217:53, :220:53, :230:{76,96}
  wire         cache_mem_hit_3 =
    _memories_3_io_dataOut[534] & delayed_cpu_valid
    & _memories_3_io_dataOut[531:512] == cpu_addr_tag_delayed;	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :186:42, :194:37, :217:53, :220:53, :230:{76,96}
  reg          io_cache_valid_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:238:36
  reg          io_cache_valid_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:238:36
  reg          io_cache_valid_r_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:238:36
  reg  [31:0]  io_cache_addr_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:239:36
  reg  [31:0]  io_cache_addr_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:239:36
  reg  [31:0]  io_cache_addr_r_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:239:36
  reg          io_cache_hit_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:240:36
  reg          io_cache_hit_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:240:36
  reg  [31:0]  RMW_delayed_cpu_addr;	// src/main/scala/L1Cache/L1_cache_mem.scala:247:39
  reg  [31:0]  RMW_delayed_cpu_data;	// src/main/scala/L1Cache/L1_cache_mem.scala:248:39
  reg          RMW_delayed_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:249:34
  reg  [511:0] hit_cache_line_data;	// src/main/scala/L1Cache/L1_cache_mem.scala:278:38
  reg  [3:0]   byte_select_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:287:36
  reg  [3:0]   byte_select;	// src/main/scala/L1Cache/L1_cache_mem.scala:287:36
  reg  [31:0]  dout;	// src/main/scala/L1Cache/L1_cache_mem.scala:289:23
  always @(posedge clock) begin	// <stdin>:1127:11
    delayed_cpu_addr <= io_cpu_addr;	// src/main/scala/L1Cache/L1_cache_mem.scala:185:41
    delayed_cpu_valid <= io_cpu_valid;	// src/main/scala/L1Cache/L1_cache_mem.scala:186:42
    io_cache_valid_r <= io_cpu_valid;	// src/main/scala/L1Cache/L1_cache_mem.scala:238:36
    io_cache_valid_r_1 <= io_cache_valid_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:238:36
    io_cache_valid_r_2 <= io_cache_valid_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:238:36
    io_cache_addr_r <= io_cpu_addr;	// src/main/scala/L1Cache/L1_cache_mem.scala:239:36
    io_cache_addr_r_1 <= io_cache_addr_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:239:36
    io_cache_addr_r_2 <= io_cache_addr_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:239:36
    io_cache_hit_r <=
      |{cache_mem_hit_3, cache_mem_hit_2, cache_mem_hit_1, cache_mem_hit_0};	// src/main/scala/L1Cache/L1_cache_mem.scala:230:76, :234:{32,39}, :240:36
    io_cache_hit_r_1 <= io_cache_hit_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:240:36
    RMW_delayed_cpu_cmd <= io_cpu_cmd;	// src/main/scala/L1Cache/L1_cache_mem.scala:249:34
    byte_select_r <= io_cpu_addr[5:2];	// src/main/scala/L1Cache/L1_cache_mem.scala:287:{36,48}
    byte_select <= byte_select_r;	// src/main/scala/L1Cache/L1_cache_mem.scala:287:36
    if (reset) begin	// <stdin>:1127:11
      RMW_delayed_cpu_addr <= 32'h0;	// src/main/scala/L1Cache/L1_cache_mem.scala:247:39, src/main/scala/chisel3/util/Mux.scala:126:16
      RMW_delayed_cpu_data <= 32'h0;	// src/main/scala/L1Cache/L1_cache_mem.scala:248:39, src/main/scala/chisel3/util/Mux.scala:126:16
      hit_cache_line_data <= 512'h0;	// src/main/scala/L1Cache/L1_cache_mem.scala:278:38, src/main/scala/chisel3/util/Mux.scala:30:73
      dout <= 32'h0;	// src/main/scala/L1Cache/L1_cache_mem.scala:289:23, src/main/scala/chisel3/util/Mux.scala:126:16
    end
    else begin	// <stdin>:1127:11
      automatic logic [15:0][31:0] _GEN =
        {{hit_cache_line_data[511:480]},
         {hit_cache_line_data[479:448]},
         {hit_cache_line_data[447:416]},
         {hit_cache_line_data[415:384]},
         {hit_cache_line_data[383:352]},
         {hit_cache_line_data[351:320]},
         {hit_cache_line_data[319:288]},
         {hit_cache_line_data[287:256]},
         {hit_cache_line_data[255:224]},
         {hit_cache_line_data[223:192]},
         {hit_cache_line_data[191:160]},
         {hit_cache_line_data[159:128]},
         {hit_cache_line_data[127:96]},
         {hit_cache_line_data[95:64]},
         {hit_cache_line_data[63:32]},
         {hit_cache_line_data[31:0]}};	// src/main/scala/L1Cache/L1_cache_mem.scala:278:38, :288:66, :290:57, src/main/scala/chisel3/util/Mux.scala:126:16
      RMW_delayed_cpu_addr <= io_cpu_addr;	// src/main/scala/L1Cache/L1_cache_mem.scala:247:39
      RMW_delayed_cpu_data <= io_cpu_data;	// src/main/scala/L1Cache/L1_cache_mem.scala:248:39
      hit_cache_line_data <=
        (cache_mem_hit_0 ? cache_mem_data_0 : 512'h0)
        | (cache_mem_hit_1 ? cache_mem_data_1 : 512'h0)
        | (cache_mem_hit_2 ? cache_mem_data_2 : 512'h0)
        | (cache_mem_hit_3 ? cache_mem_data_3 : 512'h0);	// src/main/scala/L1Cache/L1_cache_mem.scala:213:31, :230:76, :278:38, src/main/scala/chisel3/util/Mux.scala:30:73
      dout <= _GEN[byte_select];	// src/main/scala/L1Cache/L1_cache_mem.scala:287:36, :289:23, :290:57, src/main/scala/chisel3/util/Mux.scala:126:16
    end
  end // always @(posedge)
  ReadWriteSmem memories_0 (	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15
    .clock      (clock),
    .io_write   (_RMW_io_wr_en_0),	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
    .io_addr    (io_cpu_addr[11:6]),	// src/main/scala/L1Cache/L1_cache_mem.scala:200:44
    .io_dataIn  (_RMW_io_dout_0),	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
    .io_dataOut (_memories_0_io_dataOut)
  );
  ReadWriteSmem memories_1 (	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15
    .clock      (clock),
    .io_write   (_RMW_io_wr_en_1),	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
    .io_addr    (io_cpu_addr[11:6]),	// src/main/scala/L1Cache/L1_cache_mem.scala:200:44
    .io_dataIn  (_RMW_io_dout_1),	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
    .io_dataOut (_memories_1_io_dataOut)
  );
  ReadWriteSmem memories_2 (	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15
    .clock      (clock),
    .io_write   (_RMW_io_wr_en_2),	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
    .io_addr    (io_cpu_addr[11:6]),	// src/main/scala/L1Cache/L1_cache_mem.scala:200:44
    .io_dataIn  (_RMW_io_dout_2),	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
    .io_dataOut (_memories_2_io_dataOut)
  );
  ReadWriteSmem memories_3 (	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15
    .clock      (clock),
    .io_write   (_RMW_io_wr_en_3),	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
    .io_addr    (io_cpu_addr[11:6]),	// src/main/scala/L1Cache/L1_cache_mem.scala:200:44
    .io_dataIn  (_RMW_io_dout_3),	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
    .io_dataOut (_memories_3_io_dataOut)
  );
  RMW RMW (	// src/main/scala/L1Cache/L1_cache_mem.scala:245:21
    .io_cache_mem_hit_0       (cache_mem_hit_0),	// src/main/scala/L1Cache/L1_cache_mem.scala:230:76
    .io_cache_mem_hit_1       (cache_mem_hit_1),	// src/main/scala/L1Cache/L1_cache_mem.scala:230:76
    .io_cache_mem_hit_2       (cache_mem_hit_2),	// src/main/scala/L1Cache/L1_cache_mem.scala:230:76
    .io_cache_mem_hit_3       (cache_mem_hit_3),	// src/main/scala/L1Cache/L1_cache_mem.scala:230:76
    .io_cpu_cmd               (RMW_delayed_cpu_cmd),	// src/main/scala/L1Cache/L1_cache_mem.scala:249:34
    .io_cpu_addr              (RMW_delayed_cpu_addr),	// src/main/scala/L1Cache/L1_cache_mem.scala:247:39
    .io_cpu_data              (RMW_delayed_cpu_data),	// src/main/scala/L1Cache/L1_cache_mem.scala:248:39
    .io_cache_line_valid_in_0 (_memories_0_io_dataOut[534]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :217:53
    .io_cache_line_valid_in_1 (_memories_1_io_dataOut[534]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :217:53
    .io_cache_line_valid_in_2 (_memories_2_io_dataOut[534]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :217:53
    .io_cache_line_valid_in_3 (_memories_3_io_dataOut[534]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :217:53
    .io_cache_line_dirty_in_0 (_memories_0_io_dataOut[533]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :218:53
    .io_cache_line_dirty_in_1 (_memories_1_io_dataOut[533]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :218:53
    .io_cache_line_dirty_in_2 (_memories_2_io_dataOut[533]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :218:53
    .io_cache_line_dirty_in_3 (_memories_3_io_dataOut[533]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :218:53
    .io_cache_line_PLRU_in_0  (_memories_0_io_dataOut[532]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :219:53
    .io_cache_line_PLRU_in_1  (_memories_1_io_dataOut[532]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :219:53
    .io_cache_line_PLRU_in_2  (_memories_2_io_dataOut[532]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :219:53
    .io_cache_line_PLRU_in_3  (_memories_3_io_dataOut[532]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :219:53
    .io_cache_line_tag_in_0   (_memories_0_io_dataOut[531:512]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :220:53
    .io_cache_line_tag_in_1   (_memories_1_io_dataOut[531:512]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :220:53
    .io_cache_line_tag_in_2   (_memories_2_io_dataOut[531:512]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :220:53
    .io_cache_line_tag_in_3   (_memories_3_io_dataOut[531:512]),	// src/main/scala/L1Cache/L1_cache_mem.scala:179:15, :220:53
    .io_cache_line_data_in_0  (cache_mem_data_0),	// src/main/scala/L1Cache/L1_cache_mem.scala:213:31
    .io_cache_line_data_in_1  (cache_mem_data_1),	// src/main/scala/L1Cache/L1_cache_mem.scala:213:31
    .io_cache_line_data_in_2  (cache_mem_data_2),	// src/main/scala/L1Cache/L1_cache_mem.scala:213:31
    .io_cache_line_data_in_3  (cache_mem_data_3),	// src/main/scala/L1Cache/L1_cache_mem.scala:213:31
    .io_wr_en_0               (_RMW_io_wr_en_0),
    .io_wr_en_1               (_RMW_io_wr_en_1),
    .io_wr_en_2               (_RMW_io_wr_en_2),
    .io_wr_en_3               (_RMW_io_wr_en_3),
    .io_dout_0                (_RMW_io_dout_0),
    .io_dout_1                (_RMW_io_dout_1),
    .io_dout_2                (_RMW_io_dout_2),
    .io_dout_3                (_RMW_io_dout_3)
  );
  assign io_cache_dout = dout;	// src/main/scala/L1Cache/L1_cache_mem.scala:139:7, :289:23
  assign io_cache_addr = io_cache_addr_r_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:139:7, :239:36
  assign io_cache_valid = io_cache_valid_r_2;	// src/main/scala/L1Cache/L1_cache_mem.scala:139:7, :238:36
  assign io_cache_hit = io_cache_hit_r_1;	// src/main/scala/L1Cache/L1_cache_mem.scala:139:7, :240:36
endmodule

