/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [27:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[166] ? in_data[178] : in_data[107]);
  assign celloutsig_1_4z = !(celloutsig_1_0z[6] ? in_data[174] : celloutsig_1_1z);
  assign celloutsig_1_10z = !(celloutsig_1_3z ? celloutsig_1_5z : celloutsig_1_1z);
  assign celloutsig_1_7z = ~(celloutsig_1_4z | celloutsig_1_1z);
  assign celloutsig_0_2z = celloutsig_0_1z[17] | ~(celloutsig_0_0z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_18z[2] ^ celloutsig_1_18z[1]);
  reg [16:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _06_ <= 17'h00000;
    else _06_ <= { celloutsig_0_1z[18:3], celloutsig_0_2z };
  assign out_data[16:0] = _06_;
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z } & { celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[120:114] / { 1'h1, in_data[109:104] };
  assign celloutsig_1_16z = celloutsig_1_11z == in_data[117:113];
  assign celloutsig_1_2z = { celloutsig_1_0z[5:3], celloutsig_1_1z, celloutsig_1_0z } && { celloutsig_1_0z[4:3], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } < { celloutsig_1_0z[5], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[186:178] !== { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_1z = ~ in_data[59:32];
  assign celloutsig_1_11z = { celloutsig_1_0z[0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z } >> { celloutsig_1_0z[2:0], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[53:48] >>> in_data[64:59];
  assign celloutsig_1_9z = ~((celloutsig_1_1z & celloutsig_1_7z) | in_data[113]);
  assign celloutsig_1_3z = ~((in_data[134] & celloutsig_1_1z) | (celloutsig_1_1z & in_data[155]));
  assign { out_data[130:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
