/// Auto-generated register definitions for SAI1
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::sai1 {

// ============================================================================
// SAI1 - Serial audio interface
// Base Address: 0x40015800
// ============================================================================

/// SAI1 Register Structure
struct SAI1_Registers {
    uint8_t RESERVED_0000[4];  ///< Reserved

    /// SAI AConfiguration register 1
    /// Offset: 0x0004
    /// Reset value: 0x00000040
    /// Access: read-write
    volatile uint32_t SAI_ACR1;

    /// SAI AConfiguration register 2
    /// Offset: 0x0008
    /// Reset value: 0x00000040
    /// Access: read-write
    volatile uint32_t SAI_ACR2;

    /// SAI AFrame configuration register
    /// Offset: 0x000C
    /// Reset value: 0x00000007
    volatile uint32_t SAI_AFRCR;

    /// SAI ASlot register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SAI_ASLOTR;

    /// SAI AInterrupt mask register2
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SAI_AIM;

    /// SAI AStatus register
    /// Offset: 0x0018
    /// Reset value: 0x00000008
    /// Access: read-only
    volatile uint32_t SAI_ASR;

    /// SAI AClear flag register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SAI_ACLRFR;

    /// SAI AData register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SAI_ADR;

    /// SAI BConfiguration register 1
    /// Offset: 0x0024
    /// Reset value: 0x00000040
    /// Access: read-write
    volatile uint32_t SAI_BCR1;

    /// SAI BConfiguration register 2
    /// Offset: 0x0028
    /// Reset value: 0x00000040
    /// Access: read-write
    volatile uint32_t SAI_BCR2;

    /// SAI BFrame configuration register
    /// Offset: 0x002C
    /// Reset value: 0x00000007
    volatile uint32_t SAI_BFRCR;

    /// SAI BSlot register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SAI_BSLOTR;

    /// SAI BInterrupt mask register2
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SAI_BIM;

    /// SAI BStatus register
    /// Offset: 0x0038
    /// Reset value: 0x00000008
    /// Access: read-only
    volatile uint32_t SAI_BSR;

    /// SAI BClear flag register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SAI_BCLRFR;

    /// SAI BData register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SAI_BDR;
};

static_assert(sizeof(SAI1_Registers) >= 68, "SAI1_Registers size mismatch");

/// SAI1 peripheral instance
inline SAI1_Registers* SAI1() {
    return reinterpret_cast<SAI1_Registers*>(0x40015800);
}

}  // namespace alloy::hal::st::stm32f4::sai1
