begin block
  name Sink_1_0_1_32_I60_J40_R1_C1_placedRouted
  pblocks 1
  clocks 1
  inputs 4
  outputs 1

  begin pblock
    name pblock_1 
    grid_ranges SLICE_X56Y179:SLICE_X57Y179
  end pblock
  begin clock
    name clk 
    period 2.500
  end clock

  begin input
    name clk
    netname clk
    numprims 0
    type input signal
    maxdelay 0.000
    begin connections
    end connections
  end input
  begin input
    name dataInArray_0
    netname dataInArray_0_net
    numprims 0
    type input signal
    maxdelay 0.000
    begin connections
    end connections
  end input
  begin input
    name pValidArray_0
    netname pValidArray_0_net
    numprims 0
    type input signal
    maxdelay 0.000
    begin connections
    end connections
  end input
  begin input
    name rst
    netname rst
    numprims 1
    type input signal
    maxdelay 0.058
    begin connections
      pin Sink_1_0_1_32_I60_J40_R1_C1_cell/sink_sub/readyArray[0]_INST_0/I0 SLICE_X56Y179 SLICE_X56Y179/H6
    end connections
  end input

  begin output
    name readyArray_0
    netname readyArray_0_net
    numprims 0
    type output signal
    maxdelay 0.058
    begin connections
      pin Sink_1_0_1_32_I60_J40_R1_C1_cell/sink_sub/readyArray[0]_INST_0/O SLICE_X56Y179 SLICE_X56Y179/HMUX SLICE_X56Y179/H_O
    end connections
  end output

end block
