Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\serial_tx.v" into library work
Parsing module <serial_tx>.
INFO:HDLCompiler:693 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\serial_tx.v" Line 14. parameter declaration becomes local in serial_tx with formal parameter declaration list
Analyzing Verilog file "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\serial_rx.v" into library work
Parsing module <serial_rx>.
INFO:HDLCompiler:693 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\serial_rx.v" Line 12. parameter declaration becomes local in serial_rx with formal parameter declaration list
Analyzing Verilog file "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\cclk_detector.v" into library work
Parsing module <cclk_detector>.
INFO:HDLCompiler:693 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\cclk_detector.v" Line 10. parameter declaration becomes local in cclk_detector with formal parameter declaration list
Analyzing Verilog file "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\pwm.v" into library work
Parsing module <pwm>.
Analyzing Verilog file "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\avr_interface.v" into library work
Parsing module <avr_interface>.
INFO:HDLCompiler:693 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\avr_interface.v" Line 78. parameter declaration becomes local in avr_interface with formal parameter declaration list
Analyzing Verilog file "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

Elaborating module <avr_interface>.

Elaborating module <cclk_detector(CLK_RATE=50000000)>.

Elaborating module <spi_slave>.

Elaborating module <serial_rx(CLK_PER_BIT=100)>.

Elaborating module <serial_tx(CLK_PER_BIT=100)>.
WARNING:HDLCompiler:1127 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" Line 51: Assignment to tx_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" Line 53: Assignment to rx_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" Line 54: Assignment to new_rx_data ignored, since the identifier is never used

Elaborating module <pwm(CTR_LEN=20)>.
WARNING:HDLCompiler:634 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" Line 25: Net <tx_data[7]> does not have a driver.
WARNING:HDLCompiler:634 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" Line 26: Net <new_tx_data> does not have a driver.
WARNING:HDLCompiler:634 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" Line 32: Net <step[6]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v".
INFO:Xst:3210 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" line 34: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" line 34: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" line 34: Output port <rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" line 34: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" line 34: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\mojo_top.v" line 34: Output port <new_rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <step> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <new_tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mojo_top> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\avr_interface.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 104
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 104
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 104
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 104
    Found 1-bit tristate buffer for signal <spi_miso> created at line 105
    Found 1-bit tristate buffer for signal <tx> created at line 106
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\cclk_detector.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_3_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\spi_slave.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_4_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\serial_rx.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_5_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_5_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\serial_tx.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
INFO:Xst:1799 - State 10 is never reached in FSM <state_q>.
INFO:Xst:1799 - State 11 is never reached in FSM <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx> synthesized.

Synthesizing Unit <pwm>.
    Related source file is "\\psf\dropbox\NPS\EC3000\FPGA\Final Final\mojo-base-project-master\src\pwm.v".
        CTR_LEN = 20
    Found 1-bit register for signal <pwm_q>.
    Found 20-bit register for signal <ctr_q>.
    Found 20-bit adder for signal <ctr_d> created at line 14.
    Found 10-bit comparator greater for signal <pwm_d> created at line 16
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pwm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 2
 7-bit adder                                           : 1
# Registers                                            : 26
 1-bit register                                        : 15
 10-bit register                                       : 2
 20-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 1
 10-bit comparator greater                             : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <serial_rx> is unconnected in block <avr_interface>.
   It will be removed from the design.

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <pwm> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 1
 10-bit comparator greater                             : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | unreached
 11    | unreached
-------------------
WARNING:Xst:1710 - FF/Latch <tx_q> (without init value) has a constant value of 1 in block <serial_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctr_q_0> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_1> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_2> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_3> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_4> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_5> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <ctr_q_6> of sequential type is unconnected in block <serial_tx>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2973 - All outputs of instance <avr_interface/serial_rx> of block <serial_rx> are unconnected in block <mojo_top>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/block_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/busy_q> of sequential type is unconnected in block <mojo_top>.

Optimizing unit <mojo_top> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 117
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 28
#      LUT2                        : 6
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 2
#      LUT6                        : 13
#      MUXCY                       : 28
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 48
#      FD                          : 8
#      FDR                         : 20
#      FDRE                        : 12
#      FDSE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 5
#      OBUF                        : 8
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  11440     0%  
 Number of Slice LUTs:                   57  out of   5720     0%  
    Number used as Logic:                57  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     60
   Number with an unused Flip Flop:      12  out of     60    20%  
   Number with an unused LUT:             3  out of     60     5%  
   Number of fully used LUT-FF pairs:    45  out of     60    75%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  20  out of    102    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.232ns (Maximum Frequency: 236.295MHz)
   Minimum input arrival time before clock: 4.092ns
   Maximum output required time after clock: 5.335ns
   Maximum combinational path delay: 6.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.232ns (frequency: 236.295MHz)
  Total number of paths / destination ports: 474 / 76
-------------------------------------------------------------------------
Delay:               4.232ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ctr_q_5 (FF)
  Destination:       avr_interface/cclk_detector/ctr_q_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: avr_interface/cclk_detector/ctr_q_5 to avr_interface/cclk_detector/ctr_q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.156  avr_interface/cclk_detector/ctr_q_5 (avr_interface/cclk_detector/ctr_q_5)
     LUT5:I0->O            3   0.254   0.766  avr_interface/cclk_detector/ctr_q[9]_INV_6_o<9>_SW0 (N3)
     LUT6:I5->O            9   0.254   0.975  avr_interface/cclk_detector/ctr_q[9]_INV_6_o_inv1 (avr_interface/cclk_detector/ctr_q[9]_INV_6_o_inv)
     FDRE:CE                   0.302          avr_interface/cclk_detector/ctr_q_1
    ----------------------------------------
    Total                      4.232ns (1.335ns logic, 2.897ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 45 / 34
-------------------------------------------------------------------------
Offset:              4.092ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       led_pwm/ctr_q_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to led_pwm/ctr_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             20   0.255   1.285  rst1_INV_0 (rst)
     FDR:R                     0.459          led_pwm/ctr_q_0
    ----------------------------------------
    Total                      4.092ns (2.042ns logic, 2.050ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 14
-------------------------------------------------------------------------
Offset:              5.335ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ready_q (FF)
  Destination:       spi_channel<3> (PAD)
  Source Clock:      clk rising

  Data Path: avr_interface/cclk_detector/ready_q to spi_channel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.803  avr_interface/cclk_detector/ready_q (avr_interface/cclk_detector/ready_q)
     INV:I->O              5   0.255   0.840  avr_interface/n_rdy1_INV_0 (avr_interface/n_rdy)
     OBUFT:T->O                2.912          spi_channel_3_OBUFT (spi_channel<3>)
    ----------------------------------------
    Total                      5.335ns (3.692ns logic, 1.643ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 3)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  spi_ss_IBUF (spi_ss_IBUF)
     LUT2:I0->O            1   0.250   0.681  avr_interface/ready_spi_ss_AND_3_o_inv1 (avr_interface/ready_spi_ss_AND_3_o_inv)
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.005ns (4.490ns logic, 1.515ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.232|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.93 secs
 
--> 

Total memory usage is 258244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    8 (   0 filtered)

