<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>4.482</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.482</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>4.482</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>5.518</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>5.518</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>5.518</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>5.518</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>65</BRAM>
    <CLB>0</CLB>
    <DSP>16</DSP>
    <FF>19927</FF>
    <LATCH>0</LATCH>
    <LUT>25000</LUT>
    <SRL>301</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>432</BRAM>
    <CLB>0</CLB>
    <DSP>360</DSP>
    <FF>141120</FF>
    <LUT>70560</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="top_kernel" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="133">A_internal_10_U A_internal_11_U A_internal_12_U A_internal_13_U A_internal_14_U A_internal_15_U A_internal_16_U A_internal_17_U A_internal_18_U A_internal_19_U A_internal_1_U A_internal_20_U A_internal_21_U A_internal_22_U A_internal_23_U A_internal_24_U A_internal_25_U A_internal_26_U A_internal_27_U A_internal_28_U A_internal_29_U A_internal_2_U A_internal_30_U A_internal_31_U A_internal_32_U A_internal_33_U A_internal_34_U A_internal_35_U A_internal_36_U A_internal_37_U A_internal_38_U A_internal_39_U A_internal_3_U A_internal_40_U A_internal_41_U A_internal_42_U A_internal_43_U A_internal_44_U A_internal_45_U A_internal_46_U A_internal_47_U A_internal_48_U A_internal_49_U A_internal_4_U A_internal_50_U A_internal_51_U A_internal_52_U A_internal_53_U A_internal_54_U A_internal_55_U A_internal_56_U A_internal_57_U A_internal_58_U A_internal_59_U A_internal_5_U A_internal_60_U A_internal_61_U A_internal_62_U A_internal_63_U A_internal_6_U A_internal_7_U A_internal_8_U A_internal_9_U A_internal_U A_m_axi_U C_m_axi_U control_s_axi_U grp_top_kernel_Pipeline_Row_Read_fu_1701 grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773 sdiv_38ns_24s_38_42_seq_1_U249 sdiv_38ns_24s_38_42_seq_1_U250 sdiv_38ns_24s_38_42_seq_1_U251 sdiv_38ns_24s_38_42_seq_1_U252 sdiv_38ns_24s_38_42_seq_1_U253 sdiv_38ns_24s_38_42_seq_1_U254 sdiv_38ns_24s_38_42_seq_1_U255 sdiv_38ns_24s_38_42_seq_1_U256 sdiv_38ns_24s_38_42_seq_1_U257 sdiv_38ns_24s_38_42_seq_1_U258 sdiv_38ns_24s_38_42_seq_1_U259 sdiv_38ns_24s_38_42_seq_1_U260 sdiv_38ns_24s_38_42_seq_1_U261 sdiv_38ns_24s_38_42_seq_1_U262 sdiv_38ns_24s_38_42_seq_1_U263 sdiv_38ns_24s_38_42_seq_1_U264 sdiv_38ns_24s_38_42_seq_1_U265 sdiv_38ns_24s_38_42_seq_1_U266 sdiv_38ns_24s_38_42_seq_1_U267 sdiv_38ns_24s_38_42_seq_1_U268 sdiv_38ns_24s_38_42_seq_1_U269 sdiv_38ns_24s_38_42_seq_1_U270 sdiv_38ns_24s_38_42_seq_1_U271 sdiv_38ns_24s_38_42_seq_1_U272 sdiv_38ns_24s_38_42_seq_1_U273 sdiv_38ns_24s_38_42_seq_1_U274 sdiv_38ns_24s_38_42_seq_1_U275 sdiv_38ns_24s_38_42_seq_1_U276 sdiv_38ns_24s_38_42_seq_1_U277 sdiv_38ns_24s_38_42_seq_1_U278 sdiv_38ns_24s_38_42_seq_1_U279 sdiv_38ns_24s_38_42_seq_1_U280 sdiv_38ns_24s_38_42_seq_1_U281 sdiv_38ns_24s_38_42_seq_1_U282 sdiv_38ns_24s_38_42_seq_1_U283 sdiv_38ns_24s_38_42_seq_1_U284 sdiv_38ns_24s_38_42_seq_1_U285 sdiv_38ns_24s_38_42_seq_1_U286 sdiv_38ns_24s_38_42_seq_1_U287 sdiv_38ns_24s_38_42_seq_1_U288 sdiv_38ns_24s_38_42_seq_1_U289 sdiv_38ns_24s_38_42_seq_1_U290 sdiv_38ns_24s_38_42_seq_1_U291 sdiv_38ns_24s_38_42_seq_1_U292 sdiv_38ns_24s_38_42_seq_1_U293 sdiv_38ns_24s_38_42_seq_1_U294 sdiv_38ns_24s_38_42_seq_1_U295 sdiv_38ns_24s_38_42_seq_1_U296 sdiv_38ns_24s_38_42_seq_1_U297 sdiv_38ns_24s_38_42_seq_1_U298 sdiv_38ns_24s_38_42_seq_1_U299 sdiv_38ns_24s_38_42_seq_1_U300 sdiv_38ns_24s_38_42_seq_1_U301 sdiv_38ns_24s_38_42_seq_1_U302 sdiv_38ns_24s_38_42_seq_1_U303 sdiv_38ns_24s_38_42_seq_1_U304 sdiv_38ns_24s_38_42_seq_1_U305 sdiv_38ns_24s_38_42_seq_1_U306 sdiv_38ns_24s_38_42_seq_1_U307 sdiv_38ns_24s_38_42_seq_1_U308 sdiv_38ns_24s_38_42_seq_1_U309 sdiv_38ns_24s_38_42_seq_1_U310 sdiv_38ns_24s_38_42_seq_1_U311 sdiv_38ns_24s_38_42_seq_1_U312</SubModules>
    <Resources BRAM="65" DSP="16" FF="19927" LUT="25000" LogicLUT="24699" RAMB18="65" SRL="301"/>
    <LocalResources FF="2913" LUT="2826" LogicLUT="2825" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/A_internal_10_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_11_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_12_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_13_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_14_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_15_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_16_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_17_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_18_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_19_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_20_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_21_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_22_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_23_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_24_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_25_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_26_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_27_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_28_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_29_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_2_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_30_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_31_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_32_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_33_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_34_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_35_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_36_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_37_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_38_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_39_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_3_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_40_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_41_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_42_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_43_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_44_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_45_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_46_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_47_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_48_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_49_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_4_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_50_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_51_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_52_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_53_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_54_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_55_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_56_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_57_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_58_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_59_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_5_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_60_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_61_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_62_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_63_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_6_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_7_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_8_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_9_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_internal_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_internal_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/A_m_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_m_axi">
    <Resources BRAM="1" FF="865" LUT="661" LogicLUT="567" RAMB18="1" SRL="94"/>
  </RtlModule>
  <RtlModule CELL="inst/C_m_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_C_m_axi">
    <Resources FF="1138" LUT="883" LogicLUT="685" SRL="198"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_control_s_axi">
    <Resources FF="187" LUT="191" LogicLUT="191"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Row_Read_fu_1701" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_Row_Read">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="2362" LUT="1150" LogicLUT="1150"/>
    <LocalResources FF="2360" LUT="1138" LogicLUT="1138"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Row_Read_fu_1701/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Row_Read.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols">
    <SubModules count="17">flow_control_loop_pipe_sequential_init_U mul_17s_24s_41_1_1_U101 mul_17s_24s_41_1_1_U103 mul_17s_24s_41_1_1_U105 mul_17s_24s_41_1_1_U107 mul_17s_24s_41_1_1_U109 mul_17s_24s_41_1_1_U111 mul_17s_24s_41_1_1_U113 mul_17s_24s_41_1_1_U115 mul_17s_24s_41_1_1_U85 mul_17s_24s_41_1_1_U87 mul_17s_24s_41_1_1_U89 mul_17s_24s_41_1_1_U91 mul_17s_24s_41_1_1_U93 mul_17s_24s_41_1_1_U95 mul_17s_24s_41_1_1_U97 mul_17s_24s_41_1_1_U99</SubModules>
    <Resources DSP="16" FF="452" LUT="1205" LogicLUT="1205"/>
    <LocalResources FF="450" LUT="257" LogicLUT="257"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="331" LogicLUT="331"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U101" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U103" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U105" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U107" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U109" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U111" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U113" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U115" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U85" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U87" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U91" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U93" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U95" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U97" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U99" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" ORIG_REF_NAME="top_kernel_mul_17s_24s_41_1_1">
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U249" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U250" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U251" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U252" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U253" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U254" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U255" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="222" LogicLUT="222"/>
    <LocalResources FF="62" LUT="81" LogicLUT="81"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U256" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U257" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U258" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U259" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U260" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U261" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U262" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="203" LUT="539" LogicLUT="537" SRL="2"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U263" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U264" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U265" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="234" LUT="1443" LogicLUT="1441" SRL="2"/>
    <LocalResources FF="85" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U266" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U267" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="199" LUT="462" LogicLUT="460" SRL="2"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U268" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U269" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U270" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U271" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U272" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U273" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U274" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U275" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U276" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U277" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U278" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U279" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U280" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U281" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U282" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U283" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U284" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="274" LUT="1976" LogicLUT="1974" SRL="2"/>
    <LocalResources FF="98" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U285" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U286" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U287" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U288" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U289" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U290" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U291" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U292" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U293" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U294" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U295" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U296" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U297" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U298" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U299" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U300" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U301" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U302" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U303" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="222" LogicLUT="222"/>
    <LocalResources FF="62" LUT="81" LogicLUT="81"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U304" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U305" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U306" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U307" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="221" LogicLUT="221"/>
    <LocalResources FF="62" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U308" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U309" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="242" LogicLUT="242"/>
    <LocalResources FF="62" LUT="101" LogicLUT="101"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U310" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U311" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="232" LogicLUT="232"/>
    <LocalResources FF="62" LUT="91" LogicLUT="91"/>
  </RtlModule>
  <RtlModule CELL="inst/sdiv_38ns_24s_38_42_seq_1_U312" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_seq_1">
    <Resources FF="185" LUT="231" LogicLUT="231"/>
    <LocalResources FF="62" LUT="90" LogicLUT="90"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[10]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.349" DATAPATH_LOGIC_DELAY="2.878" DATAPATH_NET_DELAY="1.471" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]/CE" LOGIC_LEVELS="13" MAX_FANOUT="25" SLACK="5.518" STARTPOINT_PIN="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/A_internal_50_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_A_internal_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product_i_33__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_sparsemux_9_6_24_1_1.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[7]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="4368"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[7]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[15]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921_reg[23]_i_5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/mul_17s_24s_41_1_1_U89/select_ln299_11_reg_7921[23]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_Store_Rows_Store_Cols_fu_1773/select_ln299_11_reg_7921_reg[13]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_Store_Rows_Store_Cols.v" LINE_NUMBER="3226"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
