module PipeRegFD (
  input logic CLK,       					 	// Clock signal
  input logic [DATA_WIDTH-1:0] InstrF,   	// Input data
  output logic [DATA_WIDTH-1:0] InstrD  	// Output data
);

  parameter DATA_WIDTH = 32; 					// Define the data width

  logic [DATA_WIDTH-1:0] InstrReg;

  always @(posedge CLK) begin
      InstrReg <= InstrF;				// Store the input data in the register
  end

  assign InstrD = InstrReg;

endmodule
