{
  "meta": {
    "version": 2,
    "flow": [
      "Yosys.Synthesis",
      "OpenROAD.Floorplan",
      "OpenROAD.GlobalPlacementSkipIO",
      "OpenROAD.IOPlacement",
      "OpenROAD.GlobalPlacement",
      "OpenROAD.RepairDesignPostGPL",
      "OpenROAD.DetailedPlacement",
      "OpenROAD.CTS",
      "OpenROAD.GlobalRouting",
      "OpenROAD.DetailedRouting"
    ]
  },
  "DESIGN_NAME": "sequential_multiplier",
  "VERILOG_FILES": "dir::../rtl/sequential_multiplier.v",
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "CLOCK_PERIOD": 20.0,
  "FP_CORE_UTIL": 60,
  "SYNTH_STRATEGY": "AREA 0"
}
