$date
	Wed Apr  9 10:19:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sr_flipflop $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 ! qn $end
$var wire 1 # r $end
$var wire 1 $ s $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#10000
0!
1"
1$
#20000
0$
#30000
1!
0"
1#
#40000
0#
#50000
x!
x"
1#
1$
#60000
0#
0$
#70000
