Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Tue Apr  9 14:18:22 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_control_sets -verbose -file block_diagram_wrapper_control_sets_placed.rpt
| Design       : block_diagram_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    74 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|      8 |           10 |
|     10 |            3 |
|     12 |            2 |
|    16+ |           55 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             450 |           78 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             326 |           56 |
| Yes          | No                    | No                     |             904 |          106 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             624 |           93 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                     |                                                                            Enable Signal                                                                            |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x_en_reg_i_1_n_0    |                                                                                                                                                                     |                                                                                                                                                 |                1 |              2 |
|  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_y_en_n_0            |                                                                                                                                                                     |                                                                                                                                                 |                1 |              2 |
|  block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_en_reg_i_1_n_0 |                                                                                                                                                                     |                                                                                                                                                 |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                              | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                               |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                             |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                           |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[27]                       |                2 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                2 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                1 |             12 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | block_diagram_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                  | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                2 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[24]                         |                2 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                2 |             18 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_y[0]_i_1_n_0                                                                                       | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                   |                2 |             20 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_x[9]_i_1_n_0                                                                                       | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                   |                2 |             20 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                    |                4 |             22 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                                 |                6 |             24 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                 |                3 |             24 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                 |                3 |             24 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                 |                5 |             24 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                 |                4 |             26 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                5 |             26 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp0                                                                                              | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/counter_comp[0]_i_1_n_0                                                                |                4 |             28 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                 |                3 |             28 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                 |                3 |             28 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                 |                9 |             30 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                 |                3 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             40 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                 |                6 |             40 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                 |                7 |             40 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                           |                7 |             42 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                7 |             48 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg5_2                                                                                                 | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                   |                6 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg0                                                                                                   | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                    |                9 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                    |               10 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg4_1                                                                                                 | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                   |                9 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg1                                                                                                   | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                    |               12 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                            | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                    |               14 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                 |                9 |             68 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                 |                8 |             70 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_384_447_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_832_895_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_768_831_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_704_767_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_64_127_0_2_i_1_n_0                                                                                |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_640_703_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_576_639_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_512_575_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_448_511_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_320_383_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_192_255_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_128_191_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_0_63_0_2_i_1_n_0                                                                                  |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_896_959_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_960_1023_0_2_i_1_n_0                                                                              |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/xmult_ip_0/inst/xmult_ip_v1_0_S_AXI_inst/memX_reg_256_319_0_2_i_1_n_0                                                                               |                                                                                                                                                 |               11 |             88 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                 |                9 |             94 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                 |                9 |             94 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                 |                8 |             96 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                 |               10 |             96 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                 |               10 |             96 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                 |                7 |             96 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     | block_diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               18 |            120 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                     |                                                                                                                                                 |               76 |            446 |
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


