TimeQuest Timing Analyzer report for mips_multi
Sun Dec  9 16:30:18 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_rom'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clk_rom'
 15. Slow Model Minimum Pulse Width: 'clk_rom'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'clk_rom'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'clk_rom'
 32. Fast Model Minimum Pulse Width: 'clk_rom'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mips_multi                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; clk_rom    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 68.28 MHz  ; 68.28 MHz       ; clk        ;                                                       ;
; 343.17 MHz ; 200.0 MHz       ; clk_rom    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+---------+---------+---------------+
; Clock   ; Slack   ; End Point TNS ;
+---------+---------+---------------+
; clk     ; -13.645 ; -1931.793     ;
; clk_rom ; -2.282  ; -146.256      ;
+---------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.525 ; 0.000         ;
; clk_rom ; 0.957 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -345.380            ;
; clk     ; -1.627 ; -738.480            ;
+---------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                             ;
+---------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -13.645 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.024     ; 14.657     ;
; -13.629 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.028     ; 14.637     ;
; -13.610 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.019     ; 14.627     ;
; -13.580 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.013     ; 14.603     ;
; -13.580 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 14.603     ;
; -13.580 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.013     ; 14.603     ;
; -13.580 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 14.603     ;
; -13.552 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 14.586     ;
; -13.552 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.002     ; 14.586     ;
; -13.552 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.002     ; 14.586     ;
; -13.528 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.025     ; 14.539     ;
; -13.512 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.519     ;
; -13.493 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.020     ; 14.509     ;
; -13.487 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.025     ; 14.498     ;
; -13.471 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.478     ;
; -13.463 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.485     ;
; -13.463 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.485     ;
; -13.463 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.485     ;
; -13.463 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.485     ;
; -13.452 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.020     ; 14.468     ;
; -13.435 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.468     ;
; -13.435 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.468     ;
; -13.435 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.468     ;
; -13.422 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.444     ;
; -13.422 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.444     ;
; -13.422 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.444     ;
; -13.422 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.444     ;
; -13.400 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.025     ; 14.411     ;
; -13.394 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.427     ;
; -13.394 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.427     ;
; -13.394 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.427     ;
; -13.384 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.391     ;
; -13.379 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.004      ; 14.419     ;
; -13.378 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.004      ; 14.418     ;
; -13.378 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.025     ; 14.389     ;
; -13.372 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.410     ;
; -13.372 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.410     ;
; -13.372 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.410     ;
; -13.372 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.410     ;
; -13.366 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.012     ; 14.390     ;
; -13.366 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.012     ; 14.390     ;
; -13.365 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.020     ; 14.381     ;
; -13.362 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.369     ;
; -13.360 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; 0.002      ; 14.398     ;
; -13.360 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.002      ; 14.398     ;
; -13.360 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.002      ; 14.398     ;
; -13.355 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.391     ;
; -13.355 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 14.391     ;
; -13.347 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.007     ; 14.376     ;
; -13.343 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.020     ; 14.359     ;
; -13.335 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.357     ;
; -13.335 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.357     ;
; -13.335 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.357     ;
; -13.335 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.357     ;
; -13.332 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.032     ; 14.336     ;
; -13.313 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.335     ;
; -13.313 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.335     ;
; -13.313 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.335     ;
; -13.313 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.335     ;
; -13.311 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[31] ; clk          ; clk         ; 1.000        ; -0.031     ; 14.316     ;
; -13.311 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.025     ; 14.322     ;
; -13.307 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.340     ;
; -13.307 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.340     ;
; -13.307 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.340     ;
; -13.295 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.029     ; 14.302     ;
; -13.292 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.004     ; 14.324     ;
; -13.285 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.318     ;
; -13.285 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.318     ;
; -13.285 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.318     ;
; -13.276 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.020     ; 14.292     ;
; -13.262 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.301     ;
; -13.261 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.300     ;
; -13.255 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.292     ;
; -13.255 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.292     ;
; -13.255 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.292     ;
; -13.255 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.292     ;
; -13.249 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.013     ; 14.272     ;
; -13.249 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.013     ; 14.272     ;
; -13.246 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.268     ;
; -13.246 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.268     ;
; -13.246 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.268     ;
; -13.246 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.014     ; 14.268     ;
; -13.243 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.280     ;
; -13.243 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.001      ; 14.280     ;
; -13.243 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.001      ; 14.280     ;
; -13.238 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.273     ;
; -13.238 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; -0.001     ; 14.273     ;
; -13.235 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.024     ; 14.247     ;
; -13.230 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.008     ; 14.258     ;
; -13.229 ; reg:pc|sr_out[0]                                ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.021     ; 14.244     ;
; -13.227 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.025     ; 14.238     ;
; -13.221 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.003      ; 14.260     ;
; -13.220 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.003      ; 14.259     ;
; -13.219 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.028     ; 14.227     ;
; -13.218 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.003     ; 14.251     ;
; -13.218 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.251     ;
; -13.218 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.003     ; 14.251     ;
; -13.215 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.033     ; 14.218     ;
; -13.214 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.251     ;
; -13.214 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.001      ; 14.251     ;
+---------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.282 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 3.297      ;
; -2.248 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 3.263      ;
; -2.232 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 3.247      ;
; -2.198 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 3.213      ;
; -2.173 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 3.194      ;
; -2.066 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 3.081      ;
; -2.051 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 3.069      ;
; -2.024 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 3.039      ;
; -2.017 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.045      ; 3.027      ;
; -2.015 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 3.033      ;
; -2.011 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 3.026      ;
; -1.987 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 3.002      ;
; -1.985 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 3.003      ;
; -1.980 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.995      ;
; -1.980 ; reg:pc|sr_out[7]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.047      ; 2.992      ;
; -1.978 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.993      ;
; -1.977 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.995      ;
; -1.971 ; regbuf:regULA|sr_out[7]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.068      ; 3.004      ;
; -1.971 ; regbuf:regULA|sr_out[0]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.999      ;
; -1.967 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.982      ;
; -1.965 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.983      ;
; -1.961 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.976      ;
; -1.960 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.975      ;
; -1.953 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.968      ;
; -1.948 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.966      ;
; -1.946 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.961      ;
; -1.944 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.959      ;
; -1.939 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.957      ;
; -1.937 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.956      ;
; -1.936 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.954      ;
; -1.933 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.948      ;
; -1.926 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.941      ;
; -1.924 ; regbuf:rgB|sr_out[9]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 2.944      ;
; -1.919 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.934      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.025     ; 2.854      ;
; -1.910 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.925      ;
; -1.903 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.922      ;
; -1.895 ; regbuf:regULA|sr_out[1]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.040      ; 2.900      ;
; -1.887 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.905      ;
; -1.883 ; regbuf:regULA|sr_out[2]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.081      ; 2.929      ;
; -1.872 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 2.897      ;
; -1.862 ; mips_control:ctr_mips|pstate.readmem_st                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.877      ;
; -1.850 ; regbuf:rgB|sr_out[0]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.864      ;
; -1.841 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.859      ;
; -1.837 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.855      ;
; -1.827 ; regbuf:rgB|sr_out[30]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.841      ;
; -1.824 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.045      ; 2.834      ;
; -1.812 ; mips_control:ctr_mips|pstate.readmem_st                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.827      ;
; -1.796 ; regbuf:rgB|sr_out[24]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 2.810      ;
; -1.796 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.814      ;
; -1.793 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.811      ;
; -1.793 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.808      ;
; -1.788 ; regbuf:regULA|sr_out[6]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.081      ; 2.834      ;
; -1.776 ; regbuf:rgB|sr_out[13]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 2.797      ;
; -1.774 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.789      ;
; -1.770 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.785      ;
; -1.770 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.788      ;
; -1.759 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.774      ;
; -1.750 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.765      ;
; -1.745 ; regbuf:regULA|sr_out[4]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.061      ; 2.771      ;
; -1.743 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.758      ;
; -1.739 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.053      ; 2.757      ;
; -1.732 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.747      ;
; -1.729 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 2.748      ;
; -1.728 ; regbuf:regULA|sr_out[0]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 2.756      ;
; -1.716 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.731      ;
; -1.709 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.724      ;
; -1.708 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.723      ;
; -1.707 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.050      ; 2.722      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.525 ; breg:bcoreg|breg32_rtl_1_bypass[16]            ; regbuf:rgB|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; breg:bcoreg|breg32_rtl_1_bypass[28]            ; regbuf:rgB|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; breg:bcoreg|breg32_rtl_1_bypass[15]            ; regbuf:rgB|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; regbuf:regULA|sr_out[19]                       ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; breg:bcoreg|breg32_rtl_1_bypass[18]            ; regbuf:rgB|sr_out[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; regbuf:regULA|sr_out[6]                        ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.800      ;
; 0.539 ; regbuf:regULA|sr_out[3]                        ; reg:pc|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.657 ; breg:bcoreg|breg32_rtl_1_bypass[17]            ; regbuf:rgB|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.923      ;
; 0.663 ; breg:bcoreg|breg32_rtl_1_bypass[13]            ; regbuf:rgB|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.929      ;
; 0.668 ; breg:bcoreg|breg32_rtl_1_bypass[19]            ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.934      ;
; 0.725 ; breg:bcoreg|breg32_rtl_1_bypass[25]            ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.991      ;
; 0.801 ; breg:bcoreg|breg32_rtl_1_bypass[40]            ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.804 ; regbuf:regULA|sr_out[4]                        ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.070      ;
; 0.808 ; breg:bcoreg|breg32_rtl_1_bypass[38]            ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; breg:bcoreg|breg32_rtl_1_bypass[40]            ; regbuf:rgA|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; reg:ir|sr_out[17]                              ; breg:bcoreg|breg32_rtl_1_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.076      ;
; 0.815 ; reg:ir|sr_out[16]                              ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.081      ;
; 0.831 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; breg:bcoreg|breg32_rtl_1_bypass[37]            ; regbuf:rgB|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.832 ; breg:bcoreg|breg32_rtl_1_bypass[42]            ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.833 ; breg:bcoreg|breg32_rtl_1_bypass[42]            ; regbuf:rgB|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.099      ;
; 0.833 ; breg:bcoreg|breg32_rtl_1_bypass[36]            ; regbuf:rgB|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.099      ;
; 0.837 ; breg:bcoreg|breg32_rtl_1_bypass[33]            ; regbuf:rgB|sr_out[22]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.103      ;
; 0.848 ; breg:bcoreg|breg32_rtl_1_bypass[39]            ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 1.115      ;
; 0.873 ; mips_control:ctr_mips|pstate.rtype_ex_st       ; mips_control:ctr_mips|pstate.writereg_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.139      ;
; 0.934 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.200      ;
; 0.934 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.200      ;
; 0.934 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.200      ;
; 0.968 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.234      ;
; 0.968 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.234      ;
; 0.980 ; regbuf:regULA|sr_out[21]                       ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.246      ;
; 0.987 ; breg:bcoreg|breg32_rtl_1_bypass[30]            ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.253      ;
; 0.991 ; breg:bcoreg|breg32_rtl_1_bypass[31]            ; regbuf:rgA|sr_out[20]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.257      ;
; 1.018 ; breg:bcoreg|breg32_rtl_1_bypass[33]            ; regbuf:rgA|sr_out[22]                                                                              ; clk          ; clk         ; 0.000        ; 0.012      ; 1.296      ;
; 1.028 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.294      ;
; 1.028 ; regbuf:regULA|sr_out[8]                        ; reg:pc|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; -0.001     ; 1.293      ;
; 1.029 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.295      ;
; 1.030 ; reg:ir|sr_out[20]                              ; breg:bcoreg|breg32_rtl_1_bypass[9]                                                                 ; clk          ; clk         ; 0.000        ; -0.005     ; 1.291      ;
; 1.031 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.297      ;
; 1.034 ; regbuf:regULA|sr_out[28]                       ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.300      ;
; 1.036 ; breg:bcoreg|breg32_rtl_1_bypass[35]            ; regbuf:rgA|sr_out[24]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.302      ;
; 1.039 ; breg:bcoreg|breg32_rtl_1_bypass[29]            ; regbuf:rgB|sr_out[18]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.305      ;
; 1.056 ; mips_control:ctr_mips|pstate.ldreg_st          ; breg:bcoreg|breg32_rtl_1_bypass[28]                                                                ; clk          ; clk         ; 0.000        ; 0.005      ; 1.327      ;
; 1.064 ; breg:bcoreg|breg32_rtl_1_bypass[32]            ; regbuf:rgB|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.330      ;
; 1.072 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.338      ;
; 1.119 ; regbuf:regULA|sr_out[29]                       ; reg:pc|sr_out[29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.385      ;
; 1.124 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.390      ;
; 1.124 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.390      ;
; 1.125 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|breg32_rtl_1_bypass[23]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.391      ;
; 1.135 ; breg:bcoreg|breg32_rtl_1_bypass[24]            ; regbuf:rgA|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.401      ;
; 1.170 ; reg:ir|sr_out[31]                              ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.004      ; 1.440      ;
; 1.212 ; regbuf:rdm|sr_out[8]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.501      ;
; 1.215 ; regbuf:regULA|sr_out[31]                       ; reg:pc|sr_out[31]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.481      ;
; 1.230 ; regbuf:rdm|sr_out[9]                           ; breg:bcoreg|breg32_rtl_1_bypass[20]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.237 ; breg:bcoreg|breg32_rtl_1_bypass[38]            ; regbuf:rgA|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.003      ; 1.506      ;
; 1.244 ; regbuf:regULA|sr_out[25]                       ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.510      ;
; 1.245 ; regbuf:regULA|sr_out[23]                       ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.511      ;
; 1.250 ; breg:bcoreg|breg32_rtl_1_bypass[16]            ; regbuf:rgA|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.001      ; 1.517      ;
; 1.265 ; breg:bcoreg|breg32_rtl_1_bypass[26]            ; regbuf:rgB|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 1.532      ;
; 1.267 ; breg:bcoreg|breg32_rtl_1_bypass[39]            ; regbuf:rgA|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.006      ; 1.539      ;
; 1.279 ; breg:bcoreg|breg32_rtl_1_bypass[34]            ; regbuf:rgA|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; -0.006     ; 1.539      ;
; 1.281 ; reg:ir|sr_out[29]                              ; mips_control:ctr_mips|pstate.readmem_byte_st                                                       ; clk          ; clk         ; 0.000        ; 0.008      ; 1.555      ;
; 1.306 ; breg:bcoreg|breg32_rtl_1_bypass[24]            ; regbuf:rgB|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; 0.009      ; 1.581      ;
; 1.350 ; mips_control:ctr_mips|pstate.writereg_st       ; breg:bcoreg|breg32_rtl_1_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.001      ; 1.617      ;
; 1.350 ; mips_control:ctr_mips|pstate.writereg_st       ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.001      ; 1.617      ;
; 1.358 ; regbuf:regULA|sr_out[22]                       ; breg:bcoreg|breg32_rtl_1_bypass[33]                                                                ; clk          ; clk         ; 0.000        ; -0.012     ; 1.612      ;
; 1.364 ; reg:ir|sr_out[20]                              ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.635      ;
; 1.385 ; reg:ir|sr_out[16]                              ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.676      ;
; 1.398 ; reg:ir|sr_out[30]                              ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.004      ; 1.668      ;
; 1.409 ; reg:ir|sr_out[18]                              ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.675      ;
; 1.419 ; reg:ir|sr_out[18]                              ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.710      ;
; 1.419 ; mips_control:ctr_mips|pstate.readmem_st        ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.684      ;
; 1.455 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 1.722      ;
; 1.455 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 1.722      ;
; 1.455 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 1.722      ;
; 1.455 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 1.722      ;
; 1.455 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 1.722      ;
; 1.455 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.001      ; 1.722      ;
; 1.457 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; -0.004     ; 1.719      ;
; 1.461 ; breg:bcoreg|breg32_rtl_1_bypass[36]            ; regbuf:rgA|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; -0.003     ; 1.724      ;
; 1.461 ; mips_control:ctr_mips|pstate.ldreg_st          ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.003      ; 1.730      ;
; 1.474 ; regbuf:rdm|sr_out[25]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.055      ; 1.763      ;
; 1.490 ; regbuf:regULA|sr_out[2]                        ; reg:pc|sr_out[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.030      ; 1.786      ;
; 1.495 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[12]                                                                                  ; clk          ; clk         ; 0.000        ; -0.005     ; 1.756      ;
; 1.495 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; -0.005     ; 1.756      ;
; 1.495 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[14]                                                                                  ; clk          ; clk         ; 0.000        ; -0.005     ; 1.756      ;
; 1.504 ; breg:bcoreg|breg32_rtl_1_bypass[28]            ; regbuf:rgA|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.769      ;
; 1.511 ; regbuf:rdm|sr_out[8]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 0.000        ; 0.066      ; 1.811      ;
; 1.532 ; breg:bcoreg|breg32_rtl_1_bypass[25]            ; regbuf:rgA|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; -0.005     ; 1.793      ;
; 1.541 ; regbuf:rdm|sr_out[23]                          ; breg:bcoreg|breg32_rtl_1_bypass[34]                                                                ; clk          ; clk         ; 0.000        ; -0.009     ; 1.798      ;
; 1.567 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 0.000        ; 0.051      ; 1.852      ;
; 1.568 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 0.000        ; 0.062      ; 1.864      ;
; 1.568 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; -0.001     ; 1.833      ;
; 1.603 ; reg:ir|sr_out[15]                              ; breg:bcoreg|breg32_rtl_1_bypass[9]                                                                 ; clk          ; clk         ; 0.000        ; -0.002     ; 1.867      ;
; 1.610 ; regbuf:rdm|sr_out[18]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; clk          ; clk         ; 0.000        ; 0.056      ; 1.900      ;
; 1.614 ; regbuf:rdm|sr_out[9]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.903      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_rom'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.957 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.256      ;
; 1.192 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.486      ;
; 1.215 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.505      ;
; 1.233 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 1.516      ;
; 1.271 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.045      ; 1.550      ;
; 1.279 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.045      ; 1.558      ;
; 1.330 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.621      ;
; 1.377 ; regbuf:regULA|sr_out[3]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.666      ;
; 1.399 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 1.687      ;
; 1.406 ; reg:pc|sr_out[3]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.695      ;
; 1.440 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.731      ;
; 1.531 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 1.834      ;
; 1.539 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 1.827      ;
; 1.561 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.850      ;
; 1.594 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.881      ;
; 1.616 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.903      ;
; 1.634 ; reg:pc|sr_out[2]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.923      ;
; 1.640 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.929      ;
; 1.641 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.930      ;
; 1.642 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.931      ;
; 1.644 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.933      ;
; 1.644 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.933      ;
; 1.647 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.936      ;
; 1.663 ; regbuf:rgB|sr_out[8]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.950      ;
; 1.664 ; regbuf:regULA|sr_out[3]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.949      ;
; 1.674 ; regbuf:rgB|sr_out[8]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 1.957      ;
; 1.693 ; reg:pc|sr_out[3]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 1.978      ;
; 1.705 ; regbuf:rgB|sr_out[28]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.996      ;
; 1.715 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.002      ;
; 1.716 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.003      ;
; 1.719 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.007      ;
; 1.732 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.019      ;
; 1.761 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.049      ;
; 1.762 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.050      ;
; 1.762 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.050      ;
; 1.768 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.056      ;
; 1.772 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.057      ;
; 1.775 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.062      ;
; 1.784 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 2.082      ;
; 1.787 ; reg:pc|sr_out[9]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.072      ;
; 1.792 ; regbuf:rgB|sr_out[20]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.075      ;
; 1.800 ; regbuf:rgB|sr_out[22]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 2.094      ;
; 1.807 ; regbuf:rgB|sr_out[15]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.092      ;
; 1.812 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.102      ;
; 1.813 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.047      ; 2.094      ;
; 1.813 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.100      ;
; 1.816 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.104      ;
; 1.825 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.112      ;
; 1.831 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.119      ;
; 1.838 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.125      ;
; 1.849 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.134      ;
; 1.859 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.147      ;
; 1.874 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.045      ; 2.153      ;
; 1.889 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.176      ;
; 1.901 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.190      ;
; 1.901 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.189      ;
; 1.902 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.190      ;
; 1.902 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.190      ;
; 1.907 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.195      ;
; 1.908 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.196      ;
; 1.912 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.200      ;
; 1.924 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.209      ;
; 1.929 ; reg:pc|sr_out[2]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.214      ;
; 1.931 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.216      ;
; 1.940 ; regbuf:rgB|sr_out[17]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.223      ;
; 1.942 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.227      ;
; 1.944 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.229      ;
; 1.945 ; reg:pc|sr_out[4]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 2.244      ;
; 1.951 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.236      ;
; 1.963 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.247      ;
; 1.965 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.253      ;
; 1.967 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.045      ; 2.246      ;
; 1.970 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.069      ; 2.273      ;
; 1.982 ; regbuf:rgB|sr_out[10]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.045      ; 2.261      ;
; 1.987 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.275      ;
; 1.988 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.271      ;
; 1.988 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.276      ;
; 1.989 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.277      ;
; 1.991 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.279      ;
; 1.991 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.279      ;
; 1.994 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.282      ;
; 1.996 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.279      ;
; 1.999 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.282      ;
; 2.007 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.291      ;
; 2.016 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.299      ;
; 2.021 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.049      ; 2.304      ;
; 2.025 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 2.312      ;
; 2.027 ; regbuf:rgB|sr_out[31]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 0.000        ; 0.064      ; 2.325      ;
; 2.028 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.316      ;
; 2.042 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.326      ;
; 2.047 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.335      ;
; 2.049 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.333      ;
; 2.052 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 2.340      ;
; 2.064 ; regbuf:rgB|sr_out[11]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.051      ; 2.349      ;
; 2.069 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.050      ; 2.353      ;
; 2.075 ; reg:pc|sr_out[9]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.047      ; 2.356      ;
; 2.078 ; regbuf:rgB|sr_out[11]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 2.367      ;
; 2.092 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.052      ; 2.378      ;
; 2.097 ; regbuf:rgB|sr_out[14]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 2.387      ;
; 2.098 ; regbuf:regULA|sr_out[7]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.072      ; 2.404      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.184 ; 3.184 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.065 ; 0.065 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 20.353 ; 20.353 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 17.528 ; 17.528 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 18.726 ; 18.726 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.760 ; 19.760 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 18.242 ; 18.242 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 18.410 ; 18.410 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.421 ; 18.421 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 19.011 ; 19.011 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 19.229 ; 19.229 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.270 ; 18.270 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.788 ; 18.788 ; Rise       ; clk             ;
;  data[10] ; clk        ; 19.715 ; 19.715 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.883 ; 18.883 ; Rise       ; clk             ;
;  data[12] ; clk        ; 20.000 ; 20.000 ; Rise       ; clk             ;
;  data[13] ; clk        ; 18.257 ; 18.257 ; Rise       ; clk             ;
;  data[14] ; clk        ; 19.796 ; 19.796 ; Rise       ; clk             ;
;  data[15] ; clk        ; 18.589 ; 18.589 ; Rise       ; clk             ;
;  data[16] ; clk        ; 19.604 ; 19.604 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.514 ; 18.514 ; Rise       ; clk             ;
;  data[18] ; clk        ; 20.190 ; 20.190 ; Rise       ; clk             ;
;  data[19] ; clk        ; 19.093 ; 19.093 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.736 ; 18.736 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.482 ; 18.482 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.334 ; 18.334 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.162 ; 17.162 ; Rise       ; clk             ;
;  data[24] ; clk        ; 20.353 ; 20.353 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.675 ; 19.675 ; Rise       ; clk             ;
;  data[26] ; clk        ; 20.021 ; 20.021 ; Rise       ; clk             ;
;  data[27] ; clk        ; 18.394 ; 18.394 ; Rise       ; clk             ;
;  data[28] ; clk        ; 18.300 ; 18.300 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.569 ; 18.569 ; Rise       ; clk             ;
;  data[30] ; clk        ; 18.946 ; 18.946 ; Rise       ; clk             ;
;  data[31] ; clk        ; 17.235 ; 17.235 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.411 ; 11.411 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 13.266 ; 13.266 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 11.594 ; 11.594 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 11.596 ; 11.596 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 11.626 ; 11.626 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.373 ; 11.373 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 11.400 ; 11.400 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.243 ; 12.243 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.348 ; 11.348 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 12.047 ; 12.047 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.879 ; 11.879 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 11.637 ; 11.637 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.103 ; 12.103 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.421 ; 11.421 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.414 ; 11.414 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 12.475 ; 12.475 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 12.281 ; 12.281 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.862 ; 11.862 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 12.204 ; 12.204 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.990 ; 11.990 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 12.276 ; 12.276 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.424 ; 11.424 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.279 ; 11.279 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.199 ; 12.199 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 12.507 ; 12.507 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.892 ; 11.892 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.529 ; 11.529 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.508 ; 11.508 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.706 ; 11.706 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.881 ; 11.881 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 13.050 ; 13.050 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 8.038  ; 8.038  ; Rise       ; clk             ;
;  data[0]  ; clk        ; 9.049  ; 9.049  ; Rise       ; clk             ;
;  data[1]  ; clk        ; 10.268 ; 10.268 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 10.096 ; 10.096 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 8.991  ; 8.991  ; Rise       ; clk             ;
;  data[4]  ; clk        ; 8.362  ; 8.362  ; Rise       ; clk             ;
;  data[5]  ; clk        ; 8.909  ; 8.909  ; Rise       ; clk             ;
;  data[6]  ; clk        ; 8.789  ; 8.789  ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.146  ; 9.146  ; Rise       ; clk             ;
;  data[8]  ; clk        ; 8.427  ; 8.427  ; Rise       ; clk             ;
;  data[9]  ; clk        ; 9.746  ; 9.746  ; Rise       ; clk             ;
;  data[10] ; clk        ; 9.301  ; 9.301  ; Rise       ; clk             ;
;  data[11] ; clk        ; 8.746  ; 8.746  ; Rise       ; clk             ;
;  data[12] ; clk        ; 9.325  ; 9.325  ; Rise       ; clk             ;
;  data[13] ; clk        ; 9.605  ; 9.605  ; Rise       ; clk             ;
;  data[14] ; clk        ; 9.275  ; 9.275  ; Rise       ; clk             ;
;  data[15] ; clk        ; 9.446  ; 9.446  ; Rise       ; clk             ;
;  data[16] ; clk        ; 9.408  ; 9.408  ; Rise       ; clk             ;
;  data[17] ; clk        ; 9.260  ; 9.260  ; Rise       ; clk             ;
;  data[18] ; clk        ; 8.038  ; 8.038  ; Rise       ; clk             ;
;  data[19] ; clk        ; 9.613  ; 9.613  ; Rise       ; clk             ;
;  data[20] ; clk        ; 8.777  ; 8.777  ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.950  ; 9.950  ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.441  ; 8.441  ; Rise       ; clk             ;
;  data[23] ; clk        ; 8.576  ; 8.576  ; Rise       ; clk             ;
;  data[24] ; clk        ; 8.674  ; 8.674  ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.508  ; 9.508  ; Rise       ; clk             ;
;  data[26] ; clk        ; 8.077  ; 8.077  ; Rise       ; clk             ;
;  data[27] ; clk        ; 10.784 ; 10.784 ; Rise       ; clk             ;
;  data[28] ; clk        ; 9.118  ; 9.118  ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.198  ; 9.198  ; Rise       ; clk             ;
;  data[30] ; clk        ; 8.398  ; 8.398  ; Rise       ; clk             ;
;  data[31] ; clk        ; 8.535  ; 8.535  ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 11.279 ; 11.279 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.411 ; 11.411 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 13.266 ; 13.266 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 11.594 ; 11.594 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 11.596 ; 11.596 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 11.626 ; 11.626 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.373 ; 11.373 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 11.400 ; 11.400 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.243 ; 12.243 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.348 ; 11.348 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 12.047 ; 12.047 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.879 ; 11.879 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 11.637 ; 11.637 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.103 ; 12.103 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.421 ; 11.421 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.414 ; 11.414 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 12.475 ; 12.475 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 12.281 ; 12.281 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.862 ; 11.862 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 12.204 ; 12.204 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.990 ; 11.990 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 12.276 ; 12.276 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.424 ; 11.424 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.279 ; 11.279 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.199 ; 12.199 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 12.507 ; 12.507 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.892 ; 11.892 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.529 ; 11.529 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.508 ; 11.508 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.706 ; 11.706 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.881 ; 11.881 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 13.050 ; 13.050 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.518 ; 11.518 ; 11.518 ; 11.518 ;
; debug[0]   ; data[1]     ; 12.885 ; 12.885 ; 12.885 ; 12.885 ;
; debug[0]   ; data[2]     ; 11.935 ; 11.935 ; 11.935 ; 11.935 ;
; debug[0]   ; data[3]     ; 12.139 ; 12.139 ; 12.139 ; 12.139 ;
; debug[0]   ; data[4]     ; 11.407 ; 11.407 ; 11.407 ; 11.407 ;
; debug[0]   ; data[5]     ; 11.871 ; 11.871 ; 11.871 ; 11.871 ;
; debug[0]   ; data[6]     ; 12.538 ; 12.538 ; 12.538 ; 12.538 ;
; debug[0]   ; data[7]     ; 11.719 ; 11.719 ; 11.719 ; 11.719 ;
; debug[0]   ; data[8]     ; 11.403 ; 11.403 ; 11.403 ; 11.403 ;
; debug[0]   ; data[9]     ; 12.656 ; 12.656 ; 12.656 ; 12.656 ;
; debug[0]   ; data[10]    ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; debug[0]   ; data[11]    ; 12.717 ; 12.717 ; 12.717 ; 12.717 ;
; debug[0]   ; data[12]    ; 13.622 ; 13.622 ; 13.622 ; 13.622 ;
; debug[0]   ; data[13]    ; 12.475 ; 12.475 ; 12.475 ; 12.475 ;
; debug[0]   ; data[14]    ; 13.231 ; 13.231 ; 13.231 ; 13.231 ;
; debug[0]   ; data[15]    ; 12.985 ; 12.985 ; 12.985 ; 12.985 ;
; debug[0]   ; data[16]    ; 12.938 ; 12.938 ; 12.938 ; 12.938 ;
; debug[0]   ; data[17]    ; 12.449 ; 12.449 ; 12.449 ; 12.449 ;
; debug[0]   ; data[18]    ; 13.630 ; 13.630 ; 13.630 ; 13.630 ;
; debug[0]   ; data[19]    ; 12.479 ; 12.479 ; 12.479 ; 12.479 ;
; debug[0]   ; data[20]    ; 12.485 ; 12.485 ; 12.485 ; 12.485 ;
; debug[0]   ; data[21]    ; 12.374 ; 12.374 ; 12.374 ; 12.374 ;
; debug[0]   ; data[22]    ; 13.091 ; 13.091 ; 13.091 ; 13.091 ;
; debug[0]   ; data[23]    ; 11.963 ; 11.963 ; 11.963 ; 11.963 ;
; debug[0]   ; data[24]    ; 11.473 ; 11.473 ; 11.473 ; 11.473 ;
; debug[0]   ; data[25]    ; 12.429 ; 12.429 ; 12.429 ; 12.429 ;
; debug[0]   ; data[26]    ; 12.783 ; 12.783 ; 12.783 ; 12.783 ;
; debug[0]   ; data[27]    ; 13.487 ; 13.487 ; 13.487 ; 13.487 ;
; debug[0]   ; data[28]    ; 12.124 ; 12.124 ; 12.124 ; 12.124 ;
; debug[0]   ; data[29]    ; 12.680 ; 12.680 ; 12.680 ; 12.680 ;
; debug[0]   ; data[30]    ; 12.431 ; 12.431 ; 12.431 ; 12.431 ;
; debug[0]   ; data[31]    ; 11.366 ; 11.366 ; 11.366 ; 11.366 ;
; debug[1]   ; data[0]     ; 11.801 ; 11.801 ; 11.801 ; 11.801 ;
; debug[1]   ; data[1]     ; 13.160 ; 13.160 ; 13.160 ; 13.160 ;
; debug[1]   ; data[2]     ; 12.172 ; 12.172 ; 12.172 ; 12.172 ;
; debug[1]   ; data[3]     ; 11.591 ; 11.591 ; 11.591 ; 11.591 ;
; debug[1]   ; data[4]     ; 12.124 ; 12.124 ; 12.124 ; 12.124 ;
; debug[1]   ; data[5]     ; 11.599 ; 11.599 ; 11.599 ; 11.599 ;
; debug[1]   ; data[6]     ; 12.722 ; 12.722 ; 12.722 ; 12.722 ;
; debug[1]   ; data[7]     ; 12.245 ; 12.245 ; 12.245 ; 12.245 ;
; debug[1]   ; data[8]     ; 11.769 ; 11.769 ; 11.769 ; 11.769 ;
; debug[1]   ; data[9]     ; 12.812 ; 12.812 ; 12.812 ; 12.812 ;
; debug[1]   ; data[10]    ; 12.377 ; 12.377 ; 12.377 ; 12.377 ;
; debug[1]   ; data[11]    ; 13.108 ; 13.108 ; 13.108 ; 13.108 ;
; debug[1]   ; data[12]    ; 14.159 ; 14.159 ; 14.159 ; 14.159 ;
; debug[1]   ; data[13]    ; 12.999 ; 12.999 ; 12.999 ; 12.999 ;
; debug[1]   ; data[14]    ; 13.769 ; 13.769 ; 13.769 ; 13.769 ;
; debug[1]   ; data[15]    ; 12.776 ; 12.776 ; 12.776 ; 12.776 ;
; debug[1]   ; data[16]    ; 12.728 ; 12.728 ; 12.728 ; 12.728 ;
; debug[1]   ; data[17]    ; 12.721 ; 12.721 ; 12.721 ; 12.721 ;
; debug[1]   ; data[18]    ; 13.312 ; 13.312 ; 13.312 ; 13.312 ;
; debug[1]   ; data[19]    ; 12.423 ; 12.423 ; 12.423 ; 12.423 ;
; debug[1]   ; data[20]    ; 12.366 ; 12.366 ; 12.366 ; 12.366 ;
; debug[1]   ; data[21]    ; 12.451 ; 12.451 ; 12.451 ; 12.451 ;
; debug[1]   ; data[22]    ; 13.338 ; 13.338 ; 13.338 ; 13.338 ;
; debug[1]   ; data[23]    ; 11.696 ; 11.696 ; 11.696 ; 11.696 ;
; debug[1]   ; data[24]    ; 12.389 ; 12.389 ; 12.389 ; 12.389 ;
; debug[1]   ; data[25]    ; 12.504 ; 12.504 ; 12.504 ; 12.504 ;
; debug[1]   ; data[26]    ; 13.349 ; 13.349 ; 13.349 ; 13.349 ;
; debug[1]   ; data[27]    ; 13.370 ; 13.370 ; 13.370 ; 13.370 ;
; debug[1]   ; data[28]    ; 11.917 ; 11.917 ; 11.917 ; 11.917 ;
; debug[1]   ; data[29]    ; 12.195 ; 12.195 ; 12.195 ; 12.195 ;
; debug[1]   ; data[30]    ; 12.149 ; 12.149 ; 12.149 ; 12.149 ;
; debug[1]   ; data[31]    ; 12.252 ; 12.252 ; 12.252 ; 12.252 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.518 ; 11.518 ; 11.518 ; 11.518 ;
; debug[0]   ; data[1]     ; 12.220 ; 12.220 ; 12.220 ; 12.220 ;
; debug[0]   ; data[2]     ; 11.935 ; 11.935 ; 11.935 ; 11.935 ;
; debug[0]   ; data[3]     ; 11.190 ; 11.190 ; 11.190 ; 11.190 ;
; debug[0]   ; data[4]     ; 11.407 ; 11.407 ; 11.407 ; 11.407 ;
; debug[0]   ; data[5]     ; 10.937 ; 10.937 ; 10.937 ; 10.937 ;
; debug[0]   ; data[6]     ; 12.538 ; 12.538 ; 12.538 ; 12.538 ;
; debug[0]   ; data[7]     ; 11.330 ; 11.330 ; 11.330 ; 11.330 ;
; debug[0]   ; data[8]     ; 11.403 ; 11.403 ; 11.403 ; 11.403 ;
; debug[0]   ; data[9]     ; 11.839 ; 11.839 ; 11.839 ; 11.839 ;
; debug[0]   ; data[10]    ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; debug[0]   ; data[11]    ; 11.545 ; 11.545 ; 11.545 ; 11.545 ;
; debug[0]   ; data[12]    ; 13.622 ; 13.622 ; 13.622 ; 13.622 ;
; debug[0]   ; data[13]    ; 11.229 ; 11.229 ; 11.229 ; 11.229 ;
; debug[0]   ; data[14]    ; 13.231 ; 13.231 ; 13.231 ; 13.231 ;
; debug[0]   ; data[15]    ; 10.691 ; 10.691 ; 10.691 ; 10.691 ;
; debug[0]   ; data[16]    ; 12.938 ; 12.938 ; 12.938 ; 12.938 ;
; debug[0]   ; data[17]    ; 12.019 ; 12.019 ; 12.019 ; 12.019 ;
; debug[0]   ; data[18]    ; 13.630 ; 13.630 ; 13.630 ; 13.630 ;
; debug[0]   ; data[19]    ; 12.227 ; 12.227 ; 12.227 ; 12.227 ;
; debug[0]   ; data[20]    ; 12.485 ; 12.485 ; 12.485 ; 12.485 ;
; debug[0]   ; data[21]    ; 11.668 ; 11.668 ; 11.668 ; 11.668 ;
; debug[0]   ; data[22]    ; 13.091 ; 13.091 ; 13.091 ; 13.091 ;
; debug[0]   ; data[23]    ; 11.269 ; 11.269 ; 11.269 ; 11.269 ;
; debug[0]   ; data[24]    ; 11.473 ; 11.473 ; 11.473 ; 11.473 ;
; debug[0]   ; data[25]    ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; debug[0]   ; data[26]    ; 12.783 ; 12.783 ; 12.783 ; 12.783 ;
; debug[0]   ; data[27]    ; 11.959 ; 11.959 ; 11.959 ; 11.959 ;
; debug[0]   ; data[28]    ; 12.124 ; 12.124 ; 12.124 ; 12.124 ;
; debug[0]   ; data[29]    ; 11.709 ; 11.709 ; 11.709 ; 11.709 ;
; debug[0]   ; data[30]    ; 12.431 ; 12.431 ; 12.431 ; 12.431 ;
; debug[0]   ; data[31]    ; 10.662 ; 10.662 ; 10.662 ; 10.662 ;
; debug[1]   ; data[0]     ; 11.433 ; 11.433 ; 11.433 ; 11.433 ;
; debug[1]   ; data[1]     ; 13.160 ; 13.160 ; 13.160 ; 13.160 ;
; debug[1]   ; data[2]     ; 11.803 ; 11.803 ; 11.803 ; 11.803 ;
; debug[1]   ; data[3]     ; 11.591 ; 11.591 ; 11.591 ; 11.591 ;
; debug[1]   ; data[4]     ; 11.414 ; 11.414 ; 11.414 ; 11.414 ;
; debug[1]   ; data[5]     ; 11.599 ; 11.599 ; 11.599 ; 11.599 ;
; debug[1]   ; data[6]     ; 11.413 ; 11.413 ; 11.413 ; 11.413 ;
; debug[1]   ; data[7]     ; 12.245 ; 12.245 ; 12.245 ; 12.245 ;
; debug[1]   ; data[8]     ; 11.234 ; 11.234 ; 11.234 ; 11.234 ;
; debug[1]   ; data[9]     ; 12.812 ; 12.812 ; 12.812 ; 12.812 ;
; debug[1]   ; data[10]    ; 11.938 ; 11.938 ; 11.938 ; 11.938 ;
; debug[1]   ; data[11]    ; 13.108 ; 13.108 ; 13.108 ; 13.108 ;
; debug[1]   ; data[12]    ; 12.139 ; 12.139 ; 12.139 ; 12.139 ;
; debug[1]   ; data[13]    ; 12.999 ; 12.999 ; 12.999 ; 12.999 ;
; debug[1]   ; data[14]    ; 11.429 ; 11.429 ; 11.429 ; 11.429 ;
; debug[1]   ; data[15]    ; 12.776 ; 12.776 ; 12.776 ; 12.776 ;
; debug[1]   ; data[16]    ; 11.643 ; 11.643 ; 11.643 ; 11.643 ;
; debug[1]   ; data[17]    ; 12.721 ; 12.721 ; 12.721 ; 12.721 ;
; debug[1]   ; data[18]    ; 12.512 ; 12.512 ; 12.512 ; 12.512 ;
; debug[1]   ; data[19]    ; 12.423 ; 12.423 ; 12.423 ; 12.423 ;
; debug[1]   ; data[20]    ; 11.641 ; 11.641 ; 11.641 ; 11.641 ;
; debug[1]   ; data[21]    ; 12.451 ; 12.451 ; 12.451 ; 12.451 ;
; debug[1]   ; data[22]    ; 13.074 ; 13.074 ; 13.074 ; 13.074 ;
; debug[1]   ; data[23]    ; 11.696 ; 11.696 ; 11.696 ; 11.696 ;
; debug[1]   ; data[24]    ; 10.874 ; 10.874 ; 10.874 ; 10.874 ;
; debug[1]   ; data[25]    ; 12.504 ; 12.504 ; 12.504 ; 12.504 ;
; debug[1]   ; data[26]    ; 11.496 ; 11.496 ; 11.496 ; 11.496 ;
; debug[1]   ; data[27]    ; 13.370 ; 13.370 ; 13.370 ; 13.370 ;
; debug[1]   ; data[28]    ; 11.542 ; 11.542 ; 11.542 ; 11.542 ;
; debug[1]   ; data[29]    ; 12.195 ; 12.195 ; 12.195 ; 12.195 ;
; debug[1]   ; data[30]    ; 11.585 ; 11.585 ; 11.585 ; 11.585 ;
; debug[1]   ; data[31]    ; 12.252 ; 12.252 ; 12.252 ; 12.252 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk     ; -5.685 ; -802.858      ;
; clk_rom ; -1.460 ; -57.334       ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk     ; 0.240 ; 0.000         ;
; clk_rom ; 0.395 ; 0.000         ;
+---------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_rom ; -2.000 ; -345.380            ;
; clk     ; -1.627 ; -738.480            ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                            ;
+--------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -5.685 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.698      ;
; -5.664 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.023     ; 6.673      ;
; -5.658 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.018     ; 6.672      ;
; -5.636 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.656      ;
; -5.636 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.656      ;
; -5.636 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.656      ;
; -5.636 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.656      ;
; -5.621 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.001     ; 6.652      ;
; -5.621 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.652      ;
; -5.621 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.001     ; 6.652      ;
; -5.583 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.595      ;
; -5.569 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.581      ;
; -5.562 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.024     ; 6.570      ;
; -5.556 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.569      ;
; -5.551 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.004      ; 6.587      ;
; -5.549 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.003      ; 6.584      ;
; -5.548 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.024     ; 6.556      ;
; -5.546 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.579      ;
; -5.546 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.579      ;
; -5.546 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.579      ;
; -5.546 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.579      ;
; -5.544 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.012     ; 6.564      ;
; -5.544 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.564      ;
; -5.542 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.555      ;
; -5.535 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[20] ; clk          ; clk         ; 1.000        ; 0.001      ; 6.568      ;
; -5.535 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[9]  ; clk          ; clk         ; 1.000        ; 0.001      ; 6.568      ;
; -5.535 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[7]  ; clk          ; clk         ; 1.000        ; 0.001      ; 6.568      ;
; -5.534 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.553      ;
; -5.534 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.553      ;
; -5.534 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.553      ;
; -5.534 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.553      ;
; -5.532 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.544      ;
; -5.530 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[6]  ; clk          ; clk         ; 1.000        ; -0.027     ; 6.535      ;
; -5.528 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.560      ;
; -5.528 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[5]  ; clk          ; clk         ; 1.000        ; -0.007     ; 6.553      ;
; -5.528 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.560      ;
; -5.527 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.539      ;
; -5.520 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.539      ;
; -5.520 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.539      ;
; -5.520 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.539      ;
; -5.520 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.539      ;
; -5.519 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.549      ;
; -5.519 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.549      ;
; -5.519 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.549      ;
; -5.511 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.024     ; 6.519      ;
; -5.506 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.024     ; 6.514      ;
; -5.505 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.518      ;
; -5.505 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.535      ;
; -5.505 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.535      ;
; -5.505 ; mips_control:ctr_mips|pstate.rtype_ex_st        ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.535      ;
; -5.500 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.513      ;
; -5.499 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[31] ; clk          ; clk         ; 1.000        ; -0.026     ; 6.505      ;
; -5.499 ; reg:ir|sr_out[4]                                ; reg:pc|sr_out[8]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.527      ;
; -5.499 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.511      ;
; -5.490 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.502      ;
; -5.488 ; reg:pc|sr_out[0]                                ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.504      ;
; -5.483 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.502      ;
; -5.483 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.502      ;
; -5.483 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.502      ;
; -5.483 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.502      ;
; -5.478 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.024     ; 6.486      ;
; -5.478 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.497      ;
; -5.478 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.497      ;
; -5.478 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.497      ;
; -5.478 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.497      ;
; -5.472 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.485      ;
; -5.471 ; mips_control:ctr_mips|pstate.branch_ex_st       ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.483      ;
; -5.469 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.024     ; 6.477      ;
; -5.468 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.498      ;
; -5.468 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.498      ;
; -5.468 ; mips_control:ctr_mips|pstate.c_mem_add_st       ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.498      ;
; -5.467 ; reg:pc|sr_out[0]                                ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.479      ;
; -5.463 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.476      ;
; -5.463 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[27] ; clk          ; clk         ; 1.000        ; -0.002     ; 6.493      ;
; -5.463 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[2]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.493      ;
; -5.463 ; mips_control:ctr_mips|pstate.decode_st          ; reg:pc|sr_out[3]  ; clk          ; clk         ; 1.000        ; -0.002     ; 6.493      ;
; -5.461 ; reg:pc|sr_out[0]                                ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.015     ; 6.478      ;
; -5.450 ; mips_control:ctr_mips|pstate.branch_ex_st       ; reg:pc|sr_out[25] ; clk          ; clk         ; 1.000        ; -0.024     ; 6.458      ;
; -5.450 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.469      ;
; -5.450 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.469      ;
; -5.450 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.469      ;
; -5.450 ; mips_control:ctr_mips|pstate.logical_imm_and_st ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.469      ;
; -5.449 ; reg:ir|sr_out[2]                                ; reg:pc|sr_out[24] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.462      ;
; -5.449 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[1]  ; clk          ; clk         ; 1.000        ; 0.003      ; 6.484      ;
; -5.447 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[22] ; clk          ; clk         ; 1.000        ; 0.002      ; 6.481      ;
; -5.444 ; mips_control:ctr_mips|pstate.branch_ex_st       ; reg:pc|sr_out[23] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.457      ;
; -5.444 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.476      ;
; -5.444 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.476      ;
; -5.444 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.476      ;
; -5.444 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 6.476      ;
; -5.442 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[4]  ; clk          ; clk         ; 1.000        ; -0.013     ; 6.461      ;
; -5.442 ; mips_control:ctr_mips|pstate.logical_imm_or_st  ; reg:pc|sr_out[26] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.461      ;
; -5.441 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.460      ;
; -5.441 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.460      ;
; -5.441 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.460      ;
; -5.441 ; reg:ir|sr_out[3]                                ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.460      ;
; -5.439 ; reg:pc|sr_out[0]                                ; reg:pc|sr_out[13] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.462      ;
; -5.439 ; reg:pc|sr_out[0]                                ; reg:pc|sr_out[14] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.462      ;
; -5.439 ; reg:pc|sr_out[0]                                ; reg:pc|sr_out[11] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.462      ;
; -5.439 ; reg:pc|sr_out[0]                                ; reg:pc|sr_out[12] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.462      ;
+--------+-------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_rom'                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a17~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a18~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a19~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a20~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a21~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a22~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a23~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a24~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a25~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a26~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a27~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a28~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a29~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a30~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a31~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a1~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a2~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a3~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a4~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a5~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a6~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a7~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a8~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a9~porta_memory_reg0   ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ; clk_rom      ; clk_rom     ; 1.000        ; -0.017     ; 2.442      ;
; -0.494 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.551      ;
; -0.487 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.544      ;
; -0.457 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.514      ;
; -0.450 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.507      ;
; -0.419 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.064      ; 1.482      ;
; -0.408 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 1.461      ;
; -0.369 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.426      ;
; -0.361 ; regbuf:regULA|sr_out[0]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.071      ; 1.431      ;
; -0.356 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.413      ;
; -0.354 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.412      ;
; -0.350 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.408      ;
; -0.345 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.402      ;
; -0.341 ; regbuf:regULA|sr_out[7]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.075      ; 1.415      ;
; -0.341 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.398      ;
; -0.340 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.397      ;
; -0.338 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.395      ;
; -0.336 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.393      ;
; -0.335 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.392      ;
; -0.334 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.391      ;
; -0.333 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.390      ;
; -0.333 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.390      ;
; -0.330 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.388      ;
; -0.329 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.386      ;
; -0.328 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.386      ;
; -0.328 ; reg:pc|sr_out[7]                                                                                                    ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.383      ;
; -0.326 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.385      ;
; -0.326 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.383      ;
; -0.322 ; mips_control:ctr_mips|pstate.readmem_st                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.379      ;
; -0.320 ; regbuf:regULA|sr_out[1]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 1.368      ;
; -0.319 ; mips_control:ctr_mips|pstate.readmem_half_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.376      ;
; -0.319 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.378      ;
; -0.316 ; regbuf:rgB|sr_out[9]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.062      ; 1.377      ;
; -0.311 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.369      ;
; -0.307 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.365      ;
; -0.299 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.357      ;
; -0.299 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.357      ;
; -0.293 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.350      ;
; -0.292 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.350      ;
; -0.289 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.346      ;
; -0.285 ; mips_control:ctr_mips|pstate.readmem_st                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.342      ;
; -0.285 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ; clk          ; clk_rom     ; 1.000        ; 0.054      ; 1.338      ;
; -0.283 ; regbuf:regULA|sr_out[5]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 1.000        ; 0.066      ; 1.348      ;
; -0.275 ; regbuf:regULA|sr_out[2]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.084      ; 1.358      ;
; -0.267 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg9  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.325      ;
; -0.265 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.323      ;
; -0.257 ; regbuf:rgB|sr_out[0]                                                                                                ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 1.311      ;
; -0.250 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.308      ;
; -0.244 ; regbuf:rgB|sr_out[30]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 1.000        ; 0.056      ; 1.299      ;
; -0.243 ; regbuf:rgB|sr_out[13]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ; clk          ; clk_rom     ; 1.000        ; 0.063      ; 1.305      ;
; -0.242 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.299      ;
; -0.238 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.295      ;
; -0.237 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.295      ;
; -0.236 ; regbuf:regULA|sr_out[6]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 1.000        ; 0.084      ; 1.319      ;
; -0.234 ; regbuf:regULA|sr_out[1]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 1.000        ; 0.049      ; 1.282      ;
; -0.233 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.291      ;
; -0.231 ; mips_control:ctr_mips|pstate.readmem_half_st                                                                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.288      ;
; -0.229 ; regbuf:regULA|sr_out[0]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 1.000        ; 0.071      ; 1.299      ;
; -0.227 ; regbuf:regULA|sr_out[4]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 1.000        ; 0.069      ; 1.295      ;
; -0.225 ; regbuf:rgB|sr_out[24]                                                                                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.055      ; 1.279      ;
; -0.222 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 1.000        ; 0.059      ; 1.280      ;
; -0.219 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.276      ;
; -0.217 ; regbuf:regULA|sr_out[1]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 1.267      ;
; -0.214 ; mips_control:ctr_mips|pstate.writemem_st                                                                            ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.271      ;
; -0.212 ; regbuf:regULA|sr_out[1]                                                                                             ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.051      ; 1.262      ;
; -0.208 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.267      ;
; -0.208 ; mips_control:ctr_mips|pstate.readmem_byte_u_st                                                                      ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 1.000        ; 0.060      ; 1.267      ;
; -0.208 ; mips_control:ctr_mips|pstate.writemem_byte_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.265      ;
; -0.208 ; mips_control:ctr_mips|pstate.writemem_half_st                                                                       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 1.000        ; 0.058      ; 1.265      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.240 ; breg:bcoreg|breg32_rtl_1_bypass[28]            ; regbuf:rgB|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; breg:bcoreg|breg32_rtl_1_bypass[16]            ; regbuf:rgB|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; breg:bcoreg|breg32_rtl_1_bypass[15]            ; regbuf:rgB|sr_out[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; regbuf:regULA|sr_out[19]                       ; reg:pc|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; regbuf:regULA|sr_out[6]                        ; reg:pc|sr_out[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; breg:bcoreg|breg32_rtl_1_bypass[18]            ; regbuf:rgB|sr_out[7]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; regbuf:regULA|sr_out[3]                        ; reg:pc|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.292 ; breg:bcoreg|breg32_rtl_1_bypass[17]            ; regbuf:rgB|sr_out[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.444      ;
; 0.295 ; breg:bcoreg|breg32_rtl_1_bypass[13]            ; regbuf:rgB|sr_out[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.447      ;
; 0.299 ; breg:bcoreg|breg32_rtl_1_bypass[19]            ; regbuf:rgB|sr_out[8]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.451      ;
; 0.335 ; breg:bcoreg|breg32_rtl_1_bypass[25]            ; regbuf:rgB|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.487      ;
; 0.361 ; regbuf:regULA|sr_out[4]                        ; reg:pc|sr_out[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; breg:bcoreg|breg32_rtl_1_bypass[40]            ; regbuf:rgB|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; reg:ir|sr_out[17]                              ; breg:bcoreg|breg32_rtl_1_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.368 ; breg:bcoreg|breg32_rtl_1_bypass[38]            ; regbuf:rgB|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; reg:ir|sr_out[16]                              ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; breg:bcoreg|breg32_rtl_1_bypass[40]            ; regbuf:rgA|sr_out[29]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; breg:bcoreg|breg32_rtl_1_bypass[39]            ; regbuf:rgB|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.528      ;
; 0.376 ; breg:bcoreg|breg32_rtl_1_bypass[37]            ; regbuf:rgB|sr_out[26]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; breg:bcoreg|breg32_rtl_1_bypass[36]            ; regbuf:rgB|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; breg:bcoreg|breg32_rtl_1_bypass[33]            ; regbuf:rgB|sr_out[22]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; breg:bcoreg|breg32_rtl_1_bypass[42]            ; regbuf:rgB|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; breg:bcoreg|breg32_rtl_1_bypass[42]            ; regbuf:rgA|sr_out[31]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.534      ;
; 0.423 ; mips_control:ctr_mips|pstate.rtype_ex_st       ; mips_control:ctr_mips|pstate.writereg_st                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.575      ;
; 0.449 ; regbuf:regULA|sr_out[21]                       ; reg:pc|sr_out[21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.601      ;
; 0.450 ; breg:bcoreg|breg32_rtl_1_bypass[31]            ; regbuf:rgA|sr_out[20]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.603      ;
; 0.460 ; regbuf:regULA|sr_out[8]                        ; reg:pc|sr_out[8]                                                                                   ; clk          ; clk         ; 0.000        ; -0.001     ; 0.611      ;
; 0.462 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.614      ;
; 0.464 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.616      ;
; 0.466 ; mips_control:ctr_mips|pstate.branch_ex_st      ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.618      ;
; 0.467 ; breg:bcoreg|breg32_rtl_1_bypass[30]            ; regbuf:rgB|sr_out[19]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.619      ;
; 0.469 ; breg:bcoreg|breg32_rtl_1_bypass[33]            ; regbuf:rgA|sr_out[22]                                                                              ; clk          ; clk         ; 0.000        ; 0.010      ; 0.631      ;
; 0.474 ; breg:bcoreg|breg32_rtl_1_bypass[32]            ; regbuf:rgB|sr_out[21]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.626      ;
; 0.476 ; reg:ir|sr_out[20]                              ; breg:bcoreg|breg32_rtl_1_bypass[9]                                                                 ; clk          ; clk         ; 0.000        ; -0.004     ; 0.624      ;
; 0.476 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.628      ;
; 0.476 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.628      ;
; 0.476 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.628      ;
; 0.484 ; breg:bcoreg|breg32_rtl_1_bypass[35]            ; regbuf:rgA|sr_out[24]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.636      ;
; 0.485 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.637      ;
; 0.492 ; mips_control:ctr_mips|pstate.ldreg_st          ; breg:bcoreg|breg32_rtl_1_bypass[28]                                                                ; clk          ; clk         ; 0.000        ; 0.004      ; 0.648      ;
; 0.499 ; regbuf:regULA|sr_out[28]                       ; reg:pc|sr_out[28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.502 ; breg:bcoreg|breg32_rtl_1_bypass[29]            ; regbuf:rgB|sr_out[18]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.655      ;
; 0.509 ; regbuf:regULA|sr_out[29]                       ; reg:pc|sr_out[29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.661      ;
; 0.515 ; breg:bcoreg|breg32_rtl_1_bypass[24]            ; regbuf:rgA|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.667      ;
; 0.520 ; reg:ir|sr_out[31]                              ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.004      ; 0.676      ;
; 0.527 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.679      ;
; 0.527 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.679      ;
; 0.533 ; regbuf:rdm|sr_out[8]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.732      ;
; 0.544 ; regbuf:rdm|sr_out[9]                           ; breg:bcoreg|breg32_rtl_1_bypass[20]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; regbuf:regULA|sr_out[31]                       ; reg:pc|sr_out[31]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.696      ;
; 0.552 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|breg32_rtl_1_bypass[23]                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; regbuf:regULA|sr_out[23]                       ; reg:pc|sr_out[23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.706      ;
; 0.558 ; breg:bcoreg|breg32_rtl_1_bypass[38]            ; regbuf:rgA|sr_out[27]                                                                              ; clk          ; clk         ; 0.000        ; 0.004      ; 0.714      ;
; 0.558 ; breg:bcoreg|breg32_rtl_1_bypass[16]            ; regbuf:rgA|sr_out[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.710      ;
; 0.561 ; regbuf:regULA|sr_out[25]                       ; reg:pc|sr_out[25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.713      ;
; 0.562 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.562 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.562 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.562 ; mips_control:ctr_mips|pstate.jump_ex_st        ; reg:pc|sr_out[17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.575 ; breg:bcoreg|breg32_rtl_1_bypass[39]            ; regbuf:rgA|sr_out[28]                                                                              ; clk          ; clk         ; 0.000        ; 0.006      ; 0.733      ;
; 0.584 ; reg:ir|sr_out[29]                              ; mips_control:ctr_mips|pstate.readmem_byte_st                                                       ; clk          ; clk         ; 0.000        ; 0.009      ; 0.745      ;
; 0.584 ; breg:bcoreg|breg32_rtl_1_bypass[26]            ; regbuf:rgB|sr_out[15]                                                                              ; clk          ; clk         ; 0.000        ; 0.001      ; 0.737      ;
; 0.586 ; reg:ir|sr_out[16]                              ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.786      ;
; 0.589 ; breg:bcoreg|breg32_rtl_1_bypass[34]            ; regbuf:rgA|sr_out[23]                                                                              ; clk          ; clk         ; 0.000        ; -0.006     ; 0.735      ;
; 0.596 ; reg:ir|sr_out[18]                              ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.796      ;
; 0.612 ; breg:bcoreg|breg32_rtl_1_bypass[24]            ; regbuf:rgB|sr_out[13]                                                                              ; clk          ; clk         ; 0.000        ; 0.007      ; 0.771      ;
; 0.622 ; regbuf:rdm|sr_out[25]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.821      ;
; 0.622 ; mips_control:ctr_mips|pstate.writereg_st       ; breg:bcoreg|breg32_rtl_1_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.001      ; 0.775      ;
; 0.623 ; mips_control:ctr_mips|pstate.writereg_st       ; breg:bcoreg|breg32_rtl_1_bypass[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.001      ; 0.776      ;
; 0.625 ; regbuf:regULA|sr_out[22]                       ; breg:bcoreg|breg32_rtl_1_bypass[33]                                                                ; clk          ; clk         ; 0.000        ; -0.010     ; 0.767      ;
; 0.630 ; reg:ir|sr_out[30]                              ; mips_control:ctr_mips|pstate.arith_imm_st                                                          ; clk          ; clk         ; 0.000        ; 0.004      ; 0.786      ;
; 0.651 ; reg:ir|sr_out[20]                              ; reg:pc|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.005      ; 0.808      ;
; 0.659 ; regbuf:regULA|sr_out[2]                        ; reg:pc|sr_out[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.026      ; 0.837      ;
; 0.664 ; breg:bcoreg|breg32_rtl_1_bypass[36]            ; regbuf:rgA|sr_out[25]                                                                              ; clk          ; clk         ; 0.000        ; -0.003     ; 0.813      ;
; 0.667 ; mips_control:ctr_mips|pstate.ldreg_st          ; breg:bcoreg|breg32_rtl_1_bypass[13]                                                                ; clk          ; clk         ; 0.000        ; 0.002      ; 0.821      ;
; 0.667 ; reg:ir|sr_out[18]                              ; reg:pc|sr_out[20]                                                                                  ; clk          ; clk         ; 0.000        ; -0.001     ; 0.818      ;
; 0.676 ; mips_control:ctr_mips|pstate.readmem_st        ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.828      ;
; 0.682 ; regbuf:rdm|sr_out[18]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.881      ;
; 0.682 ; regbuf:rdm|sr_out[9]                           ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.881      ;
; 0.683 ; regbuf:rdm|sr_out[8]                           ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.892      ;
; 0.687 ; regbuf:rdm|sr_out[23]                          ; breg:bcoreg|breg32_rtl_1_bypass[34]                                                                ; clk          ; clk         ; 0.000        ; -0.008     ; 0.831      ;
; 0.689 ; breg:bcoreg|breg32_rtl_1_bypass[28]            ; regbuf:rgA|sr_out[17]                                                                              ; clk          ; clk         ; 0.000        ; -0.002     ; 0.839      ;
; 0.692 ; regbuf:rdm|sr_out[16]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.891      ;
; 0.710 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; mips_control:ctr_mips|pstate.ldreg_st                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.862      ;
; 0.716 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 0.000        ; 0.057      ; 0.911      ;
; 0.716 ; regbuf:regULA|sr_out[23]                       ; breg:bcoreg|breg32_rtl_1_bypass[34]                                                                ; clk          ; clk         ; 0.000        ; 0.006      ; 0.874      ;
; 0.718 ; breg:bcoreg|breg32_rtl_1_bypass[25]            ; regbuf:rgA|sr_out[14]                                                                              ; clk          ; clk         ; 0.000        ; -0.005     ; 0.865      ;
; 0.721 ; regbuf:rdm|sr_out[12]                          ; breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk          ; clk         ; 0.000        ; 0.067      ; 0.926      ;
; 0.726 ; reg:ir|sr_out[15]                              ; breg:bcoreg|breg32_rtl_1_bypass[9]                                                                 ; clk          ; clk         ; 0.000        ; -0.002     ; 0.876      ;
; 0.739 ; reg:ir|sr_out[12]                              ; breg:bcoreg|breg32_rtl_1_bypass[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.006      ; 0.897      ;
; 0.740 ; regbuf:regULA|sr_out[7]                        ; reg:pc|sr_out[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.019      ; 0.911      ;
; 0.744 ; regbuf:rdm|sr_out[10]                          ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.943      ;
; 0.745 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 0.898      ;
; 0.745 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 0.898      ;
; 0.745 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 0.898      ;
; 0.745 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 0.898      ;
; 0.745 ; mips_control:ctr_mips|pstate.fetch_st          ; reg:ir|sr_out[22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.001      ; 0.898      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_rom'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ; clk          ; clk_rom     ; 0.000        ; 0.073      ; 0.606      ;
; 0.503 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ; clk          ; clk_rom     ; 0.000        ; 0.068      ; 0.709      ;
; 0.520 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.721      ;
; 0.540 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.736      ;
; 0.544 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.745      ;
; 0.568 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 0.759      ;
; 0.572 ; regbuf:rgB|sr_out[0]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 0.763      ;
; 0.585 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.786      ;
; 0.586 ; regbuf:regULA|sr_out[3]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.784      ;
; 0.592 ; reg:pc|sr_out[3]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.790      ;
; 0.638 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.836      ;
; 0.640 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 0.853      ;
; 0.665 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.863      ;
; 0.666 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.864      ;
; 0.673 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.870      ;
; 0.674 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.873      ;
; 0.698 ; regbuf:rgB|sr_out[28]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 0.899      ;
; 0.700 ; regbuf:rgB|sr_out[8]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg8  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.898      ;
; 0.702 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.900      ;
; 0.703 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.901      ;
; 0.703 ; reg:pc|sr_out[2]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.901      ;
; 0.704 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.902      ;
; 0.705 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.903      ;
; 0.706 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.904      ;
; 0.706 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.904      ;
; 0.707 ; regbuf:rgB|sr_out[8]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.903      ;
; 0.714 ; regbuf:regULA|sr_out[3]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.910      ;
; 0.720 ; reg:pc|sr_out[3]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.916      ;
; 0.735 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.932      ;
; 0.738 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.935      ;
; 0.746 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.943      ;
; 0.755 ; regbuf:rgB|sr_out[7]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 0.963      ;
; 0.763 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 0.958      ;
; 0.765 ; regbuf:rgB|sr_out[15]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.963      ;
; 0.765 ; reg:pc|sr_out[9]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.961      ;
; 0.770 ; regbuf:rgB|sr_out[20]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 0.963      ;
; 0.773 ; regbuf:rgB|sr_out[22]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 0.976      ;
; 0.775 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.972      ;
; 0.779 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.977      ;
; 0.784 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.981      ;
; 0.784 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 0.984      ;
; 0.785 ; regbuf:rgB|sr_out[4]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ; clk          ; clk_rom     ; 0.000        ; 0.061      ; 0.984      ;
; 0.785 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.983      ;
; 0.786 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.984      ;
; 0.787 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.985      ;
; 0.788 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 0.985      ;
; 0.789 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.987      ;
; 0.793 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_we_reg       ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.991      ;
; 0.794 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 0.990      ;
; 0.798 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 0.996      ;
; 0.807 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.005      ;
; 0.813 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.011      ;
; 0.814 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.011      ;
; 0.814 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.012      ;
; 0.815 ; regbuf:rgB|sr_out[2]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.008      ;
; 0.815 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.013      ;
; 0.817 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.015      ;
; 0.824 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.022      ;
; 0.831 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.027      ;
; 0.832 ; mips_control:ctr_mips|pstate.readmem_half_u_st ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.030      ;
; 0.834 ; reg:pc|sr_out[2]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.030      ;
; 0.834 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.030      ;
; 0.835 ; reg:pc|sr_out[4]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.071      ; 1.044      ;
; 0.835 ; regbuf:rgB|sr_out[3]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.075      ; 1.048      ;
; 0.838 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.034      ;
; 0.839 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ; clk          ; clk_rom     ; 0.000        ; 0.054      ; 1.031      ;
; 0.839 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.035      ;
; 0.843 ; mips_control:ctr_mips|pstate.readmem_byte_st   ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.039      ;
; 0.849 ; regbuf:rgB|sr_out[17]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.042      ;
; 0.851 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.042      ;
; 0.852 ; regbuf:rgB|sr_out[31]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg15 ; clk          ; clk_rom     ; 0.000        ; 0.070      ; 1.060      ;
; 0.856 ; regbuf:rgB|sr_out[6]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg14 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.054      ;
; 0.858 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.056      ;
; 0.862 ; regbuf:rgB|sr_out[10]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ; clk          ; clk_rom     ; 0.000        ; 0.053      ; 1.053      ;
; 0.862 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.060      ;
; 0.873 ; regbuf:rgB|sr_out[11]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ; clk          ; clk_rom     ; 0.000        ; 0.062      ; 1.073      ;
; 0.873 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.068      ;
; 0.876 ; regbuf:rgB|sr_out[11]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.074      ;
; 0.877 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ; clk          ; clk_rom     ; 0.000        ; 0.057      ; 1.072      ;
; 0.878 ; regbuf:rgB|sr_out[1]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.055      ; 1.071      ;
; 0.880 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.074      ;
; 0.882 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.076      ;
; 0.886 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.084      ;
; 0.890 ; mips_control:ctr_mips|pstate.writemem_half_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.088      ;
; 0.893 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.091      ;
; 0.894 ; mips_control:ctr_mips|pstate.writemem_byte_st  ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ; clk          ; clk_rom     ; 0.000        ; 0.059      ; 1.091      ;
; 0.894 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.092      ;
; 0.894 ; reg:pc|sr_out[9]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.056      ; 1.088      ;
; 0.895 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.093      ;
; 0.895 ; regbuf:rgB|sr_out[23]                          ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.065      ; 1.098      ;
; 0.896 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.094      ;
; 0.897 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.095      ;
; 0.897 ; mips_control:ctr_mips|pstate.readmem_st        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.095      ;
; 0.900 ; reg:pc|sr_out[6]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ; clk          ; clk_rom     ; 0.000        ; 0.086      ; 1.124      ;
; 0.901 ; reg:pc|sr_out[7]                               ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.097      ;
; 0.902 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.098      ;
; 0.908 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_rom     ; 0.000        ; 0.058      ; 1.104      ;
; 0.909 ; regbuf:rgB|sr_out[5]                           ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ; clk          ; clk_rom     ; 0.000        ; 0.063      ; 1.110      ;
; 0.909 ; regbuf:regULA|sr_out[8]                        ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.107      ;
; 0.910 ; mips_control:ctr_mips|pstate.writemem_st       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk_rom     ; 0.000        ; 0.060      ; 1.108      ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_rom'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_bytena_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_bytena_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_rom ; Rise       ; byteenabled_mem:mem|altsyncram:altsyncram_component|altsyncram_qbg1:auto_generated|ram_block1a16~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.305 ; 1.305 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.279 ; 0.279 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 9.956 ; 9.956 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 8.709 ; 8.709 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 9.174 ; 9.174 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 9.522 ; 9.522 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 8.912 ; 8.912 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 9.004 ; 9.004 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 9.039 ; 9.039 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 9.312 ; 9.312 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 9.494 ; 9.494 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 8.902 ; 8.902 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 9.226 ; 9.226 ; Rise       ; clk             ;
;  data[10] ; clk        ; 9.514 ; 9.514 ; Rise       ; clk             ;
;  data[11] ; clk        ; 9.215 ; 9.215 ; Rise       ; clk             ;
;  data[12] ; clk        ; 9.714 ; 9.714 ; Rise       ; clk             ;
;  data[13] ; clk        ; 8.880 ; 8.880 ; Rise       ; clk             ;
;  data[14] ; clk        ; 9.642 ; 9.642 ; Rise       ; clk             ;
;  data[15] ; clk        ; 9.074 ; 9.074 ; Rise       ; clk             ;
;  data[16] ; clk        ; 9.657 ; 9.657 ; Rise       ; clk             ;
;  data[17] ; clk        ; 9.071 ; 9.071 ; Rise       ; clk             ;
;  data[18] ; clk        ; 9.880 ; 9.880 ; Rise       ; clk             ;
;  data[19] ; clk        ; 9.355 ; 9.355 ; Rise       ; clk             ;
;  data[20] ; clk        ; 9.185 ; 9.185 ; Rise       ; clk             ;
;  data[21] ; clk        ; 9.112 ; 9.112 ; Rise       ; clk             ;
;  data[22] ; clk        ; 8.958 ; 8.958 ; Rise       ; clk             ;
;  data[23] ; clk        ; 8.582 ; 8.582 ; Rise       ; clk             ;
;  data[24] ; clk        ; 9.956 ; 9.956 ; Rise       ; clk             ;
;  data[25] ; clk        ; 9.822 ; 9.822 ; Rise       ; clk             ;
;  data[26] ; clk        ; 9.821 ; 9.821 ; Rise       ; clk             ;
;  data[27] ; clk        ; 9.081 ; 9.081 ; Rise       ; clk             ;
;  data[28] ; clk        ; 9.133 ; 9.133 ; Rise       ; clk             ;
;  data[29] ; clk        ; 9.261 ; 9.261 ; Rise       ; clk             ;
;  data[30] ; clk        ; 9.366 ; 9.366 ; Rise       ; clk             ;
;  data[31] ; clk        ; 8.484 ; 8.484 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 7.457 ; 7.457 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.537 ; 6.537 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 7.392 ; 7.392 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.626 ; 6.626 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.617 ; 6.617 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.616 ; 6.616 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.502 ; 6.502 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.523 ; 6.523 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.919 ; 6.919 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.501 ; 6.501 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.844 ; 6.844 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.771 ; 6.771 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.638 ; 6.638 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.851 ; 6.851 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.524 ; 6.524 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.542 ; 6.542 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 7.041 ; 7.041 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.939 ; 6.939 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.734 ; 6.734 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.915 ; 6.915 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.803 ; 6.803 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.947 ; 6.947 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.531 ; 6.531 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 7.457 ; 7.457 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.494 ; 6.494 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.931 ; 6.931 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 7.064 ; 7.064 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.756 ; 6.756 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.592 ; 6.592 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.577 ; 6.577 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.658 ; 6.658 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.736 ; 6.736 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 7.290 ; 7.290 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.428 ; 4.428 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.852 ; 4.852 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 5.433 ; 5.433 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 5.325 ; 5.325 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.821 ; 4.821 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 4.510 ; 4.510 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.761 ; 4.761 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.779 ; 4.779 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 4.903 ; 4.903 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.570 ; 4.570 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 5.186 ; 5.186 ; Rise       ; clk             ;
;  data[10] ; clk        ; 5.010 ; 5.010 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.720 ; 4.720 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.999 ; 4.999 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.079 ; 5.079 ; Rise       ; clk             ;
;  data[14] ; clk        ; 5.001 ; 5.001 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.046 ; 5.046 ; Rise       ; clk             ;
;  data[16] ; clk        ; 5.078 ; 5.078 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.955 ; 4.955 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.467 ; 4.467 ; Rise       ; clk             ;
;  data[19] ; clk        ; 5.141 ; 5.141 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.761 ; 4.761 ; Rise       ; clk             ;
;  data[21] ; clk        ; 5.257 ; 5.257 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.599 ; 4.599 ; Rise       ; clk             ;
;  data[23] ; clk        ; 4.644 ; 4.644 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.678 ; 4.678 ; Rise       ; clk             ;
;  data[25] ; clk        ; 5.062 ; 5.062 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.428 ; 4.428 ; Rise       ; clk             ;
;  data[27] ; clk        ; 5.732 ; 5.732 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.891 ; 4.891 ; Rise       ; clk             ;
;  data[29] ; clk        ; 4.925 ; 4.925 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.554 ; 4.554 ; Rise       ; clk             ;
;  data[31] ; clk        ; 4.608 ; 4.608 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.494 ; 6.494 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.537 ; 6.537 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 7.392 ; 7.392 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.626 ; 6.626 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.617 ; 6.617 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.616 ; 6.616 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.502 ; 6.502 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.523 ; 6.523 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.919 ; 6.919 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.501 ; 6.501 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.844 ; 6.844 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.771 ; 6.771 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.638 ; 6.638 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.851 ; 6.851 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.524 ; 6.524 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.542 ; 6.542 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 7.041 ; 7.041 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.939 ; 6.939 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.734 ; 6.734 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.915 ; 6.915 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.803 ; 6.803 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.947 ; 6.947 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.531 ; 6.531 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 7.457 ; 7.457 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.494 ; 6.494 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.931 ; 6.931 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 7.064 ; 7.064 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.756 ; 6.756 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.592 ; 6.592 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.577 ; 6.577 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.658 ; 6.658 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.736 ; 6.736 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 7.290 ; 7.290 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; debug[0]   ; data[1]     ; 6.969 ; 6.969 ; 6.969 ; 6.969 ;
; debug[0]   ; data[2]     ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; debug[0]   ; data[3]     ; 6.613 ; 6.613 ; 6.613 ; 6.613 ;
; debug[0]   ; data[4]     ; 6.213 ; 6.213 ; 6.213 ; 6.213 ;
; debug[0]   ; data[5]     ; 6.465 ; 6.465 ; 6.465 ; 6.465 ;
; debug[0]   ; data[6]     ; 6.755 ; 6.755 ; 6.755 ; 6.755 ;
; debug[0]   ; data[7]     ; 6.414 ; 6.414 ; 6.414 ; 6.414 ;
; debug[0]   ; data[8]     ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; debug[0]   ; data[9]     ; 6.866 ; 6.866 ; 6.866 ; 6.866 ;
; debug[0]   ; data[10]    ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; debug[0]   ; data[11]    ; 6.868 ; 6.868 ; 6.868 ; 6.868 ;
; debug[0]   ; data[12]    ; 7.310 ; 7.310 ; 7.310 ; 7.310 ;
; debug[0]   ; data[13]    ; 6.737 ; 6.737 ; 6.737 ; 6.737 ;
; debug[0]   ; data[14]    ; 7.096 ; 7.096 ; 7.096 ; 7.096 ;
; debug[0]   ; data[15]    ; 6.978 ; 6.978 ; 6.978 ; 6.978 ;
; debug[0]   ; data[16]    ; 7.008 ; 7.008 ; 7.008 ; 7.008 ;
; debug[0]   ; data[17]    ; 6.764 ; 6.764 ; 6.764 ; 6.764 ;
; debug[0]   ; data[18]    ; 7.320 ; 7.320 ; 7.320 ; 7.320 ;
; debug[0]   ; data[19]    ; 6.793 ; 6.793 ; 6.793 ; 6.793 ;
; debug[0]   ; data[20]    ; 6.767 ; 6.767 ; 6.767 ; 6.767 ;
; debug[0]   ; data[21]    ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; debug[0]   ; data[22]    ; 7.039 ; 7.039 ; 7.039 ; 7.039 ;
; debug[0]   ; data[23]    ; 6.536 ; 6.536 ; 6.536 ; 6.536 ;
; debug[0]   ; data[24]    ; 6.271 ; 6.271 ; 6.271 ; 6.271 ;
; debug[0]   ; data[25]    ; 6.763 ; 6.763 ; 6.763 ; 6.763 ;
; debug[0]   ; data[26]    ; 6.857 ; 6.857 ; 6.857 ; 6.857 ;
; debug[0]   ; data[27]    ; 7.294 ; 7.294 ; 7.294 ; 7.294 ;
; debug[0]   ; data[28]    ; 6.615 ; 6.615 ; 6.615 ; 6.615 ;
; debug[0]   ; data[29]    ; 6.855 ; 6.855 ; 6.855 ; 6.855 ;
; debug[0]   ; data[30]    ; 6.741 ; 6.741 ; 6.741 ; 6.741 ;
; debug[0]   ; data[31]    ; 6.234 ; 6.234 ; 6.234 ; 6.234 ;
; debug[1]   ; data[0]     ; 6.427 ; 6.427 ; 6.427 ; 6.427 ;
; debug[1]   ; data[1]     ; 7.078 ; 7.078 ; 7.078 ; 7.078 ;
; debug[1]   ; data[2]     ; 6.630 ; 6.630 ; 6.630 ; 6.630 ;
; debug[1]   ; data[3]     ; 6.335 ; 6.335 ; 6.335 ; 6.335 ;
; debug[1]   ; data[4]     ; 6.565 ; 6.565 ; 6.565 ; 6.565 ;
; debug[1]   ; data[5]     ; 6.318 ; 6.318 ; 6.318 ; 6.318 ;
; debug[1]   ; data[6]     ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; debug[1]   ; data[7]     ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; debug[1]   ; data[8]     ; 6.430 ; 6.430 ; 6.430 ; 6.430 ;
; debug[1]   ; data[9]     ; 6.925 ; 6.925 ; 6.925 ; 6.925 ;
; debug[1]   ; data[10]    ; 6.695 ; 6.695 ; 6.695 ; 6.695 ;
; debug[1]   ; data[11]    ; 7.073 ; 7.073 ; 7.073 ; 7.073 ;
; debug[1]   ; data[12]    ; 7.583 ; 7.583 ; 7.583 ; 7.583 ;
; debug[1]   ; data[13]    ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; debug[1]   ; data[14]    ; 7.370 ; 7.370 ; 7.370 ; 7.370 ;
; debug[1]   ; data[15]    ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
; debug[1]   ; data[16]    ; 6.912 ; 6.912 ; 6.912 ; 6.912 ;
; debug[1]   ; data[17]    ; 6.869 ; 6.869 ; 6.869 ; 6.869 ;
; debug[1]   ; data[18]    ; 7.170 ; 7.170 ; 7.170 ; 7.170 ;
; debug[1]   ; data[19]    ; 6.768 ; 6.768 ; 6.768 ; 6.768 ;
; debug[1]   ; data[20]    ; 6.710 ; 6.710 ; 6.710 ; 6.710 ;
; debug[1]   ; data[21]    ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; debug[1]   ; data[22]    ; 7.159 ; 7.159 ; 7.159 ; 7.159 ;
; debug[1]   ; data[23]    ; 6.394 ; 6.394 ; 6.394 ; 6.394 ;
; debug[1]   ; data[24]    ; 6.778 ; 6.778 ; 6.778 ; 6.778 ;
; debug[1]   ; data[25]    ; 6.781 ; 6.781 ; 6.781 ; 6.781 ;
; debug[1]   ; data[26]    ; 7.129 ; 7.129 ; 7.129 ; 7.129 ;
; debug[1]   ; data[27]    ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; debug[1]   ; data[28]    ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
; debug[1]   ; data[29]    ; 6.635 ; 6.635 ; 6.635 ; 6.635 ;
; debug[1]   ; data[30]    ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; debug[1]   ; data[31]    ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; debug[0]   ; data[1]     ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; debug[0]   ; data[2]     ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; debug[0]   ; data[3]     ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; debug[0]   ; data[4]     ; 6.213 ; 6.213 ; 6.213 ; 6.213 ;
; debug[0]   ; data[5]     ; 6.071 ; 6.071 ; 6.071 ; 6.071 ;
; debug[0]   ; data[6]     ; 6.755 ; 6.755 ; 6.755 ; 6.755 ;
; debug[0]   ; data[7]     ; 6.254 ; 6.254 ; 6.254 ; 6.254 ;
; debug[0]   ; data[8]     ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; debug[0]   ; data[9]     ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; debug[0]   ; data[10]    ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; debug[0]   ; data[11]    ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; debug[0]   ; data[12]    ; 7.310 ; 7.310 ; 7.310 ; 7.310 ;
; debug[0]   ; data[13]    ; 6.208 ; 6.208 ; 6.208 ; 6.208 ;
; debug[0]   ; data[14]    ; 7.096 ; 7.096 ; 7.096 ; 7.096 ;
; debug[0]   ; data[15]    ; 5.955 ; 5.955 ; 5.955 ; 5.955 ;
; debug[0]   ; data[16]    ; 7.008 ; 7.008 ; 7.008 ; 7.008 ;
; debug[0]   ; data[17]    ; 6.595 ; 6.595 ; 6.595 ; 6.595 ;
; debug[0]   ; data[18]    ; 7.320 ; 7.320 ; 7.320 ; 7.320 ;
; debug[0]   ; data[19]    ; 6.697 ; 6.697 ; 6.697 ; 6.697 ;
; debug[0]   ; data[20]    ; 6.767 ; 6.767 ; 6.767 ; 6.767 ;
; debug[0]   ; data[21]    ; 6.432 ; 6.432 ; 6.432 ; 6.432 ;
; debug[0]   ; data[22]    ; 7.039 ; 7.039 ; 7.039 ; 7.039 ;
; debug[0]   ; data[23]    ; 6.252 ; 6.252 ; 6.252 ; 6.252 ;
; debug[0]   ; data[24]    ; 6.271 ; 6.271 ; 6.271 ; 6.271 ;
; debug[0]   ; data[25]    ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; debug[0]   ; data[26]    ; 6.857 ; 6.857 ; 6.857 ; 6.857 ;
; debug[0]   ; data[27]    ; 6.573 ; 6.573 ; 6.573 ; 6.573 ;
; debug[0]   ; data[28]    ; 6.615 ; 6.615 ; 6.615 ; 6.615 ;
; debug[0]   ; data[29]    ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; debug[0]   ; data[30]    ; 6.741 ; 6.741 ; 6.741 ; 6.741 ;
; debug[0]   ; data[31]    ; 5.941 ; 5.941 ; 5.941 ; 5.941 ;
; debug[1]   ; data[0]     ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; debug[1]   ; data[1]     ; 7.078 ; 7.078 ; 7.078 ; 7.078 ;
; debug[1]   ; data[2]     ; 6.493 ; 6.493 ; 6.493 ; 6.493 ;
; debug[1]   ; data[3]     ; 6.335 ; 6.335 ; 6.335 ; 6.335 ;
; debug[1]   ; data[4]     ; 6.293 ; 6.293 ; 6.293 ; 6.293 ;
; debug[1]   ; data[5]     ; 6.318 ; 6.318 ; 6.318 ; 6.318 ;
; debug[1]   ; data[6]     ; 6.308 ; 6.308 ; 6.308 ; 6.308 ;
; debug[1]   ; data[7]     ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; debug[1]   ; data[8]     ; 6.198 ; 6.198 ; 6.198 ; 6.198 ;
; debug[1]   ; data[9]     ; 6.925 ; 6.925 ; 6.925 ; 6.925 ;
; debug[1]   ; data[10]    ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; debug[1]   ; data[11]    ; 7.073 ; 7.073 ; 7.073 ; 7.073 ;
; debug[1]   ; data[12]    ; 6.668 ; 6.668 ; 6.668 ; 6.668 ;
; debug[1]   ; data[13]    ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; debug[1]   ; data[14]    ; 6.316 ; 6.316 ; 6.316 ; 6.316 ;
; debug[1]   ; data[15]    ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
; debug[1]   ; data[16]    ; 6.424 ; 6.424 ; 6.424 ; 6.424 ;
; debug[1]   ; data[17]    ; 6.869 ; 6.869 ; 6.869 ; 6.869 ;
; debug[1]   ; data[18]    ; 6.830 ; 6.830 ; 6.830 ; 6.830 ;
; debug[1]   ; data[19]    ; 6.768 ; 6.768 ; 6.768 ; 6.768 ;
; debug[1]   ; data[20]    ; 6.424 ; 6.424 ; 6.424 ; 6.424 ;
; debug[1]   ; data[21]    ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; debug[1]   ; data[22]    ; 7.063 ; 7.063 ; 7.063 ; 7.063 ;
; debug[1]   ; data[23]    ; 6.394 ; 6.394 ; 6.394 ; 6.394 ;
; debug[1]   ; data[24]    ; 6.011 ; 6.011 ; 6.011 ; 6.011 ;
; debug[1]   ; data[25]    ; 6.781 ; 6.781 ; 6.781 ; 6.781 ;
; debug[1]   ; data[26]    ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; debug[1]   ; data[27]    ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; debug[1]   ; data[28]    ; 6.355 ; 6.355 ; 6.355 ; 6.355 ;
; debug[1]   ; data[29]    ; 6.635 ; 6.635 ; 6.635 ; 6.635 ;
; debug[1]   ; data[30]    ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; debug[1]   ; data[31]    ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -13.645   ; 0.240 ; N/A      ; N/A     ; -2.000              ;
;  clk             ; -13.645   ; 0.240 ; N/A      ; N/A     ; -1.627              ;
;  clk_rom         ; -2.282    ; 0.395 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -2078.049 ; 0.0   ; 0.0      ; 0.0     ; -1083.86            ;
;  clk             ; -1931.793 ; 0.000 ; N/A      ; N/A     ; -738.480            ;
;  clk_rom         ; -146.256  ; 0.000 ; N/A      ; N/A     ; -345.380            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.184 ; 3.184 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 0.279 ; 0.279 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; data[*]   ; clk        ; 20.353 ; 20.353 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 17.528 ; 17.528 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 18.726 ; 18.726 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 19.760 ; 19.760 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 18.242 ; 18.242 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 18.410 ; 18.410 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 18.421 ; 18.421 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 19.011 ; 19.011 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 19.229 ; 19.229 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 18.270 ; 18.270 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 18.788 ; 18.788 ; Rise       ; clk             ;
;  data[10] ; clk        ; 19.715 ; 19.715 ; Rise       ; clk             ;
;  data[11] ; clk        ; 18.883 ; 18.883 ; Rise       ; clk             ;
;  data[12] ; clk        ; 20.000 ; 20.000 ; Rise       ; clk             ;
;  data[13] ; clk        ; 18.257 ; 18.257 ; Rise       ; clk             ;
;  data[14] ; clk        ; 19.796 ; 19.796 ; Rise       ; clk             ;
;  data[15] ; clk        ; 18.589 ; 18.589 ; Rise       ; clk             ;
;  data[16] ; clk        ; 19.604 ; 19.604 ; Rise       ; clk             ;
;  data[17] ; clk        ; 18.514 ; 18.514 ; Rise       ; clk             ;
;  data[18] ; clk        ; 20.190 ; 20.190 ; Rise       ; clk             ;
;  data[19] ; clk        ; 19.093 ; 19.093 ; Rise       ; clk             ;
;  data[20] ; clk        ; 18.736 ; 18.736 ; Rise       ; clk             ;
;  data[21] ; clk        ; 18.482 ; 18.482 ; Rise       ; clk             ;
;  data[22] ; clk        ; 18.334 ; 18.334 ; Rise       ; clk             ;
;  data[23] ; clk        ; 17.162 ; 17.162 ; Rise       ; clk             ;
;  data[24] ; clk        ; 20.353 ; 20.353 ; Rise       ; clk             ;
;  data[25] ; clk        ; 19.675 ; 19.675 ; Rise       ; clk             ;
;  data[26] ; clk        ; 20.021 ; 20.021 ; Rise       ; clk             ;
;  data[27] ; clk        ; 18.394 ; 18.394 ; Rise       ; clk             ;
;  data[28] ; clk        ; 18.300 ; 18.300 ; Rise       ; clk             ;
;  data[29] ; clk        ; 18.569 ; 18.569 ; Rise       ; clk             ;
;  data[30] ; clk        ; 18.946 ; 18.946 ; Rise       ; clk             ;
;  data[31] ; clk        ; 17.235 ; 17.235 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 11.411 ; 11.411 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 13.266 ; 13.266 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 11.594 ; 11.594 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 11.596 ; 11.596 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 11.626 ; 11.626 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 11.373 ; 11.373 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 11.400 ; 11.400 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 12.243 ; 12.243 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 11.348 ; 11.348 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 12.047 ; 12.047 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 11.879 ; 11.879 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 11.637 ; 11.637 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 12.103 ; 12.103 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 11.421 ; 11.421 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 11.414 ; 11.414 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 12.475 ; 12.475 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 12.281 ; 12.281 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 11.862 ; 11.862 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 12.204 ; 12.204 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 11.990 ; 11.990 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 12.276 ; 12.276 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 11.424 ; 11.424 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 13.410 ; 13.410 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 11.279 ; 11.279 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 12.199 ; 12.199 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 12.507 ; 12.507 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 11.892 ; 11.892 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 11.529 ; 11.529 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 11.508 ; 11.508 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 11.706 ; 11.706 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 11.881 ; 11.881 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 13.050 ; 13.050 ; Rise       ; clk_rom         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; clk        ; 4.428 ; 4.428 ; Rise       ; clk             ;
;  data[0]  ; clk        ; 4.852 ; 4.852 ; Rise       ; clk             ;
;  data[1]  ; clk        ; 5.433 ; 5.433 ; Rise       ; clk             ;
;  data[2]  ; clk        ; 5.325 ; 5.325 ; Rise       ; clk             ;
;  data[3]  ; clk        ; 4.821 ; 4.821 ; Rise       ; clk             ;
;  data[4]  ; clk        ; 4.510 ; 4.510 ; Rise       ; clk             ;
;  data[5]  ; clk        ; 4.761 ; 4.761 ; Rise       ; clk             ;
;  data[6]  ; clk        ; 4.779 ; 4.779 ; Rise       ; clk             ;
;  data[7]  ; clk        ; 4.903 ; 4.903 ; Rise       ; clk             ;
;  data[8]  ; clk        ; 4.570 ; 4.570 ; Rise       ; clk             ;
;  data[9]  ; clk        ; 5.186 ; 5.186 ; Rise       ; clk             ;
;  data[10] ; clk        ; 5.010 ; 5.010 ; Rise       ; clk             ;
;  data[11] ; clk        ; 4.720 ; 4.720 ; Rise       ; clk             ;
;  data[12] ; clk        ; 4.999 ; 4.999 ; Rise       ; clk             ;
;  data[13] ; clk        ; 5.079 ; 5.079 ; Rise       ; clk             ;
;  data[14] ; clk        ; 5.001 ; 5.001 ; Rise       ; clk             ;
;  data[15] ; clk        ; 5.046 ; 5.046 ; Rise       ; clk             ;
;  data[16] ; clk        ; 5.078 ; 5.078 ; Rise       ; clk             ;
;  data[17] ; clk        ; 4.955 ; 4.955 ; Rise       ; clk             ;
;  data[18] ; clk        ; 4.467 ; 4.467 ; Rise       ; clk             ;
;  data[19] ; clk        ; 5.141 ; 5.141 ; Rise       ; clk             ;
;  data[20] ; clk        ; 4.761 ; 4.761 ; Rise       ; clk             ;
;  data[21] ; clk        ; 5.257 ; 5.257 ; Rise       ; clk             ;
;  data[22] ; clk        ; 4.599 ; 4.599 ; Rise       ; clk             ;
;  data[23] ; clk        ; 4.644 ; 4.644 ; Rise       ; clk             ;
;  data[24] ; clk        ; 4.678 ; 4.678 ; Rise       ; clk             ;
;  data[25] ; clk        ; 5.062 ; 5.062 ; Rise       ; clk             ;
;  data[26] ; clk        ; 4.428 ; 4.428 ; Rise       ; clk             ;
;  data[27] ; clk        ; 5.732 ; 5.732 ; Rise       ; clk             ;
;  data[28] ; clk        ; 4.891 ; 4.891 ; Rise       ; clk             ;
;  data[29] ; clk        ; 4.925 ; 4.925 ; Rise       ; clk             ;
;  data[30] ; clk        ; 4.554 ; 4.554 ; Rise       ; clk             ;
;  data[31] ; clk        ; 4.608 ; 4.608 ; Rise       ; clk             ;
; data[*]   ; clk_rom    ; 6.494 ; 6.494 ; Rise       ; clk_rom         ;
;  data[0]  ; clk_rom    ; 6.537 ; 6.537 ; Rise       ; clk_rom         ;
;  data[1]  ; clk_rom    ; 7.392 ; 7.392 ; Rise       ; clk_rom         ;
;  data[2]  ; clk_rom    ; 6.626 ; 6.626 ; Rise       ; clk_rom         ;
;  data[3]  ; clk_rom    ; 6.617 ; 6.617 ; Rise       ; clk_rom         ;
;  data[4]  ; clk_rom    ; 6.616 ; 6.616 ; Rise       ; clk_rom         ;
;  data[5]  ; clk_rom    ; 6.502 ; 6.502 ; Rise       ; clk_rom         ;
;  data[6]  ; clk_rom    ; 6.523 ; 6.523 ; Rise       ; clk_rom         ;
;  data[7]  ; clk_rom    ; 6.919 ; 6.919 ; Rise       ; clk_rom         ;
;  data[8]  ; clk_rom    ; 6.501 ; 6.501 ; Rise       ; clk_rom         ;
;  data[9]  ; clk_rom    ; 6.844 ; 6.844 ; Rise       ; clk_rom         ;
;  data[10] ; clk_rom    ; 6.771 ; 6.771 ; Rise       ; clk_rom         ;
;  data[11] ; clk_rom    ; 6.638 ; 6.638 ; Rise       ; clk_rom         ;
;  data[12] ; clk_rom    ; 6.851 ; 6.851 ; Rise       ; clk_rom         ;
;  data[13] ; clk_rom    ; 6.524 ; 6.524 ; Rise       ; clk_rom         ;
;  data[14] ; clk_rom    ; 6.542 ; 6.542 ; Rise       ; clk_rom         ;
;  data[15] ; clk_rom    ; 7.041 ; 7.041 ; Rise       ; clk_rom         ;
;  data[16] ; clk_rom    ; 6.939 ; 6.939 ; Rise       ; clk_rom         ;
;  data[17] ; clk_rom    ; 6.734 ; 6.734 ; Rise       ; clk_rom         ;
;  data[18] ; clk_rom    ; 6.915 ; 6.915 ; Rise       ; clk_rom         ;
;  data[19] ; clk_rom    ; 6.803 ; 6.803 ; Rise       ; clk_rom         ;
;  data[20] ; clk_rom    ; 6.947 ; 6.947 ; Rise       ; clk_rom         ;
;  data[21] ; clk_rom    ; 6.531 ; 6.531 ; Rise       ; clk_rom         ;
;  data[22] ; clk_rom    ; 7.457 ; 7.457 ; Rise       ; clk_rom         ;
;  data[23] ; clk_rom    ; 6.494 ; 6.494 ; Rise       ; clk_rom         ;
;  data[24] ; clk_rom    ; 6.931 ; 6.931 ; Rise       ; clk_rom         ;
;  data[25] ; clk_rom    ; 7.064 ; 7.064 ; Rise       ; clk_rom         ;
;  data[26] ; clk_rom    ; 6.756 ; 6.756 ; Rise       ; clk_rom         ;
;  data[27] ; clk_rom    ; 6.592 ; 6.592 ; Rise       ; clk_rom         ;
;  data[28] ; clk_rom    ; 6.577 ; 6.577 ; Rise       ; clk_rom         ;
;  data[29] ; clk_rom    ; 6.658 ; 6.658 ; Rise       ; clk_rom         ;
;  data[30] ; clk_rom    ; 6.736 ; 6.736 ; Rise       ; clk_rom         ;
;  data[31] ; clk_rom    ; 7.290 ; 7.290 ; Rise       ; clk_rom         ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; debug[0]   ; data[0]     ; 11.518 ; 11.518 ; 11.518 ; 11.518 ;
; debug[0]   ; data[1]     ; 12.885 ; 12.885 ; 12.885 ; 12.885 ;
; debug[0]   ; data[2]     ; 11.935 ; 11.935 ; 11.935 ; 11.935 ;
; debug[0]   ; data[3]     ; 12.139 ; 12.139 ; 12.139 ; 12.139 ;
; debug[0]   ; data[4]     ; 11.407 ; 11.407 ; 11.407 ; 11.407 ;
; debug[0]   ; data[5]     ; 11.871 ; 11.871 ; 11.871 ; 11.871 ;
; debug[0]   ; data[6]     ; 12.538 ; 12.538 ; 12.538 ; 12.538 ;
; debug[0]   ; data[7]     ; 11.719 ; 11.719 ; 11.719 ; 11.719 ;
; debug[0]   ; data[8]     ; 11.403 ; 11.403 ; 11.403 ; 11.403 ;
; debug[0]   ; data[9]     ; 12.656 ; 12.656 ; 12.656 ; 12.656 ;
; debug[0]   ; data[10]    ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; debug[0]   ; data[11]    ; 12.717 ; 12.717 ; 12.717 ; 12.717 ;
; debug[0]   ; data[12]    ; 13.622 ; 13.622 ; 13.622 ; 13.622 ;
; debug[0]   ; data[13]    ; 12.475 ; 12.475 ; 12.475 ; 12.475 ;
; debug[0]   ; data[14]    ; 13.231 ; 13.231 ; 13.231 ; 13.231 ;
; debug[0]   ; data[15]    ; 12.985 ; 12.985 ; 12.985 ; 12.985 ;
; debug[0]   ; data[16]    ; 12.938 ; 12.938 ; 12.938 ; 12.938 ;
; debug[0]   ; data[17]    ; 12.449 ; 12.449 ; 12.449 ; 12.449 ;
; debug[0]   ; data[18]    ; 13.630 ; 13.630 ; 13.630 ; 13.630 ;
; debug[0]   ; data[19]    ; 12.479 ; 12.479 ; 12.479 ; 12.479 ;
; debug[0]   ; data[20]    ; 12.485 ; 12.485 ; 12.485 ; 12.485 ;
; debug[0]   ; data[21]    ; 12.374 ; 12.374 ; 12.374 ; 12.374 ;
; debug[0]   ; data[22]    ; 13.091 ; 13.091 ; 13.091 ; 13.091 ;
; debug[0]   ; data[23]    ; 11.963 ; 11.963 ; 11.963 ; 11.963 ;
; debug[0]   ; data[24]    ; 11.473 ; 11.473 ; 11.473 ; 11.473 ;
; debug[0]   ; data[25]    ; 12.429 ; 12.429 ; 12.429 ; 12.429 ;
; debug[0]   ; data[26]    ; 12.783 ; 12.783 ; 12.783 ; 12.783 ;
; debug[0]   ; data[27]    ; 13.487 ; 13.487 ; 13.487 ; 13.487 ;
; debug[0]   ; data[28]    ; 12.124 ; 12.124 ; 12.124 ; 12.124 ;
; debug[0]   ; data[29]    ; 12.680 ; 12.680 ; 12.680 ; 12.680 ;
; debug[0]   ; data[30]    ; 12.431 ; 12.431 ; 12.431 ; 12.431 ;
; debug[0]   ; data[31]    ; 11.366 ; 11.366 ; 11.366 ; 11.366 ;
; debug[1]   ; data[0]     ; 11.801 ; 11.801 ; 11.801 ; 11.801 ;
; debug[1]   ; data[1]     ; 13.160 ; 13.160 ; 13.160 ; 13.160 ;
; debug[1]   ; data[2]     ; 12.172 ; 12.172 ; 12.172 ; 12.172 ;
; debug[1]   ; data[3]     ; 11.591 ; 11.591 ; 11.591 ; 11.591 ;
; debug[1]   ; data[4]     ; 12.124 ; 12.124 ; 12.124 ; 12.124 ;
; debug[1]   ; data[5]     ; 11.599 ; 11.599 ; 11.599 ; 11.599 ;
; debug[1]   ; data[6]     ; 12.722 ; 12.722 ; 12.722 ; 12.722 ;
; debug[1]   ; data[7]     ; 12.245 ; 12.245 ; 12.245 ; 12.245 ;
; debug[1]   ; data[8]     ; 11.769 ; 11.769 ; 11.769 ; 11.769 ;
; debug[1]   ; data[9]     ; 12.812 ; 12.812 ; 12.812 ; 12.812 ;
; debug[1]   ; data[10]    ; 12.377 ; 12.377 ; 12.377 ; 12.377 ;
; debug[1]   ; data[11]    ; 13.108 ; 13.108 ; 13.108 ; 13.108 ;
; debug[1]   ; data[12]    ; 14.159 ; 14.159 ; 14.159 ; 14.159 ;
; debug[1]   ; data[13]    ; 12.999 ; 12.999 ; 12.999 ; 12.999 ;
; debug[1]   ; data[14]    ; 13.769 ; 13.769 ; 13.769 ; 13.769 ;
; debug[1]   ; data[15]    ; 12.776 ; 12.776 ; 12.776 ; 12.776 ;
; debug[1]   ; data[16]    ; 12.728 ; 12.728 ; 12.728 ; 12.728 ;
; debug[1]   ; data[17]    ; 12.721 ; 12.721 ; 12.721 ; 12.721 ;
; debug[1]   ; data[18]    ; 13.312 ; 13.312 ; 13.312 ; 13.312 ;
; debug[1]   ; data[19]    ; 12.423 ; 12.423 ; 12.423 ; 12.423 ;
; debug[1]   ; data[20]    ; 12.366 ; 12.366 ; 12.366 ; 12.366 ;
; debug[1]   ; data[21]    ; 12.451 ; 12.451 ; 12.451 ; 12.451 ;
; debug[1]   ; data[22]    ; 13.338 ; 13.338 ; 13.338 ; 13.338 ;
; debug[1]   ; data[23]    ; 11.696 ; 11.696 ; 11.696 ; 11.696 ;
; debug[1]   ; data[24]    ; 12.389 ; 12.389 ; 12.389 ; 12.389 ;
; debug[1]   ; data[25]    ; 12.504 ; 12.504 ; 12.504 ; 12.504 ;
; debug[1]   ; data[26]    ; 13.349 ; 13.349 ; 13.349 ; 13.349 ;
; debug[1]   ; data[27]    ; 13.370 ; 13.370 ; 13.370 ; 13.370 ;
; debug[1]   ; data[28]    ; 11.917 ; 11.917 ; 11.917 ; 11.917 ;
; debug[1]   ; data[29]    ; 12.195 ; 12.195 ; 12.195 ; 12.195 ;
; debug[1]   ; data[30]    ; 12.149 ; 12.149 ; 12.149 ; 12.149 ;
; debug[1]   ; data[31]    ; 12.252 ; 12.252 ; 12.252 ; 12.252 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; debug[0]   ; data[0]     ; 6.329 ; 6.329 ; 6.329 ; 6.329 ;
; debug[0]   ; data[1]     ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; debug[0]   ; data[2]     ; 6.507 ; 6.507 ; 6.507 ; 6.507 ;
; debug[0]   ; data[3]     ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; debug[0]   ; data[4]     ; 6.213 ; 6.213 ; 6.213 ; 6.213 ;
; debug[0]   ; data[5]     ; 6.071 ; 6.071 ; 6.071 ; 6.071 ;
; debug[0]   ; data[6]     ; 6.755 ; 6.755 ; 6.755 ; 6.755 ;
; debug[0]   ; data[7]     ; 6.254 ; 6.254 ; 6.254 ; 6.254 ;
; debug[0]   ; data[8]     ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; debug[0]   ; data[9]     ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; debug[0]   ; data[10]    ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; debug[0]   ; data[11]    ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; debug[0]   ; data[12]    ; 7.310 ; 7.310 ; 7.310 ; 7.310 ;
; debug[0]   ; data[13]    ; 6.208 ; 6.208 ; 6.208 ; 6.208 ;
; debug[0]   ; data[14]    ; 7.096 ; 7.096 ; 7.096 ; 7.096 ;
; debug[0]   ; data[15]    ; 5.955 ; 5.955 ; 5.955 ; 5.955 ;
; debug[0]   ; data[16]    ; 7.008 ; 7.008 ; 7.008 ; 7.008 ;
; debug[0]   ; data[17]    ; 6.595 ; 6.595 ; 6.595 ; 6.595 ;
; debug[0]   ; data[18]    ; 7.320 ; 7.320 ; 7.320 ; 7.320 ;
; debug[0]   ; data[19]    ; 6.697 ; 6.697 ; 6.697 ; 6.697 ;
; debug[0]   ; data[20]    ; 6.767 ; 6.767 ; 6.767 ; 6.767 ;
; debug[0]   ; data[21]    ; 6.432 ; 6.432 ; 6.432 ; 6.432 ;
; debug[0]   ; data[22]    ; 7.039 ; 7.039 ; 7.039 ; 7.039 ;
; debug[0]   ; data[23]    ; 6.252 ; 6.252 ; 6.252 ; 6.252 ;
; debug[0]   ; data[24]    ; 6.271 ; 6.271 ; 6.271 ; 6.271 ;
; debug[0]   ; data[25]    ; 6.470 ; 6.470 ; 6.470 ; 6.470 ;
; debug[0]   ; data[26]    ; 6.857 ; 6.857 ; 6.857 ; 6.857 ;
; debug[0]   ; data[27]    ; 6.573 ; 6.573 ; 6.573 ; 6.573 ;
; debug[0]   ; data[28]    ; 6.615 ; 6.615 ; 6.615 ; 6.615 ;
; debug[0]   ; data[29]    ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; debug[0]   ; data[30]    ; 6.741 ; 6.741 ; 6.741 ; 6.741 ;
; debug[0]   ; data[31]    ; 5.941 ; 5.941 ; 5.941 ; 5.941 ;
; debug[1]   ; data[0]     ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; debug[1]   ; data[1]     ; 7.078 ; 7.078 ; 7.078 ; 7.078 ;
; debug[1]   ; data[2]     ; 6.493 ; 6.493 ; 6.493 ; 6.493 ;
; debug[1]   ; data[3]     ; 6.335 ; 6.335 ; 6.335 ; 6.335 ;
; debug[1]   ; data[4]     ; 6.293 ; 6.293 ; 6.293 ; 6.293 ;
; debug[1]   ; data[5]     ; 6.318 ; 6.318 ; 6.318 ; 6.318 ;
; debug[1]   ; data[6]     ; 6.308 ; 6.308 ; 6.308 ; 6.308 ;
; debug[1]   ; data[7]     ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; debug[1]   ; data[8]     ; 6.198 ; 6.198 ; 6.198 ; 6.198 ;
; debug[1]   ; data[9]     ; 6.925 ; 6.925 ; 6.925 ; 6.925 ;
; debug[1]   ; data[10]    ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; debug[1]   ; data[11]    ; 7.073 ; 7.073 ; 7.073 ; 7.073 ;
; debug[1]   ; data[12]    ; 6.668 ; 6.668 ; 6.668 ; 6.668 ;
; debug[1]   ; data[13]    ; 7.003 ; 7.003 ; 7.003 ; 7.003 ;
; debug[1]   ; data[14]    ; 6.316 ; 6.316 ; 6.316 ; 6.316 ;
; debug[1]   ; data[15]    ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
; debug[1]   ; data[16]    ; 6.424 ; 6.424 ; 6.424 ; 6.424 ;
; debug[1]   ; data[17]    ; 6.869 ; 6.869 ; 6.869 ; 6.869 ;
; debug[1]   ; data[18]    ; 6.830 ; 6.830 ; 6.830 ; 6.830 ;
; debug[1]   ; data[19]    ; 6.768 ; 6.768 ; 6.768 ; 6.768 ;
; debug[1]   ; data[20]    ; 6.424 ; 6.424 ; 6.424 ; 6.424 ;
; debug[1]   ; data[21]    ; 6.746 ; 6.746 ; 6.746 ; 6.746 ;
; debug[1]   ; data[22]    ; 7.063 ; 7.063 ; 7.063 ; 7.063 ;
; debug[1]   ; data[23]    ; 6.394 ; 6.394 ; 6.394 ; 6.394 ;
; debug[1]   ; data[24]    ; 6.011 ; 6.011 ; 6.011 ; 6.011 ;
; debug[1]   ; data[25]    ; 6.781 ; 6.781 ; 6.781 ; 6.781 ;
; debug[1]   ; data[26]    ; 6.346 ; 6.346 ; 6.346 ; 6.346 ;
; debug[1]   ; data[27]    ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; debug[1]   ; data[28]    ; 6.355 ; 6.355 ; 6.355 ; 6.355 ;
; debug[1]   ; data[29]    ; 6.635 ; 6.635 ; 6.635 ; 6.635 ;
; debug[1]   ; data[30]    ; 6.368 ; 6.368 ; 6.368 ; 6.368 ;
; debug[1]   ; data[31]    ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5420503  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 4662     ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 292      ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 5420503  ; 0        ; 0        ; 0        ;
; clk_rom    ; clk      ; 4662     ; 0        ; 0        ; 0        ;
; clk        ; clk_rom  ; 292      ; 0        ; 0        ; 0        ;
; clk_rom    ; clk_rom  ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 4116  ; 4116 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File mem_byenabled.qip not found
    Info (125063): set_global_assignment -name QIP_FILE mem_byenabled.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec  9 16:30:17 2018
Info: Command: quartus_sta mips_multi -c mips_multi
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips_multi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.645     -1931.793 clk 
    Info (332119):    -2.282      -146.256 clk_rom 
Info (332146): Worst-case hold slack is 0.525
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.525         0.000 clk 
    Info (332119):     0.957         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -345.380 clk_rom 
    Info (332119):    -1.627      -738.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.685
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.685      -802.858 clk 
    Info (332119):    -1.460       -57.334 clk_rom 
Info (332146): Worst-case hold slack is 0.240
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.240         0.000 clk 
    Info (332119):     0.395         0.000 clk_rom 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -345.380 clk_rom 
    Info (332119):    -1.627      -738.480 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Sun Dec  9 16:30:18 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


