#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15a71f760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15a7204d0 .scope module, "wrapper_lsu" "wrapper_lsu" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x15a705e40 .param/l "DATA_ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x15a705e80 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
o0x150040010 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a7342d0_0 .net "clk", 0 0, o0x150040010;  0 drivers
o0x150040040 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x15a712e00_0 .net "cu_state", 3 0, o0x150040040;  0 drivers
v0x15a734360_0 .net "lsu_data_out", 15 0, L_0x15a709830;  1 drivers
o0x1500400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a7343f0_0 .net "lsu_en", 0 0, o0x1500400d0;  0 drivers
v0x15a7344a0_0 .net "lsu_state", 1 0, L_0x15a735250;  1 drivers
o0x150040160 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a734570_0 .net "mem_ren", 0 0, o0x150040160;  0 drivers
o0x150040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a734620_0 .net "mem_wen", 0 0, o0x150040190;  0 drivers
v0x15a7346d0_0 .net "read_req_addr", 7 0, L_0x15a735560;  1 drivers
v0x15a734780_0 .net "read_req_addr_val", 0 0, L_0x15a735350;  1 drivers
o0x150040280 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a7348b0_0 .net "read_req_rdy", 0 0, o0x150040280;  0 drivers
o0x1500402b0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x15a734940_0 .net "read_resp_data", 15 0, o0x1500402b0;  0 drivers
o0x1500402e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a7349d0_0 .net "read_resp_data_val", 0 0, o0x1500402e0;  0 drivers
v0x15a734a80_0 .net "read_resp_rdy", 0 0, L_0x15a735400;  1 drivers
o0x150040370 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a734b30_0 .net "reset", 0 0, o0x150040370;  0 drivers
o0x1500403a0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x15a734be0_0 .net "rs1", 15 0, o0x1500403a0;  0 drivers
o0x1500403d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x15a734c90_0 .net "rs2", 15 0, o0x1500403d0;  0 drivers
v0x15a734d40_0 .net "write_req_addr", 7 0, L_0x15a735610;  1 drivers
v0x15a734ef0_0 .net "write_req_data", 15 0, L_0x15a735700;  1 drivers
o0x1500404c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a734f80_0 .net "write_req_rdy", 0 0, o0x1500404c0;  0 drivers
v0x15a735010_0 .net "write_req_val", 0 0, L_0x15a7354b0;  1 drivers
o0x150040550 .functor BUFZ 1, C4<z>; HiZ drive
v0x15a7350a0_0 .net "write_resp_val", 0 0, o0x150040550;  0 drivers
S_0x15a720170 .scope module, "inst_lsu" "lsu" 3 45, 4 23 0, S_0x15a7204d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x15a724620 .param/l "DATA_ADDR_WIDTH" 0 4 24, +C4<00000000000000000000000000001000>;
P_0x15a724660 .param/l "DATA_WIDTH" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x15a7246a0 .param/l "DECODE" 1 4 66, C4<0010>;
P_0x15a7246e0 .param/l "DONE" 1 4 71, C4<0111>;
P_0x15a724720 .param/l "EXECUTE" 1 4 69, C4<0101>;
P_0x15a724760 .param/l "FETCH" 1 4 65, C4<0001>;
P_0x15a7247a0 .param/l "IDLE" 1 4 64, C4<0000>;
P_0x15a7247e0 .param/l "LSU_DONE" 1 4 77, C4<11>;
P_0x15a724820 .param/l "LSU_IDLE" 1 4 74, C4<00>;
P_0x15a724860 .param/l "LSU_REQ" 1 4 75, C4<01>;
P_0x15a7248a0 .param/l "LSU_WAIT" 1 4 76, C4<10>;
P_0x15a7248e0 .param/l "REQ" 1 4 67, C4<0011>;
P_0x15a724920 .param/l "WAIT" 1 4 68, C4<0100>;
P_0x15a724960 .param/l "WRITEBACK" 1 4 70, C4<0110>;
L_0x15a735250 .functor BUFZ 2, v0x15a7330b0_0, C4<00>, C4<00>, C4<00>;
L_0x15a709830 .functor BUFZ 16, v0x15a732e70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15a735350 .functor BUFZ 1, v0x15a733500_0, C4<0>, C4<0>, C4<0>;
L_0x15a735400 .functor BUFZ 1, v0x15a733920_0, C4<0>, C4<0>, C4<0>;
L_0x15a7354b0 .functor BUFZ 1, v0x15a733f90_0, C4<0>, C4<0>, C4<0>;
L_0x15a735560 .functor BUFZ 8, v0x15a7333b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15a735610 .functor BUFZ 8, v0x15a733c40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15a735700 .functor BUFZ 16, v0x15a733da0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x15a705b30_0 .net "clk", 0 0, o0x150040010;  alias, 0 drivers
v0x15a732d00_0 .net "cu_state", 3 0, o0x150040040;  alias, 0 drivers
v0x15a732db0_0 .net "lsu_data_out", 15 0, L_0x15a709830;  alias, 1 drivers
v0x15a732e70_0 .var "lsu_data_out_reg", 15 0;
v0x15a732f20_0 .net "lsu_en", 0 0, o0x1500400d0;  alias, 0 drivers
v0x15a733000_0 .net "lsu_state", 1 0, L_0x15a735250;  alias, 1 drivers
v0x15a7330b0_0 .var "lsu_state_reg", 1 0;
v0x15a733160_0 .net "mem_ren", 0 0, o0x150040160;  alias, 0 drivers
v0x15a733200_0 .net "mem_wen", 0 0, o0x150040190;  alias, 0 drivers
v0x15a733310_0 .net "read_req_addr", 7 0, L_0x15a735560;  alias, 1 drivers
v0x15a7333b0_0 .var "read_req_addr_reg", 7 0;
v0x15a733460_0 .net "read_req_addr_val", 0 0, L_0x15a735350;  alias, 1 drivers
v0x15a733500_0 .var "read_req_addr_val_reg", 0 0;
v0x15a7335a0_0 .net "read_req_rdy", 0 0, o0x150040280;  alias, 0 drivers
v0x15a733640_0 .net "read_resp_data", 15 0, o0x1500402b0;  alias, 0 drivers
v0x15a7336f0_0 .net "read_resp_data_val", 0 0, o0x1500402e0;  alias, 0 drivers
v0x15a733790_0 .net "read_resp_rdy", 0 0, L_0x15a735400;  alias, 1 drivers
v0x15a733920_0 .var "read_resp_rdy_reg", 0 0;
v0x15a7339b0_0 .net "reset", 0 0, o0x150040370;  alias, 0 drivers
v0x15a733a40_0 .net "rs1", 15 0, o0x1500403a0;  alias, 0 drivers
v0x15a733ae0_0 .net "rs2", 15 0, o0x1500403d0;  alias, 0 drivers
v0x15a733b90_0 .net "write_req_addr", 7 0, L_0x15a735610;  alias, 1 drivers
v0x15a733c40_0 .var "write_req_addr_reg", 7 0;
v0x15a733cf0_0 .net "write_req_data", 15 0, L_0x15a735700;  alias, 1 drivers
v0x15a733da0_0 .var "write_req_data_reg", 15 0;
v0x15a733e50_0 .net "write_req_rdy", 0 0, o0x1500404c0;  alias, 0 drivers
v0x15a733ef0_0 .net "write_req_val", 0 0, L_0x15a7354b0;  alias, 1 drivers
v0x15a733f90_0 .var "write_req_val_reg", 0 0;
v0x15a734030_0 .net "write_resp_val", 0 0, o0x150040550;  alias, 0 drivers
E_0x15a712eb0 .event posedge, v0x15a705b30_0;
    .scope S_0x15a720170;
T_0 ;
    %wait E_0x15a712eb0;
    %load/vec4 v0x15a7339b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15a732e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a733500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a733920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a733f90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15a732f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x15a733160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x15a7330b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x15a732d00_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
T_0.12 ;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x15a7335a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x15a733ae0_0;
    %pad/u 8;
    %assign/vec4 v0x15a7333b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a733500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a733920_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
T_0.14 ;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x15a7336f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a733500_0, 0;
    %load/vec4 v0x15a733640_0;
    %assign/vec4 v0x15a732e70_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a733920_0, 0;
T_0.16 ;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x15a732d00_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
T_0.18 ;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x15a733200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0x15a7330b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
    %jmp T_0.27;
T_0.22 ;
    %load/vec4 v0x15a732d00_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
T_0.28 ;
    %jmp T_0.27;
T_0.23 ;
    %load/vec4 v0x15a733e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %load/vec4 v0x15a733ae0_0;
    %pad/u 8;
    %assign/vec4 v0x15a733c40_0, 0;
    %load/vec4 v0x15a733a40_0;
    %assign/vec4 v0x15a733da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15a733f90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
T_0.30 ;
    %jmp T_0.27;
T_0.24 ;
    %load/vec4 v0x15a734030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15a733f90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
T_0.32 ;
    %jmp T_0.27;
T_0.25 ;
    %load/vec4 v0x15a732d00_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_0.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x15a7330b0_0, 0;
T_0.34 ;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
T_0.20 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15a7204d0;
T_1 ;
    %vpi_call/w 3 70 "$dumpfile", "lsu_dump.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x15a720170 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "wrapper_lsu.v";
    "./../../src/lsu/lsu.v";
