Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/GIT/ML605_AD9284/HDL/Test03_lvds_adc_clock_out/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_5
   0_c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_5
   0_c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_5
   0_c\data\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnec
   t_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnec
   t_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_v6_ddrx_v1_
   06_a\data\axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_Positions	axi4lite_0
  (0x40040000-0x4004ffff) LEDs_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs
   line 242
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b
   \data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b
   \data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_0
   0_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cnt
   lr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x44000000 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cnt
   lr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_5
   0_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 13 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_5
   0_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 13 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_5
   0_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_5
   0_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_5
   0_c\data\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnec
   t_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnec
   t_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4_0: Port 
WARNING:EDK -  INTERCONNECT_ACLK is connected to a clock source slower than (or 
WARNING:EDK -  asynchronous to) the fastest MI slot (connected slave). 
WARNING:EDK -  Throughput may often be improved by connecting INTERCONNECT_ACLK 
WARNING:EDK -  to the same clock source as the fastest performance-critical MI 
WARNING:EDK -  slot.

Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 96 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 143 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 51 - Running
XST synthesis
INSTANCE:microblaze_0_ilmb -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 64 - Running
XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 71 - Running
XST synthesis
INSTANCE:microblaze_0_dlmb -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 80 - Running
XST synthesis
INSTANCE:microblaze_0_d_bram_ctrl -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 87 - Running
XST synthesis
INSTANCE:microblaze_0_bram_block -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 96 - Running
XST synthesis
INSTANCE:microblaze_0 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 103 - Running
XST synthesis
INSTANCE:debug_module -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 130 - Running
XST synthesis
INSTANCE:clock_generator_0 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 143 - Running
XST synthesis
INSTANCE:axi4lite_0 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 170 - Running
XST synthesis
INSTANCE:axi4_0 - D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs
line 178 - Running XST synthesis
INSTANCE:rs232_uart_1 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 185 - Running
XST synthesis
INSTANCE:push_buttons_5bits -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 200 - Running
XST synthesis
INSTANCE:leds_positions -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 214 - Running
XST synthesis
INSTANCE:leds_8bits -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 228 - Running
XST synthesis
INSTANCE:ethernet_lite -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 242 - Running
XST synthesis
INSTANCE:ddr3_sdram -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 263 - Running
XST synthesis

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 64 - Running
NGCBUILD
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 80 - Running
NGCBUILD
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 103 - Running
NGCBUILD
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 143 - Running
NGCBUILD
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 170 - Running
NGCBUILD
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 178 - Running
NGCBUILD
IPNAME:system_ethernet_lite_wrapper INSTANCE:ethernet_lite -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 242 - Running
NGCBUILD
IPNAME:system_ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\system.mhs line 263 - Running
NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 508.00 seconds
