Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 26978, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 26978 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  130  Alloctr  137  Proc 2118 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	18/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	27/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	36/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	45/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	54/81 Partitions, Violations =	0
Checked	57/81 Partitions, Violations =	0
Checked	60/81 Partitions, Violations =	0
Checked	63/81 Partitions, Violations =	0
Checked	66/81 Partitions, Violations =	0
Checked	69/81 Partitions, Violations =	0
Checked	72/81 Partitions, Violations =	0
Checked	75/81 Partitions, Violations =	0
Checked	78/81 Partitions, Violations =	0
Checked	81/81 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  152  Alloctr  160  Proc 2118 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    384668 micron
Total Number of Contacts =             201351
Total Number of Wires =                227619
Total Number of PtConns =              53126
Total Number of Routed Wires =       227619
Total Routed Wire Length =           359527 micron
Total Number of Routed Contacts =       201351
	Layer                 M1 :        497 micron
	Layer                 M2 :     139835 micron
	Layer                 M3 :     169373 micron
	Layer                 M4 :      26660 micron
	Layer                 M5 :      33941 micron
	Layer                 M6 :      13650 micron
	Layer                 M7 :        705 micron
	Layer                 M8 :          7 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via         VIA78SQ(rot) :          2
	Via            VIA67SQ_C :        133
	Via       VIA67SQ_C(rot) :          4
	Via              VIA67SQ :          1
	Via         VIA67SQ(rot) :          1
	Via       VIA56SQ_C(rot) :         45
	Via              VIA56SQ :       1310
	Via              VIA45SQ :       4379
	Via         VIA45SQ(rot) :          4
	Via            VIA34SQ_C :          6
	Via       VIA34SQ_C(rot) :       7790
	Via          VIA34BAR2_C :         23
	Via              VIA34SQ :        259
	Via         VIA34SQ(rot) :        765
	Via     VIA3_34SQ_C(rot) :         11
	Via            VIA3_34SQ :         15
	Via       VIA3_34SQ(rot) :         10
	Via            VIA23SQ_C :     120466
	Via       VIA23SQ_C(rot) :          5
	Via          VIA23BAR2_C :          1
	Via              VIA23SQ :         18
	Via         VIA23SQ(rot) :          5
	Via            VIA23BAR1 :          3
	Via          VIA2_33SQ_C :        184
	Via          VIA23_3SQ_C :        177
	Via        VIA2_33_3SQ_C :         90
	Via            VIA12SQ_C :         26
	Via       VIA12SQ_C(rot) :      64741
	Via     VIA12BAR2_C(rot) :          6
	Via            VIA12LG_C :          2
	Via              VIA12SQ :        127
	Via         VIA12SQ(rot) :        168
	Via     VIA1_32SQ_C(rot) :        542
	Via     VIA12_3SQ_C(rot) :         19
	Via   VIA1_32_3SQ_C(rot) :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 201351 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120949  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120949  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 201351 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
    Layer VIA2       =  0.00% (0      / 120949  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 201351 vias)
 
    Layer VIA1       =  0.00% (0      / 65644   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65644   vias)
    Layer VIA2       =  0.00% (0      / 120949  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120949  vias)
    Layer VIA3       =  0.00% (0      / 8879    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8879    vias)
    Layer VIA4       =  0.00% (0      / 4383    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4383    vias)
    Layer VIA5       =  0.00% (0      / 1355    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1355    vias)
    Layer VIA6       =  0.00% (0      / 139     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 


Verify Summary:

Total number of nets = 26978, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


