-- generated by newgenasym Mon Dec 11 10:31:14 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \1324ps3\ is
    port (    
	FGET:      INOUT  STD_LOGIC;    
	IFN:       INOUT  STD_LOGIC;    
	IFP:       INOUT  STD_LOGIC;    
	INN:       INOUT  STD_LOGIC;    
	INP:       INOUT  STD_LOGIC);
end \1324ps3\;
