#!/bin/bash

iverilog -g2001 -osimv -s adv_fsm_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/adv_fsm/adv_fsm_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_6B_ft_n3/advanced3/examples-code-gen-16B-tmp_0.3/example7.v 