command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2441394	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_thumb2_insn_1.c								
ANR	2441395	Function	disas_thumb2_insn	1:0:0:45107							
ANR	2441396	FunctionDef	"disas_thumb2_insn (CPUARMState * env , DisasContext * s , uint16_t insn_hw1)"		2441395	0					
ANR	2441397	CompoundStatement		3:0:84:45107	2441395	0					
ANR	2441398	IdentifierDeclStatement	"uint32_t insn , imm , shift , offset ;"	5:4:91:124	2441395	0	True				
ANR	2441399	IdentifierDecl	insn		2441395	0					
ANR	2441400	IdentifierDeclType	uint32_t		2441395	0					
ANR	2441401	Identifier	insn		2441395	1					
ANR	2441402	IdentifierDecl	imm		2441395	1					
ANR	2441403	IdentifierDeclType	uint32_t		2441395	0					
ANR	2441404	Identifier	imm		2441395	1					
ANR	2441405	IdentifierDecl	shift		2441395	2					
ANR	2441406	IdentifierDeclType	uint32_t		2441395	0					
ANR	2441407	Identifier	shift		2441395	1					
ANR	2441408	IdentifierDecl	offset		2441395	3					
ANR	2441409	IdentifierDeclType	uint32_t		2441395	0					
ANR	2441410	Identifier	offset		2441395	1					
ANR	2441411	IdentifierDeclStatement	"uint32_t rd , rn , rm , rs ;"	7:4:131:154	2441395	1	True				
ANR	2441412	IdentifierDecl	rd		2441395	0					
ANR	2441413	IdentifierDeclType	uint32_t		2441395	0					
ANR	2441414	Identifier	rd		2441395	1					
ANR	2441415	IdentifierDecl	rn		2441395	1					
ANR	2441416	IdentifierDeclType	uint32_t		2441395	0					
ANR	2441417	Identifier	rn		2441395	1					
ANR	2441418	IdentifierDecl	rm		2441395	2					
ANR	2441419	IdentifierDeclType	uint32_t		2441395	0					
ANR	2441420	Identifier	rm		2441395	1					
ANR	2441421	IdentifierDecl	rs		2441395	3					
ANR	2441422	IdentifierDeclType	uint32_t		2441395	0					
ANR	2441423	Identifier	rs		2441395	1					
ANR	2441424	IdentifierDeclStatement	TCGv_i32 tmp ;	9:4:161:173	2441395	2	True				
ANR	2441425	IdentifierDecl	tmp		2441395	0					
ANR	2441426	IdentifierDeclType	TCGv_i32		2441395	0					
ANR	2441427	Identifier	tmp		2441395	1					
ANR	2441428	IdentifierDeclStatement	TCGv_i32 tmp2 ;	11:4:180:193	2441395	3	True				
ANR	2441429	IdentifierDecl	tmp2		2441395	0					
ANR	2441430	IdentifierDeclType	TCGv_i32		2441395	0					
ANR	2441431	Identifier	tmp2		2441395	1					
ANR	2441432	IdentifierDeclStatement	TCGv_i32 tmp3 ;	13:4:200:213	2441395	4	True				
ANR	2441433	IdentifierDecl	tmp3		2441395	0					
ANR	2441434	IdentifierDeclType	TCGv_i32		2441395	0					
ANR	2441435	Identifier	tmp3		2441395	1					
ANR	2441436	IdentifierDeclStatement	TCGv_i32 addr ;	15:4:220:233	2441395	5	True				
ANR	2441437	IdentifierDecl	addr		2441395	0					
ANR	2441438	IdentifierDeclType	TCGv_i32		2441395	0					
ANR	2441439	Identifier	addr		2441395	1					
ANR	2441440	IdentifierDeclStatement	TCGv_i64 tmp64 ;	17:4:240:254	2441395	6	True				
ANR	2441441	IdentifierDecl	tmp64		2441395	0					
ANR	2441442	IdentifierDeclType	TCGv_i64		2441395	0					
ANR	2441443	Identifier	tmp64		2441395	1					
ANR	2441444	IdentifierDeclStatement	int op ;	19:4:261:267	2441395	7	True				
ANR	2441445	IdentifierDecl	op		2441395	0					
ANR	2441446	IdentifierDeclType	int		2441395	0					
ANR	2441447	Identifier	op		2441395	1					
ANR	2441448	IdentifierDeclStatement	int shiftop ;	21:4:274:285	2441395	8	True				
ANR	2441449	IdentifierDecl	shiftop		2441395	0					
ANR	2441450	IdentifierDeclType	int		2441395	0					
ANR	2441451	Identifier	shiftop		2441395	1					
ANR	2441452	IdentifierDeclStatement	int conds ;	23:4:292:301	2441395	9	True				
ANR	2441453	IdentifierDecl	conds		2441395	0					
ANR	2441454	IdentifierDeclType	int		2441395	0					
ANR	2441455	Identifier	conds		2441395	1					
ANR	2441456	IdentifierDeclStatement	int logic_cc ;	25:4:308:320	2441395	10	True				
ANR	2441457	IdentifierDecl	logic_cc		2441395	0					
ANR	2441458	IdentifierDeclType	int		2441395	0					
ANR	2441459	Identifier	logic_cc		2441395	1					
ANR	2441460	IfStatement	"if ( ! ( arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M ) ) )"		2441395	11					
ANR	2441461	Condition	"! ( arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M ) )"	29:8:333:418	2441395	0	True				
ANR	2441462	UnaryOperationExpression	"! ( arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M ) )"		2441395	0					
ANR	2441463	UnaryOperator	!		2441395	0					
ANR	2441464	OrExpression	"arm_feature ( env , ARM_FEATURE_THUMB2 ) || arm_feature ( env , ARM_FEATURE_M )"		2441395	1		||			
ANR	2441465	CallExpression	"arm_feature ( env , ARM_FEATURE_THUMB2 )"		2441395	0					
ANR	2441466	Callee	arm_feature		2441395	0					
ANR	2441467	Identifier	arm_feature		2441395	0					
ANR	2441468	ArgumentList	env		2441395	1					
ANR	2441469	Argument	env		2441395	0					
ANR	2441470	Identifier	env		2441395	0					
ANR	2441471	Argument	ARM_FEATURE_THUMB2		2441395	1					
ANR	2441472	Identifier	ARM_FEATURE_THUMB2		2441395	0					
ANR	2441473	CallExpression	"arm_feature ( env , ARM_FEATURE_M )"		2441395	1					
ANR	2441474	Callee	arm_feature		2441395	0					
ANR	2441475	Identifier	arm_feature		2441395	0					
ANR	2441476	ArgumentList	env		2441395	1					
ANR	2441477	Argument	env		2441395	0					
ANR	2441478	Identifier	env		2441395	0					
ANR	2441479	Argument	ARM_FEATURE_M		2441395	1					
ANR	2441480	Identifier	ARM_FEATURE_M		2441395	0					
ANR	2441481	CompoundStatement		29:48:336:336	2441395	1					
ANR	2441482	ExpressionStatement	insn = insn_hw1	37:8:576:591	2441395	0	True				
ANR	2441483	AssignmentExpression	insn = insn_hw1		2441395	0		=			
ANR	2441484	Identifier	insn		2441395	0					
ANR	2441485	Identifier	insn_hw1		2441395	1					
ANR	2441486	IfStatement	if ( ( insn & ( 1 << 12 ) ) == 0 )		2441395	1					
ANR	2441487	Condition	( insn & ( 1 << 12 ) ) == 0	39:12:606:628	2441395	0	True				
ANR	2441488	EqualityExpression	( insn & ( 1 << 12 ) ) == 0		2441395	0		==			
ANR	2441489	BitAndExpression	insn & ( 1 << 12 )		2441395	0		&			
ANR	2441490	Identifier	insn		2441395	0					
ANR	2441491	ShiftExpression	1 << 12		2441395	1		<<			
ANR	2441492	PrimaryExpression	1		2441395	0					
ANR	2441493	PrimaryExpression	12		2441395	1					
ANR	2441494	PrimaryExpression	0		2441395	1					
ANR	2441495	CompoundStatement		37:37:546:546	2441395	1					
ANR	2441496	ExpressionStatement	ARCH ( 5 )	41:12:646:653	2441395	0	True				
ANR	2441497	CallExpression	ARCH ( 5 )		2441395	0					
ANR	2441498	Callee	ARCH		2441395	0					
ANR	2441499	Identifier	ARCH		2441395	0					
ANR	2441500	ArgumentList	5		2441395	1					
ANR	2441501	Argument	5		2441395	0					
ANR	2441502	PrimaryExpression	5		2441395	0					
ANR	2441503	ExpressionStatement	offset = ( ( insn & 0x7ff ) << 1 )	45:12:708:738	2441395	1	True				
ANR	2441504	AssignmentExpression	offset = ( ( insn & 0x7ff ) << 1 )		2441395	0		=			
ANR	2441505	Identifier	offset		2441395	0					
ANR	2441506	ShiftExpression	( insn & 0x7ff ) << 1		2441395	1		<<			
ANR	2441507	BitAndExpression	insn & 0x7ff		2441395	0		&			
ANR	2441508	Identifier	insn		2441395	0					
ANR	2441509	PrimaryExpression	0x7ff		2441395	1					
ANR	2441510	PrimaryExpression	1		2441395	1					
ANR	2441511	ExpressionStatement	"tmp = load_reg ( s , 14 )"	47:12:753:774	2441395	2	True				
ANR	2441512	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2441395	0		=			
ANR	2441513	Identifier	tmp		2441395	0					
ANR	2441514	CallExpression	"load_reg ( s , 14 )"		2441395	1					
ANR	2441515	Callee	load_reg		2441395	0					
ANR	2441516	Identifier	load_reg		2441395	0					
ANR	2441517	ArgumentList	s		2441395	1					
ANR	2441518	Argument	s		2441395	0					
ANR	2441519	Identifier	s		2441395	0					
ANR	2441520	Argument	14		2441395	1					
ANR	2441521	PrimaryExpression	14		2441395	0					
ANR	2441522	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , offset )"	49:12:789:823	2441395	3	True				
ANR	2441523	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , offset )"		2441395	0					
ANR	2441524	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2441525	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2441526	ArgumentList	tmp		2441395	1					
ANR	2441527	Argument	tmp		2441395	0					
ANR	2441528	Identifier	tmp		2441395	0					
ANR	2441529	Argument	tmp		2441395	1					
ANR	2441530	Identifier	tmp		2441395	0					
ANR	2441531	Argument	offset		2441395	2					
ANR	2441532	Identifier	offset		2441395	0					
ANR	2441533	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , tmp , 0xfffffffc )"	51:12:838:876	2441395	4	True				
ANR	2441534	CallExpression	"tcg_gen_andi_i32 ( tmp , tmp , 0xfffffffc )"		2441395	0					
ANR	2441535	Callee	tcg_gen_andi_i32		2441395	0					
ANR	2441536	Identifier	tcg_gen_andi_i32		2441395	0					
ANR	2441537	ArgumentList	tmp		2441395	1					
ANR	2441538	Argument	tmp		2441395	0					
ANR	2441539	Identifier	tmp		2441395	0					
ANR	2441540	Argument	tmp		2441395	1					
ANR	2441541	Identifier	tmp		2441395	0					
ANR	2441542	Argument	0xfffffffc		2441395	2					
ANR	2441543	PrimaryExpression	0xfffffffc		2441395	0					
ANR	2441544	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	55:12:893:918	2441395	5	True				
ANR	2441545	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2441546	Identifier	tmp2		2441395	0					
ANR	2441547	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2441548	Callee	tcg_temp_new_i32		2441395	0					
ANR	2441549	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2441550	ArgumentList			2441395	1					
ANR	2441551	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"	57:12:933:966	2441395	6	True				
ANR	2441552	CallExpression	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"		2441395	0					
ANR	2441553	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2441554	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2441555	ArgumentList	tmp2		2441395	1					
ANR	2441556	Argument	tmp2		2441395	0					
ANR	2441557	Identifier	tmp2		2441395	0					
ANR	2441558	Argument	s -> pc | 1		2441395	1					
ANR	2441559	InclusiveOrExpression	s -> pc | 1		2441395	0		|			
ANR	2441560	PtrMemberAccess	s -> pc		2441395	0					
ANR	2441561	Identifier	s		2441395	0					
ANR	2441562	Identifier	pc		2441395	1					
ANR	2441563	PrimaryExpression	1		2441395	1					
ANR	2441564	ExpressionStatement	"store_reg ( s , 14 , tmp2 )"	59:12:981:1003	2441395	7	True				
ANR	2441565	CallExpression	"store_reg ( s , 14 , tmp2 )"		2441395	0					
ANR	2441566	Callee	store_reg		2441395	0					
ANR	2441567	Identifier	store_reg		2441395	0					
ANR	2441568	ArgumentList	s		2441395	1					
ANR	2441569	Argument	s		2441395	0					
ANR	2441570	Identifier	s		2441395	0					
ANR	2441571	Argument	14		2441395	1					
ANR	2441572	PrimaryExpression	14		2441395	0					
ANR	2441573	Argument	tmp2		2441395	2					
ANR	2441574	Identifier	tmp2		2441395	0					
ANR	2441575	ExpressionStatement	"gen_bx ( s , tmp )"	61:12:1018:1032	2441395	8	True				
ANR	2441576	CallExpression	"gen_bx ( s , tmp )"		2441395	0					
ANR	2441577	Callee	gen_bx		2441395	0					
ANR	2441578	Identifier	gen_bx		2441395	0					
ANR	2441579	ArgumentList	s		2441395	1					
ANR	2441580	Argument	s		2441395	0					
ANR	2441581	Identifier	s		2441395	0					
ANR	2441582	Argument	tmp		2441395	1					
ANR	2441583	Identifier	tmp		2441395	0					
ANR	2441584	ReturnStatement	return 0 ;	63:12:1047:1055	2441395	9	True				
ANR	2441585	PrimaryExpression	0		2441395	0					
ANR	2441586	IfStatement	if ( insn & ( 1 << 11 ) )		2441395	2					
ANR	2441587	Condition	insn & ( 1 << 11 )	67:12:1081:1096	2441395	0	True				
ANR	2441588	BitAndExpression	insn & ( 1 << 11 )		2441395	0		&			
ANR	2441589	Identifier	insn		2441395	0					
ANR	2441590	ShiftExpression	1 << 11		2441395	1		<<			
ANR	2441591	PrimaryExpression	1		2441395	0					
ANR	2441592	PrimaryExpression	11		2441395	1					
ANR	2441593	CompoundStatement		65:30:1014:1014	2441395	1					
ANR	2441594	ExpressionStatement	offset = ( ( insn & 0x7ff ) << 1 ) | 1	71:12:1153:1187	2441395	0	True				
ANR	2441595	AssignmentExpression	offset = ( ( insn & 0x7ff ) << 1 ) | 1		2441395	0		=			
ANR	2441596	Identifier	offset		2441395	0					
ANR	2441597	InclusiveOrExpression	( ( insn & 0x7ff ) << 1 ) | 1		2441395	1		|			
ANR	2441598	ShiftExpression	( insn & 0x7ff ) << 1		2441395	0		<<			
ANR	2441599	BitAndExpression	insn & 0x7ff		2441395	0		&			
ANR	2441600	Identifier	insn		2441395	0					
ANR	2441601	PrimaryExpression	0x7ff		2441395	1					
ANR	2441602	PrimaryExpression	1		2441395	1					
ANR	2441603	PrimaryExpression	1		2441395	1					
ANR	2441604	ExpressionStatement	"tmp = load_reg ( s , 14 )"	73:12:1202:1223	2441395	1	True				
ANR	2441605	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2441395	0		=			
ANR	2441606	Identifier	tmp		2441395	0					
ANR	2441607	CallExpression	"load_reg ( s , 14 )"		2441395	1					
ANR	2441608	Callee	load_reg		2441395	0					
ANR	2441609	Identifier	load_reg		2441395	0					
ANR	2441610	ArgumentList	s		2441395	1					
ANR	2441611	Argument	s		2441395	0					
ANR	2441612	Identifier	s		2441395	0					
ANR	2441613	Argument	14		2441395	1					
ANR	2441614	PrimaryExpression	14		2441395	0					
ANR	2441615	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , offset )"	75:12:1238:1272	2441395	2	True				
ANR	2441616	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , offset )"		2441395	0					
ANR	2441617	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2441618	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2441619	ArgumentList	tmp		2441395	1					
ANR	2441620	Argument	tmp		2441395	0					
ANR	2441621	Identifier	tmp		2441395	0					
ANR	2441622	Argument	tmp		2441395	1					
ANR	2441623	Identifier	tmp		2441395	0					
ANR	2441624	Argument	offset		2441395	2					
ANR	2441625	Identifier	offset		2441395	0					
ANR	2441626	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	79:12:1289:1314	2441395	3	True				
ANR	2441627	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2441628	Identifier	tmp2		2441395	0					
ANR	2441629	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2441630	Callee	tcg_temp_new_i32		2441395	0					
ANR	2441631	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2441632	ArgumentList			2441395	1					
ANR	2441633	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"	81:12:1329:1362	2441395	4	True				
ANR	2441634	CallExpression	"tcg_gen_movi_i32 ( tmp2 , s -> pc | 1 )"		2441395	0					
ANR	2441635	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2441636	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2441637	ArgumentList	tmp2		2441395	1					
ANR	2441638	Argument	tmp2		2441395	0					
ANR	2441639	Identifier	tmp2		2441395	0					
ANR	2441640	Argument	s -> pc | 1		2441395	1					
ANR	2441641	InclusiveOrExpression	s -> pc | 1		2441395	0		|			
ANR	2441642	PtrMemberAccess	s -> pc		2441395	0					
ANR	2441643	Identifier	s		2441395	0					
ANR	2441644	Identifier	pc		2441395	1					
ANR	2441645	PrimaryExpression	1		2441395	1					
ANR	2441646	ExpressionStatement	"store_reg ( s , 14 , tmp2 )"	83:12:1377:1399	2441395	5	True				
ANR	2441647	CallExpression	"store_reg ( s , 14 , tmp2 )"		2441395	0					
ANR	2441648	Callee	store_reg		2441395	0					
ANR	2441649	Identifier	store_reg		2441395	0					
ANR	2441650	ArgumentList	s		2441395	1					
ANR	2441651	Argument	s		2441395	0					
ANR	2441652	Identifier	s		2441395	0					
ANR	2441653	Argument	14		2441395	1					
ANR	2441654	PrimaryExpression	14		2441395	0					
ANR	2441655	Argument	tmp2		2441395	2					
ANR	2441656	Identifier	tmp2		2441395	0					
ANR	2441657	ExpressionStatement	"gen_bx ( s , tmp )"	85:12:1414:1428	2441395	6	True				
ANR	2441658	CallExpression	"gen_bx ( s , tmp )"		2441395	0					
ANR	2441659	Callee	gen_bx		2441395	0					
ANR	2441660	Identifier	gen_bx		2441395	0					
ANR	2441661	ArgumentList	s		2441395	1					
ANR	2441662	Argument	s		2441395	0					
ANR	2441663	Identifier	s		2441395	0					
ANR	2441664	Argument	tmp		2441395	1					
ANR	2441665	Identifier	tmp		2441395	0					
ANR	2441666	ReturnStatement	return 0 ;	87:12:1443:1451	2441395	7	True				
ANR	2441667	PrimaryExpression	0		2441395	0					
ANR	2441668	IfStatement	if ( ( s -> pc & ~TARGET_PAGE_MASK ) == 0 )		2441395	3					
ANR	2441669	Condition	( s -> pc & ~TARGET_PAGE_MASK ) == 0	91:12:1477:1508	2441395	0	True				
ANR	2441670	EqualityExpression	( s -> pc & ~TARGET_PAGE_MASK ) == 0		2441395	0		==			
ANR	2441671	BitAndExpression	s -> pc & ~TARGET_PAGE_MASK		2441395	0		&			
ANR	2441672	PtrMemberAccess	s -> pc		2441395	0					
ANR	2441673	Identifier	s		2441395	0					
ANR	2441674	Identifier	pc		2441395	1					
ANR	2441675	Identifier	~TARGET_PAGE_MASK		2441395	1					
ANR	2441676	PrimaryExpression	0		2441395	1					
ANR	2441677	CompoundStatement		89:46:1426:1426	2441395	1					
ANR	2441678	ExpressionStatement	offset = ( ( int32_t ) insn << 21 ) >> 9	99:12:1704:1739	2441395	0	True				
ANR	2441679	AssignmentExpression	offset = ( ( int32_t ) insn << 21 ) >> 9		2441395	0		=			
ANR	2441680	Identifier	offset		2441395	0					
ANR	2441681	ShiftExpression	( ( int32_t ) insn << 21 ) >> 9		2441395	1		>>			
ANR	2441682	ShiftExpression	( int32_t ) insn << 21		2441395	0		<<			
ANR	2441683	CastExpression	( int32_t ) insn		2441395	0					
ANR	2441684	CastTarget	int32_t		2441395	0					
ANR	2441685	Identifier	insn		2441395	1					
ANR	2441686	PrimaryExpression	21		2441395	1					
ANR	2441687	PrimaryExpression	9		2441395	1					
ANR	2441688	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc + 2 + offset )"	101:12:1754:1801	2441395	1	True				
ANR	2441689	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc + 2 + offset )"		2441395	0					
ANR	2441690	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2441691	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2441692	ArgumentList	cpu_R [ 14 ]		2441395	1					
ANR	2441693	Argument	cpu_R [ 14 ]		2441395	0					
ANR	2441694	ArrayIndexing	cpu_R [ 14 ]		2441395	0					
ANR	2441695	Identifier	cpu_R		2441395	0					
ANR	2441696	PrimaryExpression	14		2441395	1					
ANR	2441697	Argument	s -> pc + 2 + offset		2441395	1					
ANR	2441698	AdditiveExpression	s -> pc + 2 + offset		2441395	0		+			
ANR	2441699	PtrMemberAccess	s -> pc		2441395	0					
ANR	2441700	Identifier	s		2441395	0					
ANR	2441701	Identifier	pc		2441395	1					
ANR	2441702	AdditiveExpression	2 + offset		2441395	1		+			
ANR	2441703	PrimaryExpression	2		2441395	0					
ANR	2441704	Identifier	offset		2441395	1					
ANR	2441705	ReturnStatement	return 0 ;	103:12:1816:1824	2441395	2	True				
ANR	2441706	PrimaryExpression	0		2441395	0					
ANR	2441707	ExpressionStatement	"insn = arm_lduw_code ( env , s -> pc , s -> bswap_code )"	113:4:1898:1945	2441395	12	True				
ANR	2441708	AssignmentExpression	"insn = arm_lduw_code ( env , s -> pc , s -> bswap_code )"		2441395	0		=			
ANR	2441709	Identifier	insn		2441395	0					
ANR	2441710	CallExpression	"arm_lduw_code ( env , s -> pc , s -> bswap_code )"		2441395	1					
ANR	2441711	Callee	arm_lduw_code		2441395	0					
ANR	2441712	Identifier	arm_lduw_code		2441395	0					
ANR	2441713	ArgumentList	env		2441395	1					
ANR	2441714	Argument	env		2441395	0					
ANR	2441715	Identifier	env		2441395	0					
ANR	2441716	Argument	s -> pc		2441395	1					
ANR	2441717	PtrMemberAccess	s -> pc		2441395	0					
ANR	2441718	Identifier	s		2441395	0					
ANR	2441719	Identifier	pc		2441395	1					
ANR	2441720	Argument	s -> bswap_code		2441395	2					
ANR	2441721	PtrMemberAccess	s -> bswap_code		2441395	0					
ANR	2441722	Identifier	s		2441395	0					
ANR	2441723	Identifier	bswap_code		2441395	1					
ANR	2441724	ExpressionStatement	s -> pc += 2	115:4:1952:1962	2441395	13	True				
ANR	2441725	AssignmentExpression	s -> pc += 2		2441395	0		+=			
ANR	2441726	PtrMemberAccess	s -> pc		2441395	0					
ANR	2441727	Identifier	s		2441395	0					
ANR	2441728	Identifier	pc		2441395	1					
ANR	2441729	PrimaryExpression	2		2441395	1					
ANR	2441730	ExpressionStatement	insn |= ( uint32_t ) insn_hw1 << 16	117:4:1969:2001	2441395	14	True				
ANR	2441731	AssignmentExpression	insn |= ( uint32_t ) insn_hw1 << 16		2441395	0		|=			
ANR	2441732	Identifier	insn		2441395	0					
ANR	2441733	ShiftExpression	( uint32_t ) insn_hw1 << 16		2441395	1		<<			
ANR	2441734	CastExpression	( uint32_t ) insn_hw1		2441395	0					
ANR	2441735	CastTarget	uint32_t		2441395	0					
ANR	2441736	Identifier	insn_hw1		2441395	1					
ANR	2441737	PrimaryExpression	16		2441395	1					
ANR	2441738	IfStatement	if ( ( insn & 0xf800e800 ) != 0xf000e800 )		2441395	15					
ANR	2441739	Condition	( insn & 0xf800e800 ) != 0xf000e800	121:8:2014:2046	2441395	0	True				
ANR	2441740	EqualityExpression	( insn & 0xf800e800 ) != 0xf000e800		2441395	0		!=			
ANR	2441741	BitAndExpression	insn & 0xf800e800		2441395	0		&			
ANR	2441742	Identifier	insn		2441395	0					
ANR	2441743	PrimaryExpression	0xf800e800		2441395	1					
ANR	2441744	PrimaryExpression	0xf000e800		2441395	1					
ANR	2441745	CompoundStatement		119:43:1964:1964	2441395	1					
ANR	2441746	Statement	ARCH	123:8:2060:2063	2441395	0	True				
ANR	2441747	Statement	(	123:12:2064:2064	2441395	1	True				
ANR	2441748	Statement	6	123:13:2065:2065	2441395	2	True				
ANR	2441749	Statement	T2	123:14:2066:2067	2441395	3	True				
ANR	2441750	Statement	)	123:16:2068:2068	2441395	4	True				
ANR	2441751	ExpressionStatement		123:17:2069:2069	2441395	5	True				
ANR	2441752	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	129:4:2085:2108	2441395	16	True				
ANR	2441753	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2441395	0		=			
ANR	2441754	Identifier	rn		2441395	0					
ANR	2441755	BitAndExpression	( insn >> 16 ) & 0xf		2441395	1		&			
ANR	2441756	ShiftExpression	insn >> 16		2441395	0		>>			
ANR	2441757	Identifier	insn		2441395	0					
ANR	2441758	PrimaryExpression	16		2441395	1					
ANR	2441759	PrimaryExpression	0xf		2441395	1					
ANR	2441760	ExpressionStatement	rs = ( insn >> 12 ) & 0xf	131:4:2115:2138	2441395	17	True				
ANR	2441761	AssignmentExpression	rs = ( insn >> 12 ) & 0xf		2441395	0		=			
ANR	2441762	Identifier	rs		2441395	0					
ANR	2441763	BitAndExpression	( insn >> 12 ) & 0xf		2441395	1		&			
ANR	2441764	ShiftExpression	insn >> 12		2441395	0		>>			
ANR	2441765	Identifier	insn		2441395	0					
ANR	2441766	PrimaryExpression	12		2441395	1					
ANR	2441767	PrimaryExpression	0xf		2441395	1					
ANR	2441768	ExpressionStatement	rd = ( insn >> 8 ) & 0xf	133:4:2145:2167	2441395	18	True				
ANR	2441769	AssignmentExpression	rd = ( insn >> 8 ) & 0xf		2441395	0		=			
ANR	2441770	Identifier	rd		2441395	0					
ANR	2441771	BitAndExpression	( insn >> 8 ) & 0xf		2441395	1		&			
ANR	2441772	ShiftExpression	insn >> 8		2441395	0		>>			
ANR	2441773	Identifier	insn		2441395	0					
ANR	2441774	PrimaryExpression	8		2441395	1					
ANR	2441775	PrimaryExpression	0xf		2441395	1					
ANR	2441776	ExpressionStatement	rm = insn & 0xf	135:4:2174:2189	2441395	19	True				
ANR	2441777	AssignmentExpression	rm = insn & 0xf		2441395	0		=			
ANR	2441778	Identifier	rm		2441395	0					
ANR	2441779	BitAndExpression	insn & 0xf		2441395	1		&			
ANR	2441780	Identifier	insn		2441395	0					
ANR	2441781	PrimaryExpression	0xf		2441395	1					
ANR	2441782	SwitchStatement	switch ( ( insn >> 25 ) & 0xf )		2441395	20					
ANR	2441783	Condition	( insn >> 25 ) & 0xf	137:12:2204:2221	2441395	0	True				
ANR	2441784	BitAndExpression	( insn >> 25 ) & 0xf		2441395	0		&			
ANR	2441785	ShiftExpression	insn >> 25		2441395	0		>>			
ANR	2441786	Identifier	insn		2441395	0					
ANR	2441787	PrimaryExpression	25		2441395	1					
ANR	2441788	PrimaryExpression	0xf		2441395	1					
ANR	2441789	CompoundStatement		135:32:2139:2139	2441395	1					
ANR	2441790	Label	case 0 :	139:4:2231:2237	2441395	0	True				
ANR	2441791	Label	case 1 :	139:12:2239:2245	2441395	1	True				
ANR	2441792	Label	case 2 :	139:20:2247:2253	2441395	2	True				
ANR	2441793	Label	case 3 :	139:28:2255:2261	2441395	3	True				
ANR	2441794	ExpressionStatement	abort ( )	143:8:2331:2338	2441395	4	True				
ANR	2441795	CallExpression	abort ( )		2441395	0					
ANR	2441796	Callee	abort		2441395	0					
ANR	2441797	Identifier	abort		2441395	0					
ANR	2441798	ArgumentList			2441395	1					
ANR	2441799	Label	case 4 :	145:4:2345:2351	2441395	5	True				
ANR	2441800	IfStatement	if ( insn & ( 1 << 22 ) )		2441395	6					
ANR	2441801	Condition	insn & ( 1 << 22 )	147:12:2366:2381	2441395	0	True				
ANR	2441802	BitAndExpression	insn & ( 1 << 22 )		2441395	0		&			
ANR	2441803	Identifier	insn		2441395	0					
ANR	2441804	ShiftExpression	1 << 22		2441395	1		<<			
ANR	2441805	PrimaryExpression	1		2441395	0					
ANR	2441806	PrimaryExpression	22		2441395	1					
ANR	2441807	CompoundStatement		145:30:2299:2299	2441395	1					
ANR	2441808	IfStatement	if ( insn & 0x01200000 )		2441395	0					
ANR	2441809	Condition	insn & 0x01200000	151:16:2455:2471	2441395	0	True				
ANR	2441810	BitAndExpression	insn & 0x01200000		2441395	0		&			
ANR	2441811	Identifier	insn		2441395	0					
ANR	2441812	PrimaryExpression	0x01200000		2441395	1					
ANR	2441813	CompoundStatement		149:35:2389:2389	2441395	1					
ANR	2441814	IfStatement	if ( rn == 15 )		2441395	0					
ANR	2441815	Condition	rn == 15	155:20:2544:2551	2441395	0	True				
ANR	2441816	EqualityExpression	rn == 15		2441395	0		==			
ANR	2441817	Identifier	rn		2441395	0					
ANR	2441818	PrimaryExpression	15		2441395	1					
ANR	2441819	CompoundStatement		153:30:2469:2469	2441395	1					
ANR	2441820	ExpressionStatement	addr = tcg_temp_new_i32 ( )	157:20:2577:2602	2441395	0	True				
ANR	2441821	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2441822	Identifier	addr		2441395	0					
ANR	2441823	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2441824	Callee	tcg_temp_new_i32		2441395	0					
ANR	2441825	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2441826	ArgumentList			2441395	1					
ANR	2441827	ExpressionStatement	"tcg_gen_movi_i32 ( addr , s -> pc & ~3 )"	159:20:2625:2659	2441395	1	True				
ANR	2441828	CallExpression	"tcg_gen_movi_i32 ( addr , s -> pc & ~3 )"		2441395	0					
ANR	2441829	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2441830	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2441831	ArgumentList	addr		2441395	1					
ANR	2441832	Argument	addr		2441395	0					
ANR	2441833	Identifier	addr		2441395	0					
ANR	2441834	Argument	s -> pc & ~3		2441395	1					
ANR	2441835	BitAndExpression	s -> pc & ~3		2441395	0		&			
ANR	2441836	PtrMemberAccess	s -> pc		2441395	0					
ANR	2441837	Identifier	s		2441395	0					
ANR	2441838	Identifier	pc		2441395	1					
ANR	2441839	Identifier	~3		2441395	1					
ANR	2441840	ElseStatement	else		2441395	0					
ANR	2441841	CompoundStatement		159:23:2600:2600	2441395	0					
ANR	2441842	ExpressionStatement	"addr = load_reg ( s , rn )"	163:20:2708:2730	2441395	0	True				
ANR	2441843	AssignmentExpression	"addr = load_reg ( s , rn )"		2441395	0		=			
ANR	2441844	Identifier	addr		2441395	0					
ANR	2441845	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2441846	Callee	load_reg		2441395	0					
ANR	2441847	Identifier	load_reg		2441395	0					
ANR	2441848	ArgumentList	s		2441395	1					
ANR	2441849	Argument	s		2441395	0					
ANR	2441850	Identifier	s		2441395	0					
ANR	2441851	Argument	rn		2441395	1					
ANR	2441852	Identifier	rn		2441395	0					
ANR	2441853	ExpressionStatement	offset = ( insn & 0xff ) * 4	167:16:2768:2794	2441395	1	True				
ANR	2441854	AssignmentExpression	offset = ( insn & 0xff ) * 4		2441395	0		=			
ANR	2441855	Identifier	offset		2441395	0					
ANR	2441856	MultiplicativeExpression	( insn & 0xff ) * 4		2441395	1		*			
ANR	2441857	BitAndExpression	insn & 0xff		2441395	0		&			
ANR	2441858	Identifier	insn		2441395	0					
ANR	2441859	PrimaryExpression	0xff		2441395	1					
ANR	2441860	PrimaryExpression	4		2441395	1					
ANR	2441861	IfStatement	if ( ( insn & ( 1 << 23 ) ) == 0 )		2441395	2					
ANR	2441862	Condition	( insn & ( 1 << 23 ) ) == 0	169:20:2817:2839	2441395	0	True				
ANR	2441863	EqualityExpression	( insn & ( 1 << 23 ) ) == 0		2441395	0		==			
ANR	2441864	BitAndExpression	insn & ( 1 << 23 )		2441395	0		&			
ANR	2441865	Identifier	insn		2441395	0					
ANR	2441866	ShiftExpression	1 << 23		2441395	1		<<			
ANR	2441867	PrimaryExpression	1		2441395	0					
ANR	2441868	PrimaryExpression	23		2441395	1					
ANR	2441869	PrimaryExpression	0		2441395	1					
ANR	2441870	ExpressionStatement	offset = - offset	171:20:2863:2879	2441395	1	True				
ANR	2441871	AssignmentExpression	offset = - offset		2441395	0		=			
ANR	2441872	Identifier	offset		2441395	0					
ANR	2441873	UnaryOperationExpression	- offset		2441395	1					
ANR	2441874	UnaryOperator	-		2441395	0					
ANR	2441875	Identifier	offset		2441395	1					
ANR	2441876	IfStatement	if ( insn & ( 1 << 24 ) )		2441395	3					
ANR	2441877	Condition	insn & ( 1 << 24 )	173:20:2902:2917	2441395	0	True				
ANR	2441878	BitAndExpression	insn & ( 1 << 24 )		2441395	0		&			
ANR	2441879	Identifier	insn		2441395	0					
ANR	2441880	ShiftExpression	1 << 24		2441395	1		<<			
ANR	2441881	PrimaryExpression	1		2441395	0					
ANR	2441882	PrimaryExpression	24		2441395	1					
ANR	2441883	CompoundStatement		171:38:2835:2835	2441395	1					
ANR	2441884	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset )"	175:20:2943:2979	2441395	0	True				
ANR	2441885	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset )"		2441395	0					
ANR	2441886	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2441887	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2441888	ArgumentList	addr		2441395	1					
ANR	2441889	Argument	addr		2441395	0					
ANR	2441890	Identifier	addr		2441395	0					
ANR	2441891	Argument	addr		2441395	1					
ANR	2441892	Identifier	addr		2441395	0					
ANR	2441893	Argument	offset		2441395	2					
ANR	2441894	Identifier	offset		2441395	0					
ANR	2441895	ExpressionStatement	offset = 0	177:20:3002:3012	2441395	1	True				
ANR	2441896	AssignmentExpression	offset = 0		2441395	0		=			
ANR	2441897	Identifier	offset		2441395	0					
ANR	2441898	PrimaryExpression	0		2441395	1					
ANR	2441899	IfStatement	if ( insn & ( 1 << 20 ) )		2441395	4					
ANR	2441900	Condition	insn & ( 1 << 20 )	181:20:3054:3069	2441395	0	True				
ANR	2441901	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2441902	Identifier	insn		2441395	0					
ANR	2441903	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2441904	PrimaryExpression	1		2441395	0					
ANR	2441905	PrimaryExpression	20		2441395	1					
ANR	2441906	CompoundStatement		179:38:2987:2987	2441395	1					
ANR	2441907	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	185:20:3127:3151	2441395	0	True				
ANR	2441908	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2441909	Identifier	tmp		2441395	0					
ANR	2441910	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2441911	Callee	tcg_temp_new_i32		2441395	0					
ANR	2441912	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2441913	ArgumentList			2441395	1					
ANR	2441914	ExpressionStatement	"tcg_gen_qemu_ld32u ( tmp , addr , IS_USER ( s ) )"	187:20:3174:3215	2441395	1	True				
ANR	2441915	CallExpression	"tcg_gen_qemu_ld32u ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2441916	Callee	tcg_gen_qemu_ld32u		2441395	0					
ANR	2441917	Identifier	tcg_gen_qemu_ld32u		2441395	0					
ANR	2441918	ArgumentList	tmp		2441395	1					
ANR	2441919	Argument	tmp		2441395	0					
ANR	2441920	Identifier	tmp		2441395	0					
ANR	2441921	Argument	addr		2441395	1					
ANR	2441922	Identifier	addr		2441395	0					
ANR	2441923	Argument	IS_USER ( s )		2441395	2					
ANR	2441924	CallExpression	IS_USER ( s )		2441395	0					
ANR	2441925	Callee	IS_USER		2441395	0					
ANR	2441926	Identifier	IS_USER		2441395	0					
ANR	2441927	ArgumentList	s		2441395	1					
ANR	2441928	Argument	s		2441395	0					
ANR	2441929	Identifier	s		2441395	0					
ANR	2441930	ExpressionStatement	"store_reg ( s , rs , tmp )"	189:20:3238:3259	2441395	2	True				
ANR	2441931	CallExpression	"store_reg ( s , rs , tmp )"		2441395	0					
ANR	2441932	Callee	store_reg		2441395	0					
ANR	2441933	Identifier	store_reg		2441395	0					
ANR	2441934	ArgumentList	s		2441395	1					
ANR	2441935	Argument	s		2441395	0					
ANR	2441936	Identifier	s		2441395	0					
ANR	2441937	Argument	rs		2441395	1					
ANR	2441938	Identifier	rs		2441395	0					
ANR	2441939	Argument	tmp		2441395	2					
ANR	2441940	Identifier	tmp		2441395	0					
ANR	2441941	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	191:20:3282:3313	2441395	3	True				
ANR	2441942	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2441395	0					
ANR	2441943	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2441944	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2441945	ArgumentList	addr		2441395	1					
ANR	2441946	Argument	addr		2441395	0					
ANR	2441947	Identifier	addr		2441395	0					
ANR	2441948	Argument	addr		2441395	1					
ANR	2441949	Identifier	addr		2441395	0					
ANR	2441950	Argument	4		2441395	2					
ANR	2441951	PrimaryExpression	4		2441395	0					
ANR	2441952	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	193:20:3336:3360	2441395	4	True				
ANR	2441953	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2441954	Identifier	tmp		2441395	0					
ANR	2441955	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2441956	Callee	tcg_temp_new_i32		2441395	0					
ANR	2441957	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2441958	ArgumentList			2441395	1					
ANR	2441959	ExpressionStatement	"tcg_gen_qemu_ld32u ( tmp , addr , IS_USER ( s ) )"	195:20:3383:3424	2441395	5	True				
ANR	2441960	CallExpression	"tcg_gen_qemu_ld32u ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2441961	Callee	tcg_gen_qemu_ld32u		2441395	0					
ANR	2441962	Identifier	tcg_gen_qemu_ld32u		2441395	0					
ANR	2441963	ArgumentList	tmp		2441395	1					
ANR	2441964	Argument	tmp		2441395	0					
ANR	2441965	Identifier	tmp		2441395	0					
ANR	2441966	Argument	addr		2441395	1					
ANR	2441967	Identifier	addr		2441395	0					
ANR	2441968	Argument	IS_USER ( s )		2441395	2					
ANR	2441969	CallExpression	IS_USER ( s )		2441395	0					
ANR	2441970	Callee	IS_USER		2441395	0					
ANR	2441971	Identifier	IS_USER		2441395	0					
ANR	2441972	ArgumentList	s		2441395	1					
ANR	2441973	Argument	s		2441395	0					
ANR	2441974	Identifier	s		2441395	0					
ANR	2441975	ExpressionStatement	"store_reg ( s , rd , tmp )"	197:20:3447:3468	2441395	6	True				
ANR	2441976	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2441977	Callee	store_reg		2441395	0					
ANR	2441978	Identifier	store_reg		2441395	0					
ANR	2441979	ArgumentList	s		2441395	1					
ANR	2441980	Argument	s		2441395	0					
ANR	2441981	Identifier	s		2441395	0					
ANR	2441982	Argument	rd		2441395	1					
ANR	2441983	Identifier	rd		2441395	0					
ANR	2441984	Argument	tmp		2441395	2					
ANR	2441985	Identifier	tmp		2441395	0					
ANR	2441986	ElseStatement	else		2441395	0					
ANR	2441987	CompoundStatement		197:23:3409:3409	2441395	0					
ANR	2441988	ExpressionStatement	"tmp = load_reg ( s , rs )"	203:20:3549:3570	2441395	0	True				
ANR	2441989	AssignmentExpression	"tmp = load_reg ( s , rs )"		2441395	0		=			
ANR	2441990	Identifier	tmp		2441395	0					
ANR	2441991	CallExpression	"load_reg ( s , rs )"		2441395	1					
ANR	2441992	Callee	load_reg		2441395	0					
ANR	2441993	Identifier	load_reg		2441395	0					
ANR	2441994	ArgumentList	s		2441395	1					
ANR	2441995	Argument	s		2441395	0					
ANR	2441996	Identifier	s		2441395	0					
ANR	2441997	Argument	rs		2441395	1					
ANR	2441998	Identifier	rs		2441395	0					
ANR	2441999	ExpressionStatement	"tcg_gen_qemu_st32 ( tmp , addr , IS_USER ( s ) )"	205:20:3593:3633	2441395	1	True				
ANR	2442000	CallExpression	"tcg_gen_qemu_st32 ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442001	Callee	tcg_gen_qemu_st32		2441395	0					
ANR	2442002	Identifier	tcg_gen_qemu_st32		2441395	0					
ANR	2442003	ArgumentList	tmp		2441395	1					
ANR	2442004	Argument	tmp		2441395	0					
ANR	2442005	Identifier	tmp		2441395	0					
ANR	2442006	Argument	addr		2441395	1					
ANR	2442007	Identifier	addr		2441395	0					
ANR	2442008	Argument	IS_USER ( s )		2441395	2					
ANR	2442009	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442010	Callee	IS_USER		2441395	0					
ANR	2442011	Identifier	IS_USER		2441395	0					
ANR	2442012	ArgumentList	s		2441395	1					
ANR	2442013	Argument	s		2441395	0					
ANR	2442014	Identifier	s		2441395	0					
ANR	2442015	ExpressionStatement	tcg_temp_free_i32 ( tmp )	207:20:3656:3678	2441395	2	True				
ANR	2442016	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2442017	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442018	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442019	ArgumentList	tmp		2441395	1					
ANR	2442020	Argument	tmp		2441395	0					
ANR	2442021	Identifier	tmp		2441395	0					
ANR	2442022	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	209:20:3701:3732	2441395	3	True				
ANR	2442023	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2441395	0					
ANR	2442024	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2442025	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2442026	ArgumentList	addr		2441395	1					
ANR	2442027	Argument	addr		2441395	0					
ANR	2442028	Identifier	addr		2441395	0					
ANR	2442029	Argument	addr		2441395	1					
ANR	2442030	Identifier	addr		2441395	0					
ANR	2442031	Argument	4		2441395	2					
ANR	2442032	PrimaryExpression	4		2441395	0					
ANR	2442033	ExpressionStatement	"tmp = load_reg ( s , rd )"	211:20:3755:3776	2441395	4	True				
ANR	2442034	AssignmentExpression	"tmp = load_reg ( s , rd )"		2441395	0		=			
ANR	2442035	Identifier	tmp		2441395	0					
ANR	2442036	CallExpression	"load_reg ( s , rd )"		2441395	1					
ANR	2442037	Callee	load_reg		2441395	0					
ANR	2442038	Identifier	load_reg		2441395	0					
ANR	2442039	ArgumentList	s		2441395	1					
ANR	2442040	Argument	s		2441395	0					
ANR	2442041	Identifier	s		2441395	0					
ANR	2442042	Argument	rd		2441395	1					
ANR	2442043	Identifier	rd		2441395	0					
ANR	2442044	ExpressionStatement	"tcg_gen_qemu_st32 ( tmp , addr , IS_USER ( s ) )"	213:20:3799:3839	2441395	5	True				
ANR	2442045	CallExpression	"tcg_gen_qemu_st32 ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442046	Callee	tcg_gen_qemu_st32		2441395	0					
ANR	2442047	Identifier	tcg_gen_qemu_st32		2441395	0					
ANR	2442048	ArgumentList	tmp		2441395	1					
ANR	2442049	Argument	tmp		2441395	0					
ANR	2442050	Identifier	tmp		2441395	0					
ANR	2442051	Argument	addr		2441395	1					
ANR	2442052	Identifier	addr		2441395	0					
ANR	2442053	Argument	IS_USER ( s )		2441395	2					
ANR	2442054	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442055	Callee	IS_USER		2441395	0					
ANR	2442056	Identifier	IS_USER		2441395	0					
ANR	2442057	ArgumentList	s		2441395	1					
ANR	2442058	Argument	s		2441395	0					
ANR	2442059	Identifier	s		2441395	0					
ANR	2442060	ExpressionStatement	tcg_temp_free_i32 ( tmp )	215:20:3862:3884	2441395	6	True				
ANR	2442061	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2442062	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442063	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442064	ArgumentList	tmp		2441395	1					
ANR	2442065	Argument	tmp		2441395	0					
ANR	2442066	Identifier	tmp		2441395	0					
ANR	2442067	IfStatement	if ( insn & ( 1 << 21 ) )		2441395	5					
ANR	2442068	Condition	insn & ( 1 << 21 )	219:20:3926:3941	2441395	0	True				
ANR	2442069	BitAndExpression	insn & ( 1 << 21 )		2441395	0		&			
ANR	2442070	Identifier	insn		2441395	0					
ANR	2442071	ShiftExpression	1 << 21		2441395	1		<<			
ANR	2442072	PrimaryExpression	1		2441395	0					
ANR	2442073	PrimaryExpression	21		2441395	1					
ANR	2442074	CompoundStatement		217:38:3859:3859	2441395	1					
ANR	2442075	IfStatement	if ( rn == 15 )		2441395	0					
ANR	2442076	Condition	rn == 15	223:24:4015:4022	2441395	0	True				
ANR	2442077	EqualityExpression	rn == 15		2441395	0		==			
ANR	2442078	Identifier	rn		2441395	0					
ANR	2442079	PrimaryExpression	15		2441395	1					
ANR	2442080	GotoStatement	goto illegal_op ;	225:24:4050:4065	2441395	1	True				
ANR	2442081	Identifier	illegal_op		2441395	0					
ANR	2442082	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , offset - 4 )"	227:20:4088:4128	2441395	1	True				
ANR	2442083	CallExpression	"tcg_gen_addi_i32 ( addr , addr , offset - 4 )"		2441395	0					
ANR	2442084	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2442085	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2442086	ArgumentList	addr		2441395	1					
ANR	2442087	Argument	addr		2441395	0					
ANR	2442088	Identifier	addr		2441395	0					
ANR	2442089	Argument	addr		2441395	1					
ANR	2442090	Identifier	addr		2441395	0					
ANR	2442091	Argument	offset - 4		2441395	2					
ANR	2442092	AdditiveExpression	offset - 4		2441395	0		-			
ANR	2442093	Identifier	offset		2441395	0					
ANR	2442094	PrimaryExpression	4		2441395	1					
ANR	2442095	ExpressionStatement	"store_reg ( s , rn , addr )"	229:20:4151:4173	2441395	2	True				
ANR	2442096	CallExpression	"store_reg ( s , rn , addr )"		2441395	0					
ANR	2442097	Callee	store_reg		2441395	0					
ANR	2442098	Identifier	store_reg		2441395	0					
ANR	2442099	ArgumentList	s		2441395	1					
ANR	2442100	Argument	s		2441395	0					
ANR	2442101	Identifier	s		2441395	0					
ANR	2442102	Argument	rn		2441395	1					
ANR	2442103	Identifier	rn		2441395	0					
ANR	2442104	Argument	addr		2441395	2					
ANR	2442105	Identifier	addr		2441395	0					
ANR	2442106	ElseStatement	else		2441395	0					
ANR	2442107	CompoundStatement		229:23:4114:4114	2441395	0					
ANR	2442108	ExpressionStatement	tcg_temp_free_i32 ( addr )	233:20:4222:4245	2441395	0	True				
ANR	2442109	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2442110	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442111	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442112	ArgumentList	addr		2441395	1					
ANR	2442113	Argument	addr		2441395	0					
ANR	2442114	Identifier	addr		2441395	0					
ANR	2442115	ElseStatement	else		2441395	0					
ANR	2442116	IfStatement	if ( ( insn & ( 1 << 23 ) ) == 0 )		2441395	0					
ANR	2442117	Condition	( insn & ( 1 << 23 ) ) == 0	237:23:4290:4312	2441395	0	True				
ANR	2442118	EqualityExpression	( insn & ( 1 << 23 ) ) == 0		2441395	0		==			
ANR	2442119	BitAndExpression	insn & ( 1 << 23 )		2441395	0		&			
ANR	2442120	Identifier	insn		2441395	0					
ANR	2442121	ShiftExpression	1 << 23		2441395	1		<<			
ANR	2442122	PrimaryExpression	1		2441395	0					
ANR	2442123	PrimaryExpression	23		2441395	1					
ANR	2442124	PrimaryExpression	0		2441395	1					
ANR	2442125	CompoundStatement		235:48:4230:4230	2441395	1					
ANR	2442126	ExpressionStatement	addr = tcg_temp_local_new_i32 ( )	241:16:4385:4416	2441395	0	True				
ANR	2442127	AssignmentExpression	addr = tcg_temp_local_new_i32 ( )		2441395	0		=			
ANR	2442128	Identifier	addr		2441395	0					
ANR	2442129	CallExpression	tcg_temp_local_new_i32 ( )		2441395	1					
ANR	2442130	Callee	tcg_temp_local_new_i32		2441395	0					
ANR	2442131	Identifier	tcg_temp_local_new_i32		2441395	0					
ANR	2442132	ArgumentList			2441395	1					
ANR	2442133	ExpressionStatement	"load_reg_var ( s , addr , rn )"	243:16:4435:4460	2441395	1	True				
ANR	2442134	CallExpression	"load_reg_var ( s , addr , rn )"		2441395	0					
ANR	2442135	Callee	load_reg_var		2441395	0					
ANR	2442136	Identifier	load_reg_var		2441395	0					
ANR	2442137	ArgumentList	s		2441395	1					
ANR	2442138	Argument	s		2441395	0					
ANR	2442139	Identifier	s		2441395	0					
ANR	2442140	Argument	addr		2441395	1					
ANR	2442141	Identifier	addr		2441395	0					
ANR	2442142	Argument	rn		2441395	2					
ANR	2442143	Identifier	rn		2441395	0					
ANR	2442144	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , ( insn & 0xff ) << 2 )"	245:16:4479:4527	2441395	2	True				
ANR	2442145	CallExpression	"tcg_gen_addi_i32 ( addr , addr , ( insn & 0xff ) << 2 )"		2441395	0					
ANR	2442146	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2442147	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2442148	ArgumentList	addr		2441395	1					
ANR	2442149	Argument	addr		2441395	0					
ANR	2442150	Identifier	addr		2441395	0					
ANR	2442151	Argument	addr		2441395	1					
ANR	2442152	Identifier	addr		2441395	0					
ANR	2442153	Argument	( insn & 0xff ) << 2		2441395	2					
ANR	2442154	ShiftExpression	( insn & 0xff ) << 2		2441395	0		<<			
ANR	2442155	BitAndExpression	insn & 0xff		2441395	0		&			
ANR	2442156	Identifier	insn		2441395	0					
ANR	2442157	PrimaryExpression	0xff		2441395	1					
ANR	2442158	PrimaryExpression	2		2441395	1					
ANR	2442159	IfStatement	if ( insn & ( 1 << 20 ) )		2441395	3					
ANR	2442160	Condition	insn & ( 1 << 20 )	247:20:4550:4565	2441395	0	True				
ANR	2442161	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2442162	Identifier	insn		2441395	0					
ANR	2442163	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2442164	PrimaryExpression	1		2441395	0					
ANR	2442165	PrimaryExpression	20		2441395	1					
ANR	2442166	CompoundStatement		245:38:4483:4483	2441395	1					
ANR	2442167	ExpressionStatement	"gen_load_exclusive ( s , rs , 15 , addr , 2 )"	249:20:4591:4629	2441395	0	True				
ANR	2442168	CallExpression	"gen_load_exclusive ( s , rs , 15 , addr , 2 )"		2441395	0					
ANR	2442169	Callee	gen_load_exclusive		2441395	0					
ANR	2442170	Identifier	gen_load_exclusive		2441395	0					
ANR	2442171	ArgumentList	s		2441395	1					
ANR	2442172	Argument	s		2441395	0					
ANR	2442173	Identifier	s		2441395	0					
ANR	2442174	Argument	rs		2441395	1					
ANR	2442175	Identifier	rs		2441395	0					
ANR	2442176	Argument	15		2441395	2					
ANR	2442177	PrimaryExpression	15		2441395	0					
ANR	2442178	Argument	addr		2441395	3					
ANR	2442179	Identifier	addr		2441395	0					
ANR	2442180	Argument	2		2441395	4					
ANR	2442181	PrimaryExpression	2		2441395	0					
ANR	2442182	ElseStatement	else		2441395	0					
ANR	2442183	CompoundStatement		249:23:4570:4570	2441395	0					
ANR	2442184	ExpressionStatement	"gen_store_exclusive ( s , rd , rs , 15 , addr , 2 )"	253:20:4678:4721	2441395	0	True				
ANR	2442185	CallExpression	"gen_store_exclusive ( s , rd , rs , 15 , addr , 2 )"		2441395	0					
ANR	2442186	Callee	gen_store_exclusive		2441395	0					
ANR	2442187	Identifier	gen_store_exclusive		2441395	0					
ANR	2442188	ArgumentList	s		2441395	1					
ANR	2442189	Argument	s		2441395	0					
ANR	2442190	Identifier	s		2441395	0					
ANR	2442191	Argument	rd		2441395	1					
ANR	2442192	Identifier	rd		2441395	0					
ANR	2442193	Argument	rs		2441395	2					
ANR	2442194	Identifier	rs		2441395	0					
ANR	2442195	Argument	15		2441395	3					
ANR	2442196	PrimaryExpression	15		2441395	0					
ANR	2442197	Argument	addr		2441395	4					
ANR	2442198	Identifier	addr		2441395	0					
ANR	2442199	Argument	2		2441395	5					
ANR	2442200	PrimaryExpression	2		2441395	0					
ANR	2442201	ExpressionStatement	tcg_temp_free_i32 ( addr )	257:16:4759:4782	2441395	4	True				
ANR	2442202	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2442203	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442204	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442205	ArgumentList	addr		2441395	1					
ANR	2442206	Argument	addr		2441395	0					
ANR	2442207	Identifier	addr		2441395	0					
ANR	2442208	ElseStatement	else		2441395	0					
ANR	2442209	IfStatement	if ( ( insn & ( 7 << 5 ) ) == 0 )		2441395	0					
ANR	2442210	Condition	( insn & ( 7 << 5 ) ) == 0	259:23:4808:4829	2441395	0	True				
ANR	2442211	EqualityExpression	( insn & ( 7 << 5 ) ) == 0		2441395	0		==			
ANR	2442212	BitAndExpression	insn & ( 7 << 5 )		2441395	0		&			
ANR	2442213	Identifier	insn		2441395	0					
ANR	2442214	ShiftExpression	7 << 5		2441395	1		<<			
ANR	2442215	PrimaryExpression	7		2441395	0					
ANR	2442216	PrimaryExpression	5		2441395	1					
ANR	2442217	PrimaryExpression	0		2441395	1					
ANR	2442218	CompoundStatement		257:47:4747:4747	2441395	1					
ANR	2442219	IfStatement	if ( rn == 15 )		2441395	0					
ANR	2442220	Condition	rn == 15	263:20:4893:4900	2441395	0	True				
ANR	2442221	EqualityExpression	rn == 15		2441395	0		==			
ANR	2442222	Identifier	rn		2441395	0					
ANR	2442223	PrimaryExpression	15		2441395	1					
ANR	2442224	CompoundStatement		261:30:4818:4818	2441395	1					
ANR	2442225	ExpressionStatement	addr = tcg_temp_new_i32 ( )	265:20:4926:4951	2441395	0	True				
ANR	2442226	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2442227	Identifier	addr		2441395	0					
ANR	2442228	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2442229	Callee	tcg_temp_new_i32		2441395	0					
ANR	2442230	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2442231	ArgumentList			2441395	1					
ANR	2442232	ExpressionStatement	"tcg_gen_movi_i32 ( addr , s -> pc )"	267:20:4974:5003	2441395	1	True				
ANR	2442233	CallExpression	"tcg_gen_movi_i32 ( addr , s -> pc )"		2441395	0					
ANR	2442234	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2442235	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2442236	ArgumentList	addr		2441395	1					
ANR	2442237	Argument	addr		2441395	0					
ANR	2442238	Identifier	addr		2441395	0					
ANR	2442239	Argument	s -> pc		2441395	1					
ANR	2442240	PtrMemberAccess	s -> pc		2441395	0					
ANR	2442241	Identifier	s		2441395	0					
ANR	2442242	Identifier	pc		2441395	1					
ANR	2442243	ElseStatement	else		2441395	0					
ANR	2442244	CompoundStatement		267:23:4944:4944	2441395	0					
ANR	2442245	ExpressionStatement	"addr = load_reg ( s , rn )"	271:20:5052:5074	2441395	0	True				
ANR	2442246	AssignmentExpression	"addr = load_reg ( s , rn )"		2441395	0		=			
ANR	2442247	Identifier	addr		2441395	0					
ANR	2442248	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2442249	Callee	load_reg		2441395	0					
ANR	2442250	Identifier	load_reg		2441395	0					
ANR	2442251	ArgumentList	s		2441395	1					
ANR	2442252	Argument	s		2441395	0					
ANR	2442253	Identifier	s		2441395	0					
ANR	2442254	Argument	rn		2441395	1					
ANR	2442255	Identifier	rn		2441395	0					
ANR	2442256	ExpressionStatement	"tmp = load_reg ( s , rm )"	275:16:5112:5133	2441395	1	True				
ANR	2442257	AssignmentExpression	"tmp = load_reg ( s , rm )"		2441395	0		=			
ANR	2442258	Identifier	tmp		2441395	0					
ANR	2442259	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2442260	Callee	load_reg		2441395	0					
ANR	2442261	Identifier	load_reg		2441395	0					
ANR	2442262	ArgumentList	s		2441395	1					
ANR	2442263	Argument	s		2441395	0					
ANR	2442264	Identifier	s		2441395	0					
ANR	2442265	Argument	rm		2441395	1					
ANR	2442266	Identifier	rm		2441395	0					
ANR	2442267	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	277:16:5152:5184	2441395	2	True				
ANR	2442268	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2441395	0					
ANR	2442269	Callee	tcg_gen_add_i32		2441395	0					
ANR	2442270	Identifier	tcg_gen_add_i32		2441395	0					
ANR	2442271	ArgumentList	addr		2441395	1					
ANR	2442272	Argument	addr		2441395	0					
ANR	2442273	Identifier	addr		2441395	0					
ANR	2442274	Argument	addr		2441395	1					
ANR	2442275	Identifier	addr		2441395	0					
ANR	2442276	Argument	tmp		2441395	2					
ANR	2442277	Identifier	tmp		2441395	0					
ANR	2442278	IfStatement	if ( insn & ( 1 << 4 ) )		2441395	3					
ANR	2442279	Condition	insn & ( 1 << 4 )	279:20:5207:5221	2441395	0	True				
ANR	2442280	BitAndExpression	insn & ( 1 << 4 )		2441395	0		&			
ANR	2442281	Identifier	insn		2441395	0					
ANR	2442282	ShiftExpression	1 << 4		2441395	1		<<			
ANR	2442283	PrimaryExpression	1		2441395	0					
ANR	2442284	PrimaryExpression	4		2441395	1					
ANR	2442285	CompoundStatement		277:37:5139:5139	2441395	1					
ANR	2442286	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	283:20:5278:5310	2441395	0	True				
ANR	2442287	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2441395	0					
ANR	2442288	Callee	tcg_gen_add_i32		2441395	0					
ANR	2442289	Identifier	tcg_gen_add_i32		2441395	0					
ANR	2442290	ArgumentList	addr		2441395	1					
ANR	2442291	Argument	addr		2441395	0					
ANR	2442292	Identifier	addr		2441395	0					
ANR	2442293	Argument	addr		2441395	1					
ANR	2442294	Identifier	addr		2441395	0					
ANR	2442295	Argument	tmp		2441395	2					
ANR	2442296	Identifier	tmp		2441395	0					
ANR	2442297	ExpressionStatement	tcg_temp_free_i32 ( tmp )	285:20:5333:5355	2441395	1	True				
ANR	2442298	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2442299	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442300	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442301	ArgumentList	tmp		2441395	1					
ANR	2442302	Argument	tmp		2441395	0					
ANR	2442303	Identifier	tmp		2441395	0					
ANR	2442304	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	287:20:5378:5402	2441395	2	True				
ANR	2442305	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2442306	Identifier	tmp		2441395	0					
ANR	2442307	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2442308	Callee	tcg_temp_new_i32		2441395	0					
ANR	2442309	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2442310	ArgumentList			2441395	1					
ANR	2442311	ExpressionStatement	"tcg_gen_qemu_ld16u ( tmp , addr , IS_USER ( s ) )"	289:20:5425:5466	2441395	3	True				
ANR	2442312	CallExpression	"tcg_gen_qemu_ld16u ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442313	Callee	tcg_gen_qemu_ld16u		2441395	0					
ANR	2442314	Identifier	tcg_gen_qemu_ld16u		2441395	0					
ANR	2442315	ArgumentList	tmp		2441395	1					
ANR	2442316	Argument	tmp		2441395	0					
ANR	2442317	Identifier	tmp		2441395	0					
ANR	2442318	Argument	addr		2441395	1					
ANR	2442319	Identifier	addr		2441395	0					
ANR	2442320	Argument	IS_USER ( s )		2441395	2					
ANR	2442321	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442322	Callee	IS_USER		2441395	0					
ANR	2442323	Identifier	IS_USER		2441395	0					
ANR	2442324	ArgumentList	s		2441395	1					
ANR	2442325	Argument	s		2441395	0					
ANR	2442326	Identifier	s		2441395	0					
ANR	2442327	ElseStatement	else		2441395	0					
ANR	2442328	CompoundStatement		289:23:5407:5407	2441395	0					
ANR	2442329	ExpressionStatement	tcg_temp_free_i32 ( tmp )	293:20:5525:5547	2441395	0	True				
ANR	2442330	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2442331	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442332	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442333	ArgumentList	tmp		2441395	1					
ANR	2442334	Argument	tmp		2441395	0					
ANR	2442335	Identifier	tmp		2441395	0					
ANR	2442336	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	295:20:5570:5594	2441395	1	True				
ANR	2442337	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2442338	Identifier	tmp		2441395	0					
ANR	2442339	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2442340	Callee	tcg_temp_new_i32		2441395	0					
ANR	2442341	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2442342	ArgumentList			2441395	1					
ANR	2442343	ExpressionStatement	"tcg_gen_qemu_ld8u ( tmp , addr , IS_USER ( s ) )"	297:20:5617:5657	2441395	2	True				
ANR	2442344	CallExpression	"tcg_gen_qemu_ld8u ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442345	Callee	tcg_gen_qemu_ld8u		2441395	0					
ANR	2442346	Identifier	tcg_gen_qemu_ld8u		2441395	0					
ANR	2442347	ArgumentList	tmp		2441395	1					
ANR	2442348	Argument	tmp		2441395	0					
ANR	2442349	Identifier	tmp		2441395	0					
ANR	2442350	Argument	addr		2441395	1					
ANR	2442351	Identifier	addr		2441395	0					
ANR	2442352	Argument	IS_USER ( s )		2441395	2					
ANR	2442353	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442354	Callee	IS_USER		2441395	0					
ANR	2442355	Identifier	IS_USER		2441395	0					
ANR	2442356	ArgumentList	s		2441395	1					
ANR	2442357	Argument	s		2441395	0					
ANR	2442358	Identifier	s		2441395	0					
ANR	2442359	ExpressionStatement	tcg_temp_free_i32 ( addr )	301:16:5695:5718	2441395	4	True				
ANR	2442360	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2442361	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442362	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442363	ArgumentList	addr		2441395	1					
ANR	2442364	Argument	addr		2441395	0					
ANR	2442365	Identifier	addr		2441395	0					
ANR	2442366	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , 1 )"	303:16:5737:5766	2441395	5	True				
ANR	2442367	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , 1 )"		2441395	0					
ANR	2442368	Callee	tcg_gen_shli_i32		2441395	0					
ANR	2442369	Identifier	tcg_gen_shli_i32		2441395	0					
ANR	2442370	ArgumentList	tmp		2441395	1					
ANR	2442371	Argument	tmp		2441395	0					
ANR	2442372	Identifier	tmp		2441395	0					
ANR	2442373	Argument	tmp		2441395	1					
ANR	2442374	Identifier	tmp		2441395	0					
ANR	2442375	Argument	1		2441395	2					
ANR	2442376	PrimaryExpression	1		2441395	0					
ANR	2442377	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , s -> pc )"	305:16:5785:5818	2441395	6	True				
ANR	2442378	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , s -> pc )"		2441395	0					
ANR	2442379	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2442380	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2442381	ArgumentList	tmp		2441395	1					
ANR	2442382	Argument	tmp		2441395	0					
ANR	2442383	Identifier	tmp		2441395	0					
ANR	2442384	Argument	tmp		2441395	1					
ANR	2442385	Identifier	tmp		2441395	0					
ANR	2442386	Argument	s -> pc		2441395	2					
ANR	2442387	PtrMemberAccess	s -> pc		2441395	0					
ANR	2442388	Identifier	s		2441395	0					
ANR	2442389	Identifier	pc		2441395	1					
ANR	2442390	ExpressionStatement	"store_reg ( s , 15 , tmp )"	307:16:5837:5858	2441395	7	True				
ANR	2442391	CallExpression	"store_reg ( s , 15 , tmp )"		2441395	0					
ANR	2442392	Callee	store_reg		2441395	0					
ANR	2442393	Identifier	store_reg		2441395	0					
ANR	2442394	ArgumentList	s		2441395	1					
ANR	2442395	Argument	s		2441395	0					
ANR	2442396	Identifier	s		2441395	0					
ANR	2442397	Argument	15		2441395	1					
ANR	2442398	PrimaryExpression	15		2441395	0					
ANR	2442399	Argument	tmp		2441395	2					
ANR	2442400	Identifier	tmp		2441395	0					
ANR	2442401	ElseStatement	else		2441395	0					
ANR	2442402	CompoundStatement		309:16:5814:5841	2441395	0					
ANR	2442403	IdentifierDeclStatement	int op2 = ( insn >> 6 ) & 0x3 ;	311:16:5899:5926	2441395	0	True				
ANR	2442404	IdentifierDecl	op2 = ( insn >> 6 ) & 0x3		2441395	0					
ANR	2442405	IdentifierDeclType	int		2441395	0					
ANR	2442406	Identifier	op2		2441395	1					
ANR	2442407	AssignmentExpression	op2 = ( insn >> 6 ) & 0x3		2441395	2		=			
ANR	2442408	Identifier	op2		2441395	0					
ANR	2442409	BitAndExpression	( insn >> 6 ) & 0x3		2441395	1		&			
ANR	2442410	ShiftExpression	insn >> 6		2441395	0		>>			
ANR	2442411	Identifier	insn		2441395	0					
ANR	2442412	PrimaryExpression	6		2441395	1					
ANR	2442413	PrimaryExpression	0x3		2441395	1					
ANR	2442414	ExpressionStatement	op = ( insn >> 4 ) & 0x3	313:16:5945:5967	2441395	1	True				
ANR	2442415	AssignmentExpression	op = ( insn >> 4 ) & 0x3		2441395	0		=			
ANR	2442416	Identifier	op		2441395	0					
ANR	2442417	BitAndExpression	( insn >> 4 ) & 0x3		2441395	1		&			
ANR	2442418	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2442419	Identifier	insn		2441395	0					
ANR	2442420	PrimaryExpression	4		2441395	1					
ANR	2442421	PrimaryExpression	0x3		2441395	1					
ANR	2442422	SwitchStatement	switch ( op2 )		2441395	2					
ANR	2442423	Condition	op2	315:24:5994:5996	2441395	0	True				
ANR	2442424	Identifier	op2		2441395	0					
ANR	2442425	CompoundStatement		313:29:5914:5914	2441395	1					
ANR	2442426	Label	case 0 :	317:16:6018:6024	2441395	0	True				
ANR	2442427	GotoStatement	goto illegal_op ;	319:20:6047:6062	2441395	1	True				
ANR	2442428	Identifier	illegal_op		2441395	0					
ANR	2442429	Label	case 1 :	321:16:6081:6087	2441395	2	True				
ANR	2442430	IfStatement	if ( op == 2 )		2441395	3					
ANR	2442431	Condition	op == 2	325:24:6187:6193	2441395	0	True				
ANR	2442432	EqualityExpression	op == 2		2441395	0		==			
ANR	2442433	Identifier	op		2441395	0					
ANR	2442434	PrimaryExpression	2		2441395	1					
ANR	2442435	CompoundStatement		323:33:6111:6111	2441395	1					
ANR	2442436	GotoStatement	goto illegal_op ;	327:24:6223:6238	2441395	0	True				
ANR	2442437	Identifier	illegal_op		2441395	0					
ANR	2442438	ExpressionStatement	ARCH ( 7 )	331:20:6284:6291	2441395	4	True				
ANR	2442439	CallExpression	ARCH ( 7 )		2441395	0					
ANR	2442440	Callee	ARCH		2441395	0					
ANR	2442441	Identifier	ARCH		2441395	0					
ANR	2442442	ArgumentList	7		2441395	1					
ANR	2442443	Argument	7		2441395	0					
ANR	2442444	PrimaryExpression	7		2441395	0					
ANR	2442445	BreakStatement	break ;	333:20:6314:6319	2441395	5	True				
ANR	2442446	Label	case 2 :	335:16:6338:6344	2441395	6	True				
ANR	2442447	IfStatement	if ( op == 3 )		2441395	7					
ANR	2442448	Condition	op == 3	339:24:6425:6431	2441395	0	True				
ANR	2442449	EqualityExpression	op == 3		2441395	0		==			
ANR	2442450	Identifier	op		2441395	0					
ANR	2442451	PrimaryExpression	3		2441395	1					
ANR	2442452	CompoundStatement		337:33:6349:6349	2441395	1					
ANR	2442453	GotoStatement	goto illegal_op ;	341:24:6461:6476	2441395	0	True				
ANR	2442454	Identifier	illegal_op		2441395	0					
ANR	2442455	Label	case 3 :	347:16:6558:6564	2441395	8	True				
ANR	2442456	ExpressionStatement	ARCH ( 8 )	351:20:6651:6658	2441395	9	True				
ANR	2442457	CallExpression	ARCH ( 8 )		2441395	0					
ANR	2442458	Callee	ARCH		2441395	0					
ANR	2442459	Identifier	ARCH		2441395	0					
ANR	2442460	ArgumentList	8		2441395	1					
ANR	2442461	Argument	8		2441395	0					
ANR	2442462	PrimaryExpression	8		2441395	0					
ANR	2442463	BreakStatement	break ;	353:20:6681:6686	2441395	10	True				
ANR	2442464	ExpressionStatement	addr = tcg_temp_local_new_i32 ( )	357:16:6724:6755	2441395	3	True				
ANR	2442465	AssignmentExpression	addr = tcg_temp_local_new_i32 ( )		2441395	0		=			
ANR	2442466	Identifier	addr		2441395	0					
ANR	2442467	CallExpression	tcg_temp_local_new_i32 ( )		2441395	1					
ANR	2442468	Callee	tcg_temp_local_new_i32		2441395	0					
ANR	2442469	Identifier	tcg_temp_local_new_i32		2441395	0					
ANR	2442470	ArgumentList			2441395	1					
ANR	2442471	ExpressionStatement	"load_reg_var ( s , addr , rn )"	359:16:6774:6799	2441395	4	True				
ANR	2442472	CallExpression	"load_reg_var ( s , addr , rn )"		2441395	0					
ANR	2442473	Callee	load_reg_var		2441395	0					
ANR	2442474	Identifier	load_reg_var		2441395	0					
ANR	2442475	ArgumentList	s		2441395	1					
ANR	2442476	Argument	s		2441395	0					
ANR	2442477	Identifier	s		2441395	0					
ANR	2442478	Argument	addr		2441395	1					
ANR	2442479	Identifier	addr		2441395	0					
ANR	2442480	Argument	rn		2441395	2					
ANR	2442481	Identifier	rn		2441395	0					
ANR	2442482	IfStatement	if ( ! ( op2 & 1 ) )		2441395	5					
ANR	2442483	Condition	! ( op2 & 1 )	361:20:6822:6831	2441395	0	True				
ANR	2442484	UnaryOperationExpression	! ( op2 & 1 )		2441395	0					
ANR	2442485	UnaryOperator	!		2441395	0					
ANR	2442486	BitAndExpression	op2 & 1		2441395	1		&			
ANR	2442487	Identifier	op2		2441395	0					
ANR	2442488	PrimaryExpression	1		2441395	1					
ANR	2442489	CompoundStatement		359:32:6749:6749	2441395	1					
ANR	2442490	IfStatement	if ( insn & ( 1 << 20 ) )		2441395	0					
ANR	2442491	Condition	insn & ( 1 << 20 )	363:24:6861:6876	2441395	0	True				
ANR	2442492	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2442493	Identifier	insn		2441395	0					
ANR	2442494	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2442495	PrimaryExpression	1		2441395	0					
ANR	2442496	PrimaryExpression	20		2441395	1					
ANR	2442497	CompoundStatement		361:42:6794:6794	2441395	1					
ANR	2442498	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	365:24:6906:6930	2441395	0	True				
ANR	2442499	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2442500	Identifier	tmp		2441395	0					
ANR	2442501	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2442502	Callee	tcg_temp_new_i32		2441395	0					
ANR	2442503	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2442504	ArgumentList			2441395	1					
ANR	2442505	SwitchStatement	switch ( op )		2441395	1					
ANR	2442506	Condition	op	367:32:6965:6966	2441395	0	True				
ANR	2442507	Identifier	op		2441395	0					
ANR	2442508	CompoundStatement		365:36:6884:6884	2441395	1					
ANR	2442509	Label	case 0 :	369:24:6996:7002	2441395	0	True				
ANR	2442510	ExpressionStatement	"tcg_gen_qemu_ld8u ( tmp , addr , IS_USER ( s ) )"	371:28:7044:7084	2441395	1	True				
ANR	2442511	CallExpression	"tcg_gen_qemu_ld8u ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442512	Callee	tcg_gen_qemu_ld8u		2441395	0					
ANR	2442513	Identifier	tcg_gen_qemu_ld8u		2441395	0					
ANR	2442514	ArgumentList	tmp		2441395	1					
ANR	2442515	Argument	tmp		2441395	0					
ANR	2442516	Identifier	tmp		2441395	0					
ANR	2442517	Argument	addr		2441395	1					
ANR	2442518	Identifier	addr		2441395	0					
ANR	2442519	Argument	IS_USER ( s )		2441395	2					
ANR	2442520	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442521	Callee	IS_USER		2441395	0					
ANR	2442522	Identifier	IS_USER		2441395	0					
ANR	2442523	ArgumentList	s		2441395	1					
ANR	2442524	Argument	s		2441395	0					
ANR	2442525	Identifier	s		2441395	0					
ANR	2442526	BreakStatement	break ;	373:28:7115:7120	2441395	2	True				
ANR	2442527	Label	case 1 :	375:24:7147:7153	2441395	3	True				
ANR	2442528	ExpressionStatement	"tcg_gen_qemu_ld16u ( tmp , addr , IS_USER ( s ) )"	377:28:7195:7236	2441395	4	True				
ANR	2442529	CallExpression	"tcg_gen_qemu_ld16u ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442530	Callee	tcg_gen_qemu_ld16u		2441395	0					
ANR	2442531	Identifier	tcg_gen_qemu_ld16u		2441395	0					
ANR	2442532	ArgumentList	tmp		2441395	1					
ANR	2442533	Argument	tmp		2441395	0					
ANR	2442534	Identifier	tmp		2441395	0					
ANR	2442535	Argument	addr		2441395	1					
ANR	2442536	Identifier	addr		2441395	0					
ANR	2442537	Argument	IS_USER ( s )		2441395	2					
ANR	2442538	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442539	Callee	IS_USER		2441395	0					
ANR	2442540	Identifier	IS_USER		2441395	0					
ANR	2442541	ArgumentList	s		2441395	1					
ANR	2442542	Argument	s		2441395	0					
ANR	2442543	Identifier	s		2441395	0					
ANR	2442544	BreakStatement	break ;	379:28:7267:7272	2441395	5	True				
ANR	2442545	Label	case 2 :	381:24:7299:7305	2441395	6	True				
ANR	2442546	ExpressionStatement	"tcg_gen_qemu_ld32u ( tmp , addr , IS_USER ( s ) )"	383:28:7346:7387	2441395	7	True				
ANR	2442547	CallExpression	"tcg_gen_qemu_ld32u ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442548	Callee	tcg_gen_qemu_ld32u		2441395	0					
ANR	2442549	Identifier	tcg_gen_qemu_ld32u		2441395	0					
ANR	2442550	ArgumentList	tmp		2441395	1					
ANR	2442551	Argument	tmp		2441395	0					
ANR	2442552	Identifier	tmp		2441395	0					
ANR	2442553	Argument	addr		2441395	1					
ANR	2442554	Identifier	addr		2441395	0					
ANR	2442555	Argument	IS_USER ( s )		2441395	2					
ANR	2442556	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442557	Callee	IS_USER		2441395	0					
ANR	2442558	Identifier	IS_USER		2441395	0					
ANR	2442559	ArgumentList	s		2441395	1					
ANR	2442560	Argument	s		2441395	0					
ANR	2442561	Identifier	s		2441395	0					
ANR	2442562	BreakStatement	break ;	385:28:7418:7423	2441395	8	True				
ANR	2442563	Label	default :	387:24:7450:7457	2441395	9	True				
ANR	2442564	Identifier	default		2441395	0					
ANR	2442565	ExpressionStatement	abort ( )	389:28:7488:7495	2441395	10	True				
ANR	2442566	CallExpression	abort ( )		2441395	0					
ANR	2442567	Callee	abort		2441395	0					
ANR	2442568	Identifier	abort		2441395	0					
ANR	2442569	ArgumentList			2441395	1					
ANR	2442570	ExpressionStatement	"store_reg ( s , rs , tmp )"	393:24:7549:7570	2441395	2	True				
ANR	2442571	CallExpression	"store_reg ( s , rs , tmp )"		2441395	0					
ANR	2442572	Callee	store_reg		2441395	0					
ANR	2442573	Identifier	store_reg		2441395	0					
ANR	2442574	ArgumentList	s		2441395	1					
ANR	2442575	Argument	s		2441395	0					
ANR	2442576	Identifier	s		2441395	0					
ANR	2442577	Argument	rs		2441395	1					
ANR	2442578	Identifier	rs		2441395	0					
ANR	2442579	Argument	tmp		2441395	2					
ANR	2442580	Identifier	tmp		2441395	0					
ANR	2442581	ElseStatement	else		2441395	0					
ANR	2442582	CompoundStatement		393:27:7515:7515	2441395	0					
ANR	2442583	ExpressionStatement	"tmp = load_reg ( s , rs )"	397:24:7627:7648	2441395	0	True				
ANR	2442584	AssignmentExpression	"tmp = load_reg ( s , rs )"		2441395	0		=			
ANR	2442585	Identifier	tmp		2441395	0					
ANR	2442586	CallExpression	"load_reg ( s , rs )"		2441395	1					
ANR	2442587	Callee	load_reg		2441395	0					
ANR	2442588	Identifier	load_reg		2441395	0					
ANR	2442589	ArgumentList	s		2441395	1					
ANR	2442590	Argument	s		2441395	0					
ANR	2442591	Identifier	s		2441395	0					
ANR	2442592	Argument	rs		2441395	1					
ANR	2442593	Identifier	rs		2441395	0					
ANR	2442594	SwitchStatement	switch ( op )		2441395	1					
ANR	2442595	Condition	op	399:32:7683:7684	2441395	0	True				
ANR	2442596	Identifier	op		2441395	0					
ANR	2442597	CompoundStatement		397:36:7602:7602	2441395	1					
ANR	2442598	Label	case 0 :	401:24:7714:7720	2441395	0	True				
ANR	2442599	ExpressionStatement	"tcg_gen_qemu_st8 ( tmp , addr , IS_USER ( s ) )"	403:28:7762:7801	2441395	1	True				
ANR	2442600	CallExpression	"tcg_gen_qemu_st8 ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442601	Callee	tcg_gen_qemu_st8		2441395	0					
ANR	2442602	Identifier	tcg_gen_qemu_st8		2441395	0					
ANR	2442603	ArgumentList	tmp		2441395	1					
ANR	2442604	Argument	tmp		2441395	0					
ANR	2442605	Identifier	tmp		2441395	0					
ANR	2442606	Argument	addr		2441395	1					
ANR	2442607	Identifier	addr		2441395	0					
ANR	2442608	Argument	IS_USER ( s )		2441395	2					
ANR	2442609	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442610	Callee	IS_USER		2441395	0					
ANR	2442611	Identifier	IS_USER		2441395	0					
ANR	2442612	ArgumentList	s		2441395	1					
ANR	2442613	Argument	s		2441395	0					
ANR	2442614	Identifier	s		2441395	0					
ANR	2442615	BreakStatement	break ;	405:28:7832:7837	2441395	2	True				
ANR	2442616	Label	case 1 :	407:24:7864:7870	2441395	3	True				
ANR	2442617	ExpressionStatement	"tcg_gen_qemu_st16 ( tmp , addr , IS_USER ( s ) )"	409:28:7912:7952	2441395	4	True				
ANR	2442618	CallExpression	"tcg_gen_qemu_st16 ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442619	Callee	tcg_gen_qemu_st16		2441395	0					
ANR	2442620	Identifier	tcg_gen_qemu_st16		2441395	0					
ANR	2442621	ArgumentList	tmp		2441395	1					
ANR	2442622	Argument	tmp		2441395	0					
ANR	2442623	Identifier	tmp		2441395	0					
ANR	2442624	Argument	addr		2441395	1					
ANR	2442625	Identifier	addr		2441395	0					
ANR	2442626	Argument	IS_USER ( s )		2441395	2					
ANR	2442627	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442628	Callee	IS_USER		2441395	0					
ANR	2442629	Identifier	IS_USER		2441395	0					
ANR	2442630	ArgumentList	s		2441395	1					
ANR	2442631	Argument	s		2441395	0					
ANR	2442632	Identifier	s		2441395	0					
ANR	2442633	BreakStatement	break ;	411:28:7983:7988	2441395	5	True				
ANR	2442634	Label	case 2 :	413:24:8015:8021	2441395	6	True				
ANR	2442635	ExpressionStatement	"tcg_gen_qemu_st32 ( tmp , addr , IS_USER ( s ) )"	415:28:8062:8102	2441395	7	True				
ANR	2442636	CallExpression	"tcg_gen_qemu_st32 ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2442637	Callee	tcg_gen_qemu_st32		2441395	0					
ANR	2442638	Identifier	tcg_gen_qemu_st32		2441395	0					
ANR	2442639	ArgumentList	tmp		2441395	1					
ANR	2442640	Argument	tmp		2441395	0					
ANR	2442641	Identifier	tmp		2441395	0					
ANR	2442642	Argument	addr		2441395	1					
ANR	2442643	Identifier	addr		2441395	0					
ANR	2442644	Argument	IS_USER ( s )		2441395	2					
ANR	2442645	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442646	Callee	IS_USER		2441395	0					
ANR	2442647	Identifier	IS_USER		2441395	0					
ANR	2442648	ArgumentList	s		2441395	1					
ANR	2442649	Argument	s		2441395	0					
ANR	2442650	Identifier	s		2441395	0					
ANR	2442651	BreakStatement	break ;	417:28:8133:8138	2441395	8	True				
ANR	2442652	Label	default :	419:24:8165:8172	2441395	9	True				
ANR	2442653	Identifier	default		2441395	0					
ANR	2442654	ExpressionStatement	abort ( )	421:28:8203:8210	2441395	10	True				
ANR	2442655	CallExpression	abort ( )		2441395	0					
ANR	2442656	Callee	abort		2441395	0					
ANR	2442657	Identifier	abort		2441395	0					
ANR	2442658	ArgumentList			2441395	1					
ANR	2442659	ExpressionStatement	tcg_temp_free_i32 ( tmp )	425:24:8264:8286	2441395	2	True				
ANR	2442660	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2442661	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442662	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442663	ArgumentList	tmp		2441395	1					
ANR	2442664	Argument	tmp		2441395	0					
ANR	2442665	Identifier	tmp		2441395	0					
ANR	2442666	ElseStatement	else		2441395	0					
ANR	2442667	IfStatement	if ( insn & ( 1 << 20 ) )		2441395	0					
ANR	2442668	Condition	insn & ( 1 << 20 )	429:27:8339:8354	2441395	0	True				
ANR	2442669	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2442670	Identifier	insn		2441395	0					
ANR	2442671	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2442672	PrimaryExpression	1		2441395	0					
ANR	2442673	PrimaryExpression	20		2441395	1					
ANR	2442674	CompoundStatement		427:45:8272:8272	2441395	1					
ANR	2442675	ExpressionStatement	"gen_load_exclusive ( s , rs , rd , addr , op )"	431:20:8380:8419	2441395	0	True				
ANR	2442676	CallExpression	"gen_load_exclusive ( s , rs , rd , addr , op )"		2441395	0					
ANR	2442677	Callee	gen_load_exclusive		2441395	0					
ANR	2442678	Identifier	gen_load_exclusive		2441395	0					
ANR	2442679	ArgumentList	s		2441395	1					
ANR	2442680	Argument	s		2441395	0					
ANR	2442681	Identifier	s		2441395	0					
ANR	2442682	Argument	rs		2441395	1					
ANR	2442683	Identifier	rs		2441395	0					
ANR	2442684	Argument	rd		2441395	2					
ANR	2442685	Identifier	rd		2441395	0					
ANR	2442686	Argument	addr		2441395	3					
ANR	2442687	Identifier	addr		2441395	0					
ANR	2442688	Argument	op		2441395	4					
ANR	2442689	Identifier	op		2441395	0					
ANR	2442690	ElseStatement	else		2441395	0					
ANR	2442691	CompoundStatement		431:23:8360:8360	2441395	0					
ANR	2442692	ExpressionStatement	"gen_store_exclusive ( s , rm , rs , rd , addr , op )"	435:20:8468:8512	2441395	0	True				
ANR	2442693	CallExpression	"gen_store_exclusive ( s , rm , rs , rd , addr , op )"		2441395	0					
ANR	2442694	Callee	gen_store_exclusive		2441395	0					
ANR	2442695	Identifier	gen_store_exclusive		2441395	0					
ANR	2442696	ArgumentList	s		2441395	1					
ANR	2442697	Argument	s		2441395	0					
ANR	2442698	Identifier	s		2441395	0					
ANR	2442699	Argument	rm		2441395	1					
ANR	2442700	Identifier	rm		2441395	0					
ANR	2442701	Argument	rs		2441395	2					
ANR	2442702	Identifier	rs		2441395	0					
ANR	2442703	Argument	rd		2441395	3					
ANR	2442704	Identifier	rd		2441395	0					
ANR	2442705	Argument	addr		2441395	4					
ANR	2442706	Identifier	addr		2441395	0					
ANR	2442707	Argument	op		2441395	5					
ANR	2442708	Identifier	op		2441395	0					
ANR	2442709	ExpressionStatement	tcg_temp_free_i32 ( addr )	439:16:8550:8573	2441395	6	True				
ANR	2442710	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2442711	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442712	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442713	ArgumentList	addr		2441395	1					
ANR	2442714	Argument	addr		2441395	0					
ANR	2442715	Identifier	addr		2441395	0					
ANR	2442716	ElseStatement	else		2441395	0					
ANR	2442717	CompoundStatement		441:15:8521:8521	2441395	0					
ANR	2442718	IfStatement	if ( ( ( insn >> 23 ) & 1 ) == ( ( insn >> 24 ) & 1 ) )		2441395	0					
ANR	2442719	Condition	( ( insn >> 23 ) & 1 ) == ( ( insn >> 24 ) & 1 )	447:16:8676:8715	2441395	0	True				
ANR	2442720	EqualityExpression	( ( insn >> 23 ) & 1 ) == ( ( insn >> 24 ) & 1 )		2441395	0		==			
ANR	2442721	BitAndExpression	( insn >> 23 ) & 1		2441395	0		&			
ANR	2442722	ShiftExpression	insn >> 23		2441395	0		>>			
ANR	2442723	Identifier	insn		2441395	0					
ANR	2442724	PrimaryExpression	23		2441395	1					
ANR	2442725	PrimaryExpression	1		2441395	1					
ANR	2442726	BitAndExpression	( insn >> 24 ) & 1		2441395	1		&			
ANR	2442727	ShiftExpression	insn >> 24		2441395	0		>>			
ANR	2442728	Identifier	insn		2441395	0					
ANR	2442729	PrimaryExpression	24		2441395	1					
ANR	2442730	PrimaryExpression	1		2441395	1					
ANR	2442731	CompoundStatement		445:58:8633:8633	2441395	1					
ANR	2442732	IfStatement	if ( IS_USER ( s ) || IS_M ( env ) )		2441395	0					
ANR	2442733	Condition	IS_USER ( s ) || IS_M ( env )	451:20:8817:8839	2441395	0	True				
ANR	2442734	OrExpression	IS_USER ( s ) || IS_M ( env )		2441395	0		||			
ANR	2442735	CallExpression	IS_USER ( s )		2441395	0					
ANR	2442736	Callee	IS_USER		2441395	0					
ANR	2442737	Identifier	IS_USER		2441395	0					
ANR	2442738	ArgumentList	s		2441395	1					
ANR	2442739	Argument	s		2441395	0					
ANR	2442740	Identifier	s		2441395	0					
ANR	2442741	CallExpression	IS_M ( env )		2441395	1					
ANR	2442742	Callee	IS_M		2441395	0					
ANR	2442743	Identifier	IS_M		2441395	0					
ANR	2442744	ArgumentList	env		2441395	1					
ANR	2442745	Argument	env		2441395	0					
ANR	2442746	Identifier	env		2441395	0					
ANR	2442747	CompoundStatement		449:45:8757:8757	2441395	1					
ANR	2442748	GotoStatement	goto illegal_op ;	453:20:8865:8880	2441395	0	True				
ANR	2442749	Identifier	illegal_op		2441395	0					
ANR	2442750	IfStatement	if ( insn & ( 1 << 20 ) )		2441395	1					
ANR	2442751	Condition	insn & ( 1 << 20 )	457:20:8922:8937	2441395	0	True				
ANR	2442752	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2442753	Identifier	insn		2441395	0					
ANR	2442754	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2442755	PrimaryExpression	1		2441395	0					
ANR	2442756	PrimaryExpression	20		2441395	1					
ANR	2442757	CompoundStatement		455:38:8855:8855	2441395	1					
ANR	2442758	ExpressionStatement	"addr = load_reg ( s , rn )"	461:20:8994:9016	2441395	0	True				
ANR	2442759	AssignmentExpression	"addr = load_reg ( s , rn )"		2441395	0		=			
ANR	2442760	Identifier	addr		2441395	0					
ANR	2442761	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2442762	Callee	load_reg		2441395	0					
ANR	2442763	Identifier	load_reg		2441395	0					
ANR	2442764	ArgumentList	s		2441395	1					
ANR	2442765	Argument	s		2441395	0					
ANR	2442766	Identifier	s		2441395	0					
ANR	2442767	Argument	rn		2441395	1					
ANR	2442768	Identifier	rn		2441395	0					
ANR	2442769	IfStatement	if ( ( insn & ( 1 << 24 ) ) == 0 )		2441395	1					
ANR	2442770	Condition	( insn & ( 1 << 24 ) ) == 0	463:24:9043:9065	2441395	0	True				
ANR	2442771	EqualityExpression	( insn & ( 1 << 24 ) ) == 0		2441395	0		==			
ANR	2442772	BitAndExpression	insn & ( 1 << 24 )		2441395	0		&			
ANR	2442773	Identifier	insn		2441395	0					
ANR	2442774	ShiftExpression	1 << 24		2441395	1		<<			
ANR	2442775	PrimaryExpression	1		2441395	0					
ANR	2442776	PrimaryExpression	24		2441395	1					
ANR	2442777	PrimaryExpression	0		2441395	1					
ANR	2442778	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 8 )"	465:24:9093:9125	2441395	1	True				
ANR	2442779	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 8 )"		2441395	0					
ANR	2442780	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2442781	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2442782	ArgumentList	addr		2441395	1					
ANR	2442783	Argument	addr		2441395	0					
ANR	2442784	Identifier	addr		2441395	0					
ANR	2442785	Argument	addr		2441395	1					
ANR	2442786	Identifier	addr		2441395	0					
ANR	2442787	Argument	- 8		2441395	2					
ANR	2442788	UnaryOperationExpression	- 8		2441395	0					
ANR	2442789	UnaryOperator	-		2441395	0					
ANR	2442790	PrimaryExpression	8		2441395	1					
ANR	2442791	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	469:20:9213:9237	2441395	2	True				
ANR	2442792	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2442793	Identifier	tmp		2441395	0					
ANR	2442794	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2442795	Callee	tcg_temp_new_i32		2441395	0					
ANR	2442796	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2442797	ArgumentList			2441395	1					
ANR	2442798	ExpressionStatement	"tcg_gen_qemu_ld32u ( tmp , addr , 0 )"	471:20:9260:9292	2441395	3	True				
ANR	2442799	CallExpression	"tcg_gen_qemu_ld32u ( tmp , addr , 0 )"		2441395	0					
ANR	2442800	Callee	tcg_gen_qemu_ld32u		2441395	0					
ANR	2442801	Identifier	tcg_gen_qemu_ld32u		2441395	0					
ANR	2442802	ArgumentList	tmp		2441395	1					
ANR	2442803	Argument	tmp		2441395	0					
ANR	2442804	Identifier	tmp		2441395	0					
ANR	2442805	Argument	addr		2441395	1					
ANR	2442806	Identifier	addr		2441395	0					
ANR	2442807	Argument	0		2441395	2					
ANR	2442808	PrimaryExpression	0		2441395	0					
ANR	2442809	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	473:20:9315:9346	2441395	4	True				
ANR	2442810	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2441395	0					
ANR	2442811	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2442812	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2442813	ArgumentList	addr		2441395	1					
ANR	2442814	Argument	addr		2441395	0					
ANR	2442815	Identifier	addr		2441395	0					
ANR	2442816	Argument	addr		2441395	1					
ANR	2442817	Identifier	addr		2441395	0					
ANR	2442818	Argument	4		2441395	2					
ANR	2442819	PrimaryExpression	4		2441395	0					
ANR	2442820	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	475:20:9369:9394	2441395	5	True				
ANR	2442821	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2442822	Identifier	tmp2		2441395	0					
ANR	2442823	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2442824	Callee	tcg_temp_new_i32		2441395	0					
ANR	2442825	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2442826	ArgumentList			2441395	1					
ANR	2442827	ExpressionStatement	"tcg_gen_qemu_ld32u ( tmp2 , addr , 0 )"	477:20:9417:9450	2441395	6	True				
ANR	2442828	CallExpression	"tcg_gen_qemu_ld32u ( tmp2 , addr , 0 )"		2441395	0					
ANR	2442829	Callee	tcg_gen_qemu_ld32u		2441395	0					
ANR	2442830	Identifier	tcg_gen_qemu_ld32u		2441395	0					
ANR	2442831	ArgumentList	tmp2		2441395	1					
ANR	2442832	Argument	tmp2		2441395	0					
ANR	2442833	Identifier	tmp2		2441395	0					
ANR	2442834	Argument	addr		2441395	1					
ANR	2442835	Identifier	addr		2441395	0					
ANR	2442836	Argument	0		2441395	2					
ANR	2442837	PrimaryExpression	0		2441395	0					
ANR	2442838	IfStatement	if ( insn & ( 1 << 21 ) )		2441395	7					
ANR	2442839	Condition	insn & ( 1 << 21 )	479:24:9477:9492	2441395	0	True				
ANR	2442840	BitAndExpression	insn & ( 1 << 21 )		2441395	0		&			
ANR	2442841	Identifier	insn		2441395	0					
ANR	2442842	ShiftExpression	1 << 21		2441395	1		<<			
ANR	2442843	PrimaryExpression	1		2441395	0					
ANR	2442844	PrimaryExpression	21		2441395	1					
ANR	2442845	CompoundStatement		477:42:9410:9410	2441395	1					
ANR	2442846	IfStatement	if ( insn & ( 1 << 24 ) )		2441395	0					
ANR	2442847	Condition	insn & ( 1 << 24 )	483:28:9574:9589	2441395	0	True				
ANR	2442848	BitAndExpression	insn & ( 1 << 24 )		2441395	0		&			
ANR	2442849	Identifier	insn		2441395	0					
ANR	2442850	ShiftExpression	1 << 24		2441395	1		<<			
ANR	2442851	PrimaryExpression	1		2441395	0					
ANR	2442852	PrimaryExpression	24		2441395	1					
ANR	2442853	CompoundStatement		481:46:9507:9507	2441395	1					
ANR	2442854	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	485:28:9623:9654	2441395	0	True				
ANR	2442855	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2441395	0					
ANR	2442856	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2442857	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2442858	ArgumentList	addr		2441395	1					
ANR	2442859	Argument	addr		2441395	0					
ANR	2442860	Identifier	addr		2441395	0					
ANR	2442861	Argument	addr		2441395	1					
ANR	2442862	Identifier	addr		2441395	0					
ANR	2442863	Argument	4		2441395	2					
ANR	2442864	PrimaryExpression	4		2441395	0					
ANR	2442865	ElseStatement	else		2441395	0					
ANR	2442866	CompoundStatement		485:31:9603:9603	2441395	0					
ANR	2442867	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - 4 )"	489:28:9719:9751	2441395	0	True				
ANR	2442868	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - 4 )"		2441395	0					
ANR	2442869	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2442870	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2442871	ArgumentList	addr		2441395	1					
ANR	2442872	Argument	addr		2441395	0					
ANR	2442873	Identifier	addr		2441395	0					
ANR	2442874	Argument	addr		2441395	1					
ANR	2442875	Identifier	addr		2441395	0					
ANR	2442876	Argument	- 4		2441395	2					
ANR	2442877	UnaryOperationExpression	- 4		2441395	0					
ANR	2442878	UnaryOperator	-		2441395	0					
ANR	2442879	PrimaryExpression	4		2441395	1					
ANR	2442880	ExpressionStatement	"store_reg ( s , rn , addr )"	493:24:9805:9827	2441395	1	True				
ANR	2442881	CallExpression	"store_reg ( s , rn , addr )"		2441395	0					
ANR	2442882	Callee	store_reg		2441395	0					
ANR	2442883	Identifier	store_reg		2441395	0					
ANR	2442884	ArgumentList	s		2441395	1					
ANR	2442885	Argument	s		2441395	0					
ANR	2442886	Identifier	s		2441395	0					
ANR	2442887	Argument	rn		2441395	1					
ANR	2442888	Identifier	rn		2441395	0					
ANR	2442889	Argument	addr		2441395	2					
ANR	2442890	Identifier	addr		2441395	0					
ANR	2442891	ElseStatement	else		2441395	0					
ANR	2442892	CompoundStatement		493:27:9772:9772	2441395	0					
ANR	2442893	ExpressionStatement	tcg_temp_free_i32 ( addr )	497:24:9884:9907	2441395	0	True				
ANR	2442894	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2442895	Callee	tcg_temp_free_i32		2441395	0					
ANR	2442896	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2442897	ArgumentList	addr		2441395	1					
ANR	2442898	Argument	addr		2441395	0					
ANR	2442899	Identifier	addr		2441395	0					
ANR	2442900	ExpressionStatement	"gen_rfe ( s , tmp , tmp2 )"	501:20:9953:9974	2441395	8	True				
ANR	2442901	CallExpression	"gen_rfe ( s , tmp , tmp2 )"		2441395	0					
ANR	2442902	Callee	gen_rfe		2441395	0					
ANR	2442903	Identifier	gen_rfe		2441395	0					
ANR	2442904	ArgumentList	s		2441395	1					
ANR	2442905	Argument	s		2441395	0					
ANR	2442906	Identifier	s		2441395	0					
ANR	2442907	Argument	tmp		2441395	1					
ANR	2442908	Identifier	tmp		2441395	0					
ANR	2442909	Argument	tmp2		2441395	2					
ANR	2442910	Identifier	tmp2		2441395	0					
ANR	2442911	ElseStatement	else		2441395	0					
ANR	2442912	CompoundStatement		501:23:9915:9915	2441395	0					
ANR	2442913	ExpressionStatement	"gen_srs ( s , ( insn & 0x1f ) , ( insn & ( 1 << 24 ) ) ? 1 : 2 , insn & ( 1 << 21 ) )"	507:20:10054:10154	2441395	0	True				
ANR	2442914	CallExpression	"gen_srs ( s , ( insn & 0x1f ) , ( insn & ( 1 << 24 ) ) ? 1 : 2 , insn & ( 1 << 21 ) )"		2441395	0					
ANR	2442915	Callee	gen_srs		2441395	0					
ANR	2442916	Identifier	gen_srs		2441395	0					
ANR	2442917	ArgumentList	s		2441395	1					
ANR	2442918	Argument	s		2441395	0					
ANR	2442919	Identifier	s		2441395	0					
ANR	2442920	Argument	insn & 0x1f		2441395	1					
ANR	2442921	BitAndExpression	insn & 0x1f		2441395	0		&			
ANR	2442922	Identifier	insn		2441395	0					
ANR	2442923	PrimaryExpression	0x1f		2441395	1					
ANR	2442924	Argument	( insn & ( 1 << 24 ) ) ? 1 : 2		2441395	2					
ANR	2442925	ConditionalExpression	( insn & ( 1 << 24 ) ) ? 1 : 2		2441395	0					
ANR	2442926	Condition	insn & ( 1 << 24 )		2441395	0					
ANR	2442927	BitAndExpression	insn & ( 1 << 24 )		2441395	0		&			
ANR	2442928	Identifier	insn		2441395	0					
ANR	2442929	ShiftExpression	1 << 24		2441395	1		<<			
ANR	2442930	PrimaryExpression	1		2441395	0					
ANR	2442931	PrimaryExpression	24		2441395	1					
ANR	2442932	PrimaryExpression	1		2441395	1					
ANR	2442933	PrimaryExpression	2		2441395	2					
ANR	2442934	Argument	insn & ( 1 << 21 )		2441395	3					
ANR	2442935	BitAndExpression	insn & ( 1 << 21 )		2441395	0		&			
ANR	2442936	Identifier	insn		2441395	0					
ANR	2442937	ShiftExpression	1 << 21		2441395	1		<<			
ANR	2442938	PrimaryExpression	1		2441395	0					
ANR	2442939	PrimaryExpression	21		2441395	1					
ANR	2442940	ElseStatement	else		2441395	0					
ANR	2442941	CompoundStatement		515:16:10170:10189	2441395	0					
ANR	2442942	IdentifierDeclStatement	"int i , loaded_base = 0 ;"	515:16:10214:10236	2441395	0	True				
ANR	2442943	IdentifierDecl	i		2441395	0					
ANR	2442944	IdentifierDeclType	int		2441395	0					
ANR	2442945	Identifier	i		2441395	1					
ANR	2442946	IdentifierDecl	loaded_base = 0		2441395	1					
ANR	2442947	IdentifierDeclType	int		2441395	0					
ANR	2442948	Identifier	loaded_base		2441395	1					
ANR	2442949	AssignmentExpression	loaded_base = 0		2441395	2		=			
ANR	2442950	Identifier	loaded_base		2441395	0					
ANR	2442951	PrimaryExpression	0		2441395	1					
ANR	2442952	IdentifierDeclStatement	TCGv_i32 loaded_var ;	517:16:10255:10274	2441395	1	True				
ANR	2442953	IdentifierDecl	loaded_var		2441395	0					
ANR	2442954	IdentifierDeclType	TCGv_i32		2441395	0					
ANR	2442955	Identifier	loaded_var		2441395	1					
ANR	2442956	ExpressionStatement	"addr = load_reg ( s , rn )"	521:16:10338:10360	2441395	2	True				
ANR	2442957	AssignmentExpression	"addr = load_reg ( s , rn )"		2441395	0		=			
ANR	2442958	Identifier	addr		2441395	0					
ANR	2442959	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2442960	Callee	load_reg		2441395	0					
ANR	2442961	Identifier	load_reg		2441395	0					
ANR	2442962	ArgumentList	s		2441395	1					
ANR	2442963	Argument	s		2441395	0					
ANR	2442964	Identifier	s		2441395	0					
ANR	2442965	Argument	rn		2441395	1					
ANR	2442966	Identifier	rn		2441395	0					
ANR	2442967	ExpressionStatement	offset = 0	523:16:10379:10389	2441395	3	True				
ANR	2442968	AssignmentExpression	offset = 0		2441395	0		=			
ANR	2442969	Identifier	offset		2441395	0					
ANR	2442970	PrimaryExpression	0		2441395	1					
ANR	2442971	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2441395	4					
ANR	2442972	ForInit	i = 0 ;	525:21:10413:10418	2441395	0	True				
ANR	2442973	AssignmentExpression	i = 0		2441395	0		=			
ANR	2442974	Identifier	i		2441395	0					
ANR	2442975	PrimaryExpression	0		2441395	1					
ANR	2442976	Condition	i < 16	525:28:10420:10425	2441395	1	True				
ANR	2442977	RelationalExpression	i < 16		2441395	0		<			
ANR	2442978	Identifier	i		2441395	0					
ANR	2442979	PrimaryExpression	16		2441395	1					
ANR	2442980	PostIncDecOperationExpression	i ++	525:36:10428:10430	2441395	2	True				
ANR	2442981	Identifier	i		2441395	0					
ANR	2442982	IncDec	++		2441395	1					
ANR	2442983	CompoundStatement		523:41:10348:10348	2441395	3					
ANR	2442984	IfStatement	if ( insn & ( 1 << i ) )		2441395	0					
ANR	2442985	Condition	insn & ( 1 << i )	527:24:10460:10474	2441395	0	True				
ANR	2442986	BitAndExpression	insn & ( 1 << i )		2441395	0		&			
ANR	2442987	Identifier	insn		2441395	0					
ANR	2442988	ShiftExpression	1 << i		2441395	1		<<			
ANR	2442989	PrimaryExpression	1		2441395	0					
ANR	2442990	Identifier	i		2441395	1					
ANR	2442991	ExpressionStatement	offset += 4	529:24:10502:10513	2441395	1	True				
ANR	2442992	AssignmentExpression	offset += 4		2441395	0		+=			
ANR	2442993	Identifier	offset		2441395	0					
ANR	2442994	PrimaryExpression	4		2441395	1					
ANR	2442995	IfStatement	if ( insn & ( 1 << 24 ) )		2441395	5					
ANR	2442996	Condition	insn & ( 1 << 24 )	533:20:10555:10570	2441395	0	True				
ANR	2442997	BitAndExpression	insn & ( 1 << 24 )		2441395	0		&			
ANR	2442998	Identifier	insn		2441395	0					
ANR	2442999	ShiftExpression	1 << 24		2441395	1		<<			
ANR	2443000	PrimaryExpression	1		2441395	0					
ANR	2443001	PrimaryExpression	24		2441395	1					
ANR	2443002	CompoundStatement		531:38:10488:10488	2441395	1					
ANR	2443003	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	535:20:10596:10633	2441395	0	True				
ANR	2443004	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2441395	0					
ANR	2443005	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2443006	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2443007	ArgumentList	addr		2441395	1					
ANR	2443008	Argument	addr		2441395	0					
ANR	2443009	Identifier	addr		2441395	0					
ANR	2443010	Argument	addr		2441395	1					
ANR	2443011	Identifier	addr		2441395	0					
ANR	2443012	Argument	- offset		2441395	2					
ANR	2443013	UnaryOperationExpression	- offset		2441395	0					
ANR	2443014	UnaryOperator	-		2441395	0					
ANR	2443015	Identifier	offset		2441395	1					
ANR	2443016	ExpressionStatement	TCGV_UNUSED_I32 ( loaded_var )	541:16:10673:10700	2441395	6	True				
ANR	2443017	CallExpression	TCGV_UNUSED_I32 ( loaded_var )		2441395	0					
ANR	2443018	Callee	TCGV_UNUSED_I32		2441395	0					
ANR	2443019	Identifier	TCGV_UNUSED_I32		2441395	0					
ANR	2443020	ArgumentList	loaded_var		2441395	1					
ANR	2443021	Argument	loaded_var		2441395	0					
ANR	2443022	Identifier	loaded_var		2441395	0					
ANR	2443023	ForStatement	for ( i = 0 ; i < 16 ; i ++ )		2441395	7					
ANR	2443024	ForInit	i = 0 ;	543:21:10724:10729	2441395	0	True				
ANR	2443025	AssignmentExpression	i = 0		2441395	0		=			
ANR	2443026	Identifier	i		2441395	0					
ANR	2443027	PrimaryExpression	0		2441395	1					
ANR	2443028	Condition	i < 16	543:28:10731:10736	2441395	1	True				
ANR	2443029	RelationalExpression	i < 16		2441395	0		<			
ANR	2443030	Identifier	i		2441395	0					
ANR	2443031	PrimaryExpression	16		2441395	1					
ANR	2443032	PostIncDecOperationExpression	i ++	543:36:10739:10741	2441395	2	True				
ANR	2443033	Identifier	i		2441395	0					
ANR	2443034	IncDec	++		2441395	1					
ANR	2443035	CompoundStatement		541:41:10659:10659	2441395	3					
ANR	2443036	IfStatement	if ( ( insn & ( 1 << i ) ) == 0 )		2441395	0					
ANR	2443037	Condition	( insn & ( 1 << i ) ) == 0	545:24:10771:10792	2441395	0	True				
ANR	2443038	EqualityExpression	( insn & ( 1 << i ) ) == 0		2441395	0		==			
ANR	2443039	BitAndExpression	insn & ( 1 << i )		2441395	0		&			
ANR	2443040	Identifier	insn		2441395	0					
ANR	2443041	ShiftExpression	1 << i		2441395	1		<<			
ANR	2443042	PrimaryExpression	1		2441395	0					
ANR	2443043	Identifier	i		2441395	1					
ANR	2443044	PrimaryExpression	0		2441395	1					
ANR	2443045	ContinueStatement	continue ;	547:24:10820:10828	2441395	1	True				
ANR	2443046	IfStatement	if ( insn & ( 1 << 20 ) )		2441395	1					
ANR	2443047	Condition	insn & ( 1 << 20 )	549:24:10855:10870	2441395	0	True				
ANR	2443048	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2443049	Identifier	insn		2441395	0					
ANR	2443050	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2443051	PrimaryExpression	1		2441395	0					
ANR	2443052	PrimaryExpression	20		2441395	1					
ANR	2443053	CompoundStatement		547:42:10788:10788	2441395	1					
ANR	2443054	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	553:24:10938:10962	2441395	0	True				
ANR	2443055	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2443056	Identifier	tmp		2441395	0					
ANR	2443057	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2443058	Callee	tcg_temp_new_i32		2441395	0					
ANR	2443059	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2443060	ArgumentList			2441395	1					
ANR	2443061	ExpressionStatement	"tcg_gen_qemu_ld32u ( tmp , addr , IS_USER ( s ) )"	555:24:10989:11030	2441395	1	True				
ANR	2443062	CallExpression	"tcg_gen_qemu_ld32u ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2443063	Callee	tcg_gen_qemu_ld32u		2441395	0					
ANR	2443064	Identifier	tcg_gen_qemu_ld32u		2441395	0					
ANR	2443065	ArgumentList	tmp		2441395	1					
ANR	2443066	Argument	tmp		2441395	0					
ANR	2443067	Identifier	tmp		2441395	0					
ANR	2443068	Argument	addr		2441395	1					
ANR	2443069	Identifier	addr		2441395	0					
ANR	2443070	Argument	IS_USER ( s )		2441395	2					
ANR	2443071	CallExpression	IS_USER ( s )		2441395	0					
ANR	2443072	Callee	IS_USER		2441395	0					
ANR	2443073	Identifier	IS_USER		2441395	0					
ANR	2443074	ArgumentList	s		2441395	1					
ANR	2443075	Argument	s		2441395	0					
ANR	2443076	Identifier	s		2441395	0					
ANR	2443077	IfStatement	if ( i == 15 )		2441395	2					
ANR	2443078	Condition	i == 15	557:28:11061:11067	2441395	0	True				
ANR	2443079	EqualityExpression	i == 15		2441395	0		==			
ANR	2443080	Identifier	i		2441395	0					
ANR	2443081	PrimaryExpression	15		2441395	1					
ANR	2443082	CompoundStatement		555:37:10985:10985	2441395	1					
ANR	2443083	ExpressionStatement	"gen_bx ( s , tmp )"	559:28:11101:11115	2441395	0	True				
ANR	2443084	CallExpression	"gen_bx ( s , tmp )"		2441395	0					
ANR	2443085	Callee	gen_bx		2441395	0					
ANR	2443086	Identifier	gen_bx		2441395	0					
ANR	2443087	ArgumentList	s		2441395	1					
ANR	2443088	Argument	s		2441395	0					
ANR	2443089	Identifier	s		2441395	0					
ANR	2443090	Argument	tmp		2441395	1					
ANR	2443091	Identifier	tmp		2441395	0					
ANR	2443092	ElseStatement	else		2441395	0					
ANR	2443093	IfStatement	if ( i == rn )		2441395	0					
ANR	2443094	Condition	i == rn	561:35:11153:11159	2441395	0	True				
ANR	2443095	EqualityExpression	i == rn		2441395	0		==			
ANR	2443096	Identifier	i		2441395	0					
ANR	2443097	Identifier	rn		2441395	1					
ANR	2443098	CompoundStatement		559:44:11077:11077	2441395	1					
ANR	2443099	ExpressionStatement	loaded_var = tmp	563:28:11193:11209	2441395	0	True				
ANR	2443100	AssignmentExpression	loaded_var = tmp		2441395	0		=			
ANR	2443101	Identifier	loaded_var		2441395	0					
ANR	2443102	Identifier	tmp		2441395	1					
ANR	2443103	ExpressionStatement	loaded_base = 1	565:28:11240:11255	2441395	1	True				
ANR	2443104	AssignmentExpression	loaded_base = 1		2441395	0		=			
ANR	2443105	Identifier	loaded_base		2441395	0					
ANR	2443106	PrimaryExpression	1		2441395	1					
ANR	2443107	ElseStatement	else		2441395	0					
ANR	2443108	CompoundStatement		565:31:11204:11204	2441395	0					
ANR	2443109	ExpressionStatement	"store_reg ( s , i , tmp )"	569:28:11320:11340	2441395	0	True				
ANR	2443110	CallExpression	"store_reg ( s , i , tmp )"		2441395	0					
ANR	2443111	Callee	store_reg		2441395	0					
ANR	2443112	Identifier	store_reg		2441395	0					
ANR	2443113	ArgumentList	s		2441395	1					
ANR	2443114	Argument	s		2441395	0					
ANR	2443115	Identifier	s		2441395	0					
ANR	2443116	Argument	i		2441395	1					
ANR	2443117	Identifier	i		2441395	0					
ANR	2443118	Argument	tmp		2441395	2					
ANR	2443119	Identifier	tmp		2441395	0					
ANR	2443120	ElseStatement	else		2441395	0					
ANR	2443121	CompoundStatement		571:27:11312:11312	2441395	0					
ANR	2443122	ExpressionStatement	"tmp = load_reg ( s , i )"	577:24:11463:11483	2441395	0	True				
ANR	2443123	AssignmentExpression	"tmp = load_reg ( s , i )"		2441395	0		=			
ANR	2443124	Identifier	tmp		2441395	0					
ANR	2443125	CallExpression	"load_reg ( s , i )"		2441395	1					
ANR	2443126	Callee	load_reg		2441395	0					
ANR	2443127	Identifier	load_reg		2441395	0					
ANR	2443128	ArgumentList	s		2441395	1					
ANR	2443129	Argument	s		2441395	0					
ANR	2443130	Identifier	s		2441395	0					
ANR	2443131	Argument	i		2441395	1					
ANR	2443132	Identifier	i		2441395	0					
ANR	2443133	ExpressionStatement	"tcg_gen_qemu_st32 ( tmp , addr , IS_USER ( s ) )"	579:24:11510:11550	2441395	1	True				
ANR	2443134	CallExpression	"tcg_gen_qemu_st32 ( tmp , addr , IS_USER ( s ) )"		2441395	0					
ANR	2443135	Callee	tcg_gen_qemu_st32		2441395	0					
ANR	2443136	Identifier	tcg_gen_qemu_st32		2441395	0					
ANR	2443137	ArgumentList	tmp		2441395	1					
ANR	2443138	Argument	tmp		2441395	0					
ANR	2443139	Identifier	tmp		2441395	0					
ANR	2443140	Argument	addr		2441395	1					
ANR	2443141	Identifier	addr		2441395	0					
ANR	2443142	Argument	IS_USER ( s )		2441395	2					
ANR	2443143	CallExpression	IS_USER ( s )		2441395	0					
ANR	2443144	Callee	IS_USER		2441395	0					
ANR	2443145	Identifier	IS_USER		2441395	0					
ANR	2443146	ArgumentList	s		2441395	1					
ANR	2443147	Argument	s		2441395	0					
ANR	2443148	Identifier	s		2441395	0					
ANR	2443149	ExpressionStatement	tcg_temp_free_i32 ( tmp )	581:24:11577:11599	2441395	2	True				
ANR	2443150	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2443151	Callee	tcg_temp_free_i32		2441395	0					
ANR	2443152	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2443153	ArgumentList	tmp		2441395	1					
ANR	2443154	Argument	tmp		2441395	0					
ANR	2443155	Identifier	tmp		2441395	0					
ANR	2443156	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	585:20:11645:11676	2441395	2	True				
ANR	2443157	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2441395	0					
ANR	2443158	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2443159	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2443160	ArgumentList	addr		2441395	1					
ANR	2443161	Argument	addr		2441395	0					
ANR	2443162	Identifier	addr		2441395	0					
ANR	2443163	Argument	addr		2441395	1					
ANR	2443164	Identifier	addr		2441395	0					
ANR	2443165	Argument	4		2441395	2					
ANR	2443166	PrimaryExpression	4		2441395	0					
ANR	2443167	IfStatement	if ( loaded_base )		2441395	8					
ANR	2443168	Condition	loaded_base	589:20:11718:11728	2441395	0	True				
ANR	2443169	Identifier	loaded_base		2441395	0					
ANR	2443170	CompoundStatement		587:33:11646:11646	2441395	1					
ANR	2443171	ExpressionStatement	"store_reg ( s , rn , loaded_var )"	591:20:11754:11782	2441395	0	True				
ANR	2443172	CallExpression	"store_reg ( s , rn , loaded_var )"		2441395	0					
ANR	2443173	Callee	store_reg		2441395	0					
ANR	2443174	Identifier	store_reg		2441395	0					
ANR	2443175	ArgumentList	s		2441395	1					
ANR	2443176	Argument	s		2441395	0					
ANR	2443177	Identifier	s		2441395	0					
ANR	2443178	Argument	rn		2441395	1					
ANR	2443179	Identifier	rn		2441395	0					
ANR	2443180	Argument	loaded_var		2441395	2					
ANR	2443181	Identifier	loaded_var		2441395	0					
ANR	2443182	IfStatement	if ( insn & ( 1 << 21 ) )		2441395	9					
ANR	2443183	Condition	insn & ( 1 << 21 )	595:20:11824:11839	2441395	0	True				
ANR	2443184	BitAndExpression	insn & ( 1 << 21 )		2441395	0		&			
ANR	2443185	Identifier	insn		2441395	0					
ANR	2443186	ShiftExpression	1 << 21		2441395	1		<<			
ANR	2443187	PrimaryExpression	1		2441395	0					
ANR	2443188	PrimaryExpression	21		2441395	1					
ANR	2443189	CompoundStatement		593:38:11757:11757	2441395	1					
ANR	2443190	IfStatement	if ( insn & ( 1 << 24 ) )		2441395	0					
ANR	2443191	Condition	insn & ( 1 << 24 )	599:24:11922:11937	2441395	0	True				
ANR	2443192	BitAndExpression	insn & ( 1 << 24 )		2441395	0		&			
ANR	2443193	Identifier	insn		2441395	0					
ANR	2443194	ShiftExpression	1 << 24		2441395	1		<<			
ANR	2443195	PrimaryExpression	1		2441395	0					
ANR	2443196	PrimaryExpression	24		2441395	1					
ANR	2443197	CompoundStatement		597:42:11855:11855	2441395	1					
ANR	2443198	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	601:24:11967:12004	2441395	0	True				
ANR	2443199	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2441395	0					
ANR	2443200	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2443201	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2443202	ArgumentList	addr		2441395	1					
ANR	2443203	Argument	addr		2441395	0					
ANR	2443204	Identifier	addr		2441395	0					
ANR	2443205	Argument	addr		2441395	1					
ANR	2443206	Identifier	addr		2441395	0					
ANR	2443207	Argument	- offset		2441395	2					
ANR	2443208	UnaryOperationExpression	- offset		2441395	0					
ANR	2443209	UnaryOperator	-		2441395	0					
ANR	2443210	Identifier	offset		2441395	1					
ANR	2443211	IfStatement	if ( insn & ( 1 << rn ) )		2441395	1					
ANR	2443212	Condition	insn & ( 1 << rn )	607:24:12131:12146	2441395	0	True				
ANR	2443213	BitAndExpression	insn & ( 1 << rn )		2441395	0		&			
ANR	2443214	Identifier	insn		2441395	0					
ANR	2443215	ShiftExpression	1 << rn		2441395	1		<<			
ANR	2443216	PrimaryExpression	1		2441395	0					
ANR	2443217	Identifier	rn		2441395	1					
ANR	2443218	GotoStatement	goto illegal_op ;	609:24:12174:12189	2441395	1	True				
ANR	2443219	Identifier	illegal_op		2441395	0					
ANR	2443220	ExpressionStatement	"store_reg ( s , rn , addr )"	611:20:12212:12234	2441395	2	True				
ANR	2443221	CallExpression	"store_reg ( s , rn , addr )"		2441395	0					
ANR	2443222	Callee	store_reg		2441395	0					
ANR	2443223	Identifier	store_reg		2441395	0					
ANR	2443224	ArgumentList	s		2441395	1					
ANR	2443225	Argument	s		2441395	0					
ANR	2443226	Identifier	s		2441395	0					
ANR	2443227	Argument	rn		2441395	1					
ANR	2443228	Identifier	rn		2441395	0					
ANR	2443229	Argument	addr		2441395	2					
ANR	2443230	Identifier	addr		2441395	0					
ANR	2443231	ElseStatement	else		2441395	0					
ANR	2443232	CompoundStatement		611:23:12175:12175	2441395	0					
ANR	2443233	ExpressionStatement	tcg_temp_free_i32 ( addr )	615:20:12283:12306	2441395	0	True				
ANR	2443234	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2443235	Callee	tcg_temp_free_i32		2441395	0					
ANR	2443236	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2443237	ArgumentList	addr		2441395	1					
ANR	2443238	Argument	addr		2441395	0					
ANR	2443239	Identifier	addr		2441395	0					
ANR	2443240	BreakStatement	break ;	623:8:12362:12367	2441395	7	True				
ANR	2443241	Label	case 5 :	625:4:12374:12380	2441395	8	True				
ANR	2443242	ExpressionStatement	op = ( insn >> 21 ) & 0xf	629:8:12393:12416	2441395	9	True				
ANR	2443243	AssignmentExpression	op = ( insn >> 21 ) & 0xf		2441395	0		=			
ANR	2443244	Identifier	op		2441395	0					
ANR	2443245	BitAndExpression	( insn >> 21 ) & 0xf		2441395	1		&			
ANR	2443246	ShiftExpression	insn >> 21		2441395	0		>>			
ANR	2443247	Identifier	insn		2441395	0					
ANR	2443248	PrimaryExpression	21		2441395	1					
ANR	2443249	PrimaryExpression	0xf		2441395	1					
ANR	2443250	IfStatement	if ( op == 6 )		2441395	10					
ANR	2443251	Condition	op == 6	631:12:12431:12437	2441395	0	True				
ANR	2443252	EqualityExpression	op == 6		2441395	0		==			
ANR	2443253	Identifier	op		2441395	0					
ANR	2443254	PrimaryExpression	6		2441395	1					
ANR	2443255	CompoundStatement		629:21:12355:12355	2441395	1					
ANR	2443256	ExpressionStatement	"tmp = load_reg ( s , rn )"	635:12:12490:12511	2441395	0	True				
ANR	2443257	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2443258	Identifier	tmp		2441395	0					
ANR	2443259	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2443260	Callee	load_reg		2441395	0					
ANR	2443261	Identifier	load_reg		2441395	0					
ANR	2443262	ArgumentList	s		2441395	1					
ANR	2443263	Argument	s		2441395	0					
ANR	2443264	Identifier	s		2441395	0					
ANR	2443265	Argument	rn		2441395	1					
ANR	2443266	Identifier	rn		2441395	0					
ANR	2443267	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	637:12:12526:12548	2441395	1	True				
ANR	2443268	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2441395	0		=			
ANR	2443269	Identifier	tmp2		2441395	0					
ANR	2443270	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2443271	Callee	load_reg		2441395	0					
ANR	2443272	Identifier	load_reg		2441395	0					
ANR	2443273	ArgumentList	s		2441395	1					
ANR	2443274	Argument	s		2441395	0					
ANR	2443275	Identifier	s		2441395	0					
ANR	2443276	Argument	rm		2441395	1					
ANR	2443277	Identifier	rm		2441395	0					
ANR	2443278	ExpressionStatement	shift = ( ( insn >> 10 ) & 0x1c ) | ( ( insn >> 6 ) & 0x3 )	639:12:12563:12614	2441395	2	True				
ANR	2443279	AssignmentExpression	shift = ( ( insn >> 10 ) & 0x1c ) | ( ( insn >> 6 ) & 0x3 )		2441395	0		=			
ANR	2443280	Identifier	shift		2441395	0					
ANR	2443281	InclusiveOrExpression	( ( insn >> 10 ) & 0x1c ) | ( ( insn >> 6 ) & 0x3 )		2441395	1		|			
ANR	2443282	BitAndExpression	( insn >> 10 ) & 0x1c		2441395	0		&			
ANR	2443283	ShiftExpression	insn >> 10		2441395	0		>>			
ANR	2443284	Identifier	insn		2441395	0					
ANR	2443285	PrimaryExpression	10		2441395	1					
ANR	2443286	PrimaryExpression	0x1c		2441395	1					
ANR	2443287	BitAndExpression	( insn >> 6 ) & 0x3		2441395	1		&			
ANR	2443288	ShiftExpression	insn >> 6		2441395	0		>>			
ANR	2443289	Identifier	insn		2441395	0					
ANR	2443290	PrimaryExpression	6		2441395	1					
ANR	2443291	PrimaryExpression	0x3		2441395	1					
ANR	2443292	IfStatement	if ( insn & ( 1 << 5 ) )		2441395	3					
ANR	2443293	Condition	insn & ( 1 << 5 )	641:16:12633:12647	2441395	0	True				
ANR	2443294	BitAndExpression	insn & ( 1 << 5 )		2441395	0		&			
ANR	2443295	Identifier	insn		2441395	0					
ANR	2443296	ShiftExpression	1 << 5		2441395	1		<<			
ANR	2443297	PrimaryExpression	1		2441395	0					
ANR	2443298	PrimaryExpression	5		2441395	1					
ANR	2443299	CompoundStatement		639:33:12565:12565	2441395	1					
ANR	2443300	IfStatement	if ( shift == 0 )		2441395	0					
ANR	2443301	Condition	shift == 0	645:20:12702:12711	2441395	0	True				
ANR	2443302	EqualityExpression	shift == 0		2441395	0		==			
ANR	2443303	Identifier	shift		2441395	0					
ANR	2443304	PrimaryExpression	0		2441395	1					
ANR	2443305	ExpressionStatement	shift = 31	647:20:12735:12745	2441395	1	True				
ANR	2443306	AssignmentExpression	shift = 31		2441395	0		=			
ANR	2443307	Identifier	shift		2441395	0					
ANR	2443308	PrimaryExpression	31		2441395	1					
ANR	2443309	ExpressionStatement	"tcg_gen_sari_i32 ( tmp2 , tmp2 , shift )"	649:16:12764:12799	2441395	1	True				
ANR	2443310	CallExpression	"tcg_gen_sari_i32 ( tmp2 , tmp2 , shift )"		2441395	0					
ANR	2443311	Callee	tcg_gen_sari_i32		2441395	0					
ANR	2443312	Identifier	tcg_gen_sari_i32		2441395	0					
ANR	2443313	ArgumentList	tmp2		2441395	1					
ANR	2443314	Argument	tmp2		2441395	0					
ANR	2443315	Identifier	tmp2		2441395	0					
ANR	2443316	Argument	tmp2		2441395	1					
ANR	2443317	Identifier	tmp2		2441395	0					
ANR	2443318	Argument	shift		2441395	2					
ANR	2443319	Identifier	shift		2441395	0					
ANR	2443320	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , tmp , 0xffff0000 )"	651:16:12818:12856	2441395	2	True				
ANR	2443321	CallExpression	"tcg_gen_andi_i32 ( tmp , tmp , 0xffff0000 )"		2441395	0					
ANR	2443322	Callee	tcg_gen_andi_i32		2441395	0					
ANR	2443323	Identifier	tcg_gen_andi_i32		2441395	0					
ANR	2443324	ArgumentList	tmp		2441395	1					
ANR	2443325	Argument	tmp		2441395	0					
ANR	2443326	Identifier	tmp		2441395	0					
ANR	2443327	Argument	tmp		2441395	1					
ANR	2443328	Identifier	tmp		2441395	0					
ANR	2443329	Argument	0xffff0000		2441395	2					
ANR	2443330	PrimaryExpression	0xffff0000		2441395	0					
ANR	2443331	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp2 , tmp2 )"	653:16:12875:12905	2441395	3	True				
ANR	2443332	CallExpression	"tcg_gen_ext16u_i32 ( tmp2 , tmp2 )"		2441395	0					
ANR	2443333	Callee	tcg_gen_ext16u_i32		2441395	0					
ANR	2443334	Identifier	tcg_gen_ext16u_i32		2441395	0					
ANR	2443335	ArgumentList	tmp2		2441395	1					
ANR	2443336	Argument	tmp2		2441395	0					
ANR	2443337	Identifier	tmp2		2441395	0					
ANR	2443338	Argument	tmp2		2441395	1					
ANR	2443339	Identifier	tmp2		2441395	0					
ANR	2443340	ElseStatement	else		2441395	0					
ANR	2443341	CompoundStatement		653:19:12842:12842	2441395	0					
ANR	2443342	IfStatement	if ( shift )		2441395	0					
ANR	2443343	Condition	shift	659:20:12979:12983	2441395	0	True				
ANR	2443344	Identifier	shift		2441395	0					
ANR	2443345	ExpressionStatement	"tcg_gen_shli_i32 ( tmp2 , tmp2 , shift )"	661:20:13007:13042	2441395	1	True				
ANR	2443346	CallExpression	"tcg_gen_shli_i32 ( tmp2 , tmp2 , shift )"		2441395	0					
ANR	2443347	Callee	tcg_gen_shli_i32		2441395	0					
ANR	2443348	Identifier	tcg_gen_shli_i32		2441395	0					
ANR	2443349	ArgumentList	tmp2		2441395	1					
ANR	2443350	Argument	tmp2		2441395	0					
ANR	2443351	Identifier	tmp2		2441395	0					
ANR	2443352	Argument	tmp2		2441395	1					
ANR	2443353	Identifier	tmp2		2441395	0					
ANR	2443354	Argument	shift		2441395	2					
ANR	2443355	Identifier	shift		2441395	0					
ANR	2443356	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp , tmp )"	663:16:13061:13089	2441395	1	True				
ANR	2443357	CallExpression	"tcg_gen_ext16u_i32 ( tmp , tmp )"		2441395	0					
ANR	2443358	Callee	tcg_gen_ext16u_i32		2441395	0					
ANR	2443359	Identifier	tcg_gen_ext16u_i32		2441395	0					
ANR	2443360	ArgumentList	tmp		2441395	1					
ANR	2443361	Argument	tmp		2441395	0					
ANR	2443362	Identifier	tmp		2441395	0					
ANR	2443363	Argument	tmp		2441395	1					
ANR	2443364	Identifier	tmp		2441395	0					
ANR	2443365	ExpressionStatement	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffff0000 )"	665:16:13108:13148	2441395	2	True				
ANR	2443366	CallExpression	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffff0000 )"		2441395	0					
ANR	2443367	Callee	tcg_gen_andi_i32		2441395	0					
ANR	2443368	Identifier	tcg_gen_andi_i32		2441395	0					
ANR	2443369	ArgumentList	tmp2		2441395	1					
ANR	2443370	Argument	tmp2		2441395	0					
ANR	2443371	Identifier	tmp2		2441395	0					
ANR	2443372	Argument	tmp2		2441395	1					
ANR	2443373	Identifier	tmp2		2441395	0					
ANR	2443374	Argument	0xffff0000		2441395	2					
ANR	2443375	PrimaryExpression	0xffff0000		2441395	0					
ANR	2443376	ExpressionStatement	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"	669:12:13178:13208	2441395	4	True				
ANR	2443377	CallExpression	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2443378	Callee	tcg_gen_or_i32		2441395	0					
ANR	2443379	Identifier	tcg_gen_or_i32		2441395	0					
ANR	2443380	ArgumentList	tmp		2441395	1					
ANR	2443381	Argument	tmp		2441395	0					
ANR	2443382	Identifier	tmp		2441395	0					
ANR	2443383	Argument	tmp		2441395	1					
ANR	2443384	Identifier	tmp		2441395	0					
ANR	2443385	Argument	tmp2		2441395	2					
ANR	2443386	Identifier	tmp2		2441395	0					
ANR	2443387	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	671:12:13223:13246	2441395	5	True				
ANR	2443388	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2443389	Callee	tcg_temp_free_i32		2441395	0					
ANR	2443390	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2443391	ArgumentList	tmp2		2441395	1					
ANR	2443392	Argument	tmp2		2441395	0					
ANR	2443393	Identifier	tmp2		2441395	0					
ANR	2443394	ExpressionStatement	"store_reg ( s , rd , tmp )"	673:12:13261:13282	2441395	6	True				
ANR	2443395	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2443396	Callee	store_reg		2441395	0					
ANR	2443397	Identifier	store_reg		2441395	0					
ANR	2443398	ArgumentList	s		2441395	1					
ANR	2443399	Argument	s		2441395	0					
ANR	2443400	Identifier	s		2441395	0					
ANR	2443401	Argument	rd		2441395	1					
ANR	2443402	Identifier	rd		2441395	0					
ANR	2443403	Argument	tmp		2441395	2					
ANR	2443404	Identifier	tmp		2441395	0					
ANR	2443405	ElseStatement	else		2441395	0					
ANR	2443406	CompoundStatement		673:15:13215:13215	2441395	0					
ANR	2443407	IfStatement	if ( rn == 15 )		2441395	0					
ANR	2443408	Condition	rn == 15	679:16:13380:13387	2441395	0	True				
ANR	2443409	EqualityExpression	rn == 15		2441395	0		==			
ANR	2443410	Identifier	rn		2441395	0					
ANR	2443411	PrimaryExpression	15		2441395	1					
ANR	2443412	CompoundStatement		677:26:13305:13305	2441395	1					
ANR	2443413	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	681:16:13409:13433	2441395	0	True				
ANR	2443414	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2443415	Identifier	tmp		2441395	0					
ANR	2443416	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2443417	Callee	tcg_temp_new_i32		2441395	0					
ANR	2443418	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2443419	ArgumentList			2441395	1					
ANR	2443420	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	683:16:13452:13476	2441395	1	True				
ANR	2443421	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2441395	0					
ANR	2443422	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2443423	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2443424	ArgumentList	tmp		2441395	1					
ANR	2443425	Argument	tmp		2441395	0					
ANR	2443426	Identifier	tmp		2441395	0					
ANR	2443427	Argument	0		2441395	1					
ANR	2443428	PrimaryExpression	0		2441395	0					
ANR	2443429	ElseStatement	else		2441395	0					
ANR	2443430	CompoundStatement		683:19:13413:13413	2441395	0					
ANR	2443431	ExpressionStatement	"tmp = load_reg ( s , rn )"	687:16:13517:13538	2441395	0	True				
ANR	2443432	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2443433	Identifier	tmp		2441395	0					
ANR	2443434	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2443435	Callee	load_reg		2441395	0					
ANR	2443436	Identifier	load_reg		2441395	0					
ANR	2443437	ArgumentList	s		2441395	1					
ANR	2443438	Argument	s		2441395	0					
ANR	2443439	Identifier	s		2441395	0					
ANR	2443440	Argument	rn		2441395	1					
ANR	2443441	Identifier	rn		2441395	0					
ANR	2443442	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	691:12:13568:13590	2441395	1	True				
ANR	2443443	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2441395	0		=			
ANR	2443444	Identifier	tmp2		2441395	0					
ANR	2443445	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2443446	Callee	load_reg		2441395	0					
ANR	2443447	Identifier	load_reg		2441395	0					
ANR	2443448	ArgumentList	s		2441395	1					
ANR	2443449	Argument	s		2441395	0					
ANR	2443450	Identifier	s		2441395	0					
ANR	2443451	Argument	rm		2441395	1					
ANR	2443452	Identifier	rm		2441395	0					
ANR	2443453	ExpressionStatement	shiftop = ( insn >> 4 ) & 3	695:12:13607:13632	2441395	2	True				
ANR	2443454	AssignmentExpression	shiftop = ( insn >> 4 ) & 3		2441395	0		=			
ANR	2443455	Identifier	shiftop		2441395	0					
ANR	2443456	BitAndExpression	( insn >> 4 ) & 3		2441395	1		&			
ANR	2443457	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2443458	Identifier	insn		2441395	0					
ANR	2443459	PrimaryExpression	4		2441395	1					
ANR	2443460	PrimaryExpression	3		2441395	1					
ANR	2443461	ExpressionStatement	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )	697:12:13647:13696	2441395	3	True				
ANR	2443462	AssignmentExpression	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2441395	0		=			
ANR	2443463	Identifier	shift		2441395	0					
ANR	2443464	InclusiveOrExpression	( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2441395	1		|			
ANR	2443465	BitAndExpression	( insn >> 6 ) & 3		2441395	0		&			
ANR	2443466	ShiftExpression	insn >> 6		2441395	0		>>			
ANR	2443467	Identifier	insn		2441395	0					
ANR	2443468	PrimaryExpression	6		2441395	1					
ANR	2443469	PrimaryExpression	3		2441395	1					
ANR	2443470	BitAndExpression	( insn >> 10 ) & 0x1c		2441395	1		&			
ANR	2443471	ShiftExpression	insn >> 10		2441395	0		>>			
ANR	2443472	Identifier	insn		2441395	0					
ANR	2443473	PrimaryExpression	10		2441395	1					
ANR	2443474	PrimaryExpression	0x1c		2441395	1					
ANR	2443475	ExpressionStatement	conds = ( insn & ( 1 << 20 ) ) != 0	699:12:13711:13742	2441395	4	True				
ANR	2443476	AssignmentExpression	conds = ( insn & ( 1 << 20 ) ) != 0		2441395	0		=			
ANR	2443477	Identifier	conds		2441395	0					
ANR	2443478	EqualityExpression	( insn & ( 1 << 20 ) ) != 0		2441395	1		!=			
ANR	2443479	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2443480	Identifier	insn		2441395	0					
ANR	2443481	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2443482	PrimaryExpression	1		2441395	0					
ANR	2443483	PrimaryExpression	20		2441395	1					
ANR	2443484	PrimaryExpression	0		2441395	1					
ANR	2443485	ExpressionStatement	logic_cc = ( conds && thumb2_logic_op ( op ) )	701:12:13757:13798	2441395	5	True				
ANR	2443486	AssignmentExpression	logic_cc = ( conds && thumb2_logic_op ( op ) )		2441395	0		=			
ANR	2443487	Identifier	logic_cc		2441395	0					
ANR	2443488	AndExpression	conds && thumb2_logic_op ( op )		2441395	1		&&			
ANR	2443489	Identifier	conds		2441395	0					
ANR	2443490	CallExpression	thumb2_logic_op ( op )		2441395	1					
ANR	2443491	Callee	thumb2_logic_op		2441395	0					
ANR	2443492	Identifier	thumb2_logic_op		2441395	0					
ANR	2443493	ArgumentList	op		2441395	1					
ANR	2443494	Argument	op		2441395	0					
ANR	2443495	Identifier	op		2441395	0					
ANR	2443496	ExpressionStatement	"gen_arm_shift_im ( tmp2 , shiftop , shift , logic_cc )"	703:12:13813:13861	2441395	6	True				
ANR	2443497	CallExpression	"gen_arm_shift_im ( tmp2 , shiftop , shift , logic_cc )"		2441395	0					
ANR	2443498	Callee	gen_arm_shift_im		2441395	0					
ANR	2443499	Identifier	gen_arm_shift_im		2441395	0					
ANR	2443500	ArgumentList	tmp2		2441395	1					
ANR	2443501	Argument	tmp2		2441395	0					
ANR	2443502	Identifier	tmp2		2441395	0					
ANR	2443503	Argument	shiftop		2441395	1					
ANR	2443504	Identifier	shiftop		2441395	0					
ANR	2443505	Argument	shift		2441395	2					
ANR	2443506	Identifier	shift		2441395	0					
ANR	2443507	Argument	logic_cc		2441395	3					
ANR	2443508	Identifier	logic_cc		2441395	0					
ANR	2443509	IfStatement	"if ( gen_thumb2_data_op ( s , op , conds , 0 , tmp , tmp2 ) )"		2441395	7					
ANR	2443510	Condition	"gen_thumb2_data_op ( s , op , conds , 0 , tmp , tmp2 )"	705:16:13880:13925	2441395	0	True				
ANR	2443511	CallExpression	"gen_thumb2_data_op ( s , op , conds , 0 , tmp , tmp2 )"		2441395	0					
ANR	2443512	Callee	gen_thumb2_data_op		2441395	0					
ANR	2443513	Identifier	gen_thumb2_data_op		2441395	0					
ANR	2443514	ArgumentList	s		2441395	1					
ANR	2443515	Argument	s		2441395	0					
ANR	2443516	Identifier	s		2441395	0					
ANR	2443517	Argument	op		2441395	1					
ANR	2443518	Identifier	op		2441395	0					
ANR	2443519	Argument	conds		2441395	2					
ANR	2443520	Identifier	conds		2441395	0					
ANR	2443521	Argument	0		2441395	3					
ANR	2443522	PrimaryExpression	0		2441395	0					
ANR	2443523	Argument	tmp		2441395	4					
ANR	2443524	Identifier	tmp		2441395	0					
ANR	2443525	Argument	tmp2		2441395	5					
ANR	2443526	Identifier	tmp2		2441395	0					
ANR	2443527	GotoStatement	goto illegal_op ;	707:16:13945:13960	2441395	1	True				
ANR	2443528	Identifier	illegal_op		2441395	0					
ANR	2443529	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	709:12:13975:13998	2441395	8	True				
ANR	2443530	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2443531	Callee	tcg_temp_free_i32		2441395	0					
ANR	2443532	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2443533	ArgumentList	tmp2		2441395	1					
ANR	2443534	Argument	tmp2		2441395	0					
ANR	2443535	Identifier	tmp2		2441395	0					
ANR	2443536	IfStatement	if ( rd != 15 )		2441395	9					
ANR	2443537	Condition	rd != 15	711:16:14017:14024	2441395	0	True				
ANR	2443538	EqualityExpression	rd != 15		2441395	0		!=			
ANR	2443539	Identifier	rd		2441395	0					
ANR	2443540	PrimaryExpression	15		2441395	1					
ANR	2443541	CompoundStatement		709:26:13942:13942	2441395	1					
ANR	2443542	ExpressionStatement	"store_reg ( s , rd , tmp )"	713:16:14046:14067	2441395	0	True				
ANR	2443543	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2443544	Callee	store_reg		2441395	0					
ANR	2443545	Identifier	store_reg		2441395	0					
ANR	2443546	ArgumentList	s		2441395	1					
ANR	2443547	Argument	s		2441395	0					
ANR	2443548	Identifier	s		2441395	0					
ANR	2443549	Argument	rd		2441395	1					
ANR	2443550	Identifier	rd		2441395	0					
ANR	2443551	Argument	tmp		2441395	2					
ANR	2443552	Identifier	tmp		2441395	0					
ANR	2443553	ElseStatement	else		2441395	0					
ANR	2443554	CompoundStatement		713:19:14004:14004	2441395	0					
ANR	2443555	ExpressionStatement	tcg_temp_free_i32 ( tmp )	717:16:14108:14130	2441395	0	True				
ANR	2443556	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2443557	Callee	tcg_temp_free_i32		2441395	0					
ANR	2443558	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2443559	ArgumentList	tmp		2441395	1					
ANR	2443560	Argument	tmp		2441395	0					
ANR	2443561	Identifier	tmp		2441395	0					
ANR	2443562	BreakStatement	break ;	723:8:14167:14172	2441395	11	True				
ANR	2443563	Label	case 13 :	725:4:14179:14186	2441395	12	True				
ANR	2443564	ExpressionStatement	op = ( ( insn >> 22 ) & 6 ) | ( ( insn >> 7 ) & 1 )	727:8:14226:14269	2441395	13	True				
ANR	2443565	AssignmentExpression	op = ( ( insn >> 22 ) & 6 ) | ( ( insn >> 7 ) & 1 )		2441395	0		=			
ANR	2443566	Identifier	op		2441395	0					
ANR	2443567	InclusiveOrExpression	( ( insn >> 22 ) & 6 ) | ( ( insn >> 7 ) & 1 )		2441395	1		|			
ANR	2443568	BitAndExpression	( insn >> 22 ) & 6		2441395	0		&			
ANR	2443569	ShiftExpression	insn >> 22		2441395	0		>>			
ANR	2443570	Identifier	insn		2441395	0					
ANR	2443571	PrimaryExpression	22		2441395	1					
ANR	2443572	PrimaryExpression	6		2441395	1					
ANR	2443573	BitAndExpression	( insn >> 7 ) & 1		2441395	1		&			
ANR	2443574	ShiftExpression	insn >> 7		2441395	0		>>			
ANR	2443575	Identifier	insn		2441395	0					
ANR	2443576	PrimaryExpression	7		2441395	1					
ANR	2443577	PrimaryExpression	1		2441395	1					
ANR	2443578	IfStatement	if ( op < 4 && ( insn & 0xf000 ) != 0xf000 )		2441395	14					
ANR	2443579	Condition	op < 4 && ( insn & 0xf000 ) != 0xf000	729:12:14284:14318	2441395	0	True				
ANR	2443580	AndExpression	op < 4 && ( insn & 0xf000 ) != 0xf000		2441395	0		&&			
ANR	2443581	RelationalExpression	op < 4		2441395	0		<			
ANR	2443582	Identifier	op		2441395	0					
ANR	2443583	PrimaryExpression	4		2441395	1					
ANR	2443584	EqualityExpression	( insn & 0xf000 ) != 0xf000		2441395	1		!=			
ANR	2443585	BitAndExpression	insn & 0xf000		2441395	0		&			
ANR	2443586	Identifier	insn		2441395	0					
ANR	2443587	PrimaryExpression	0xf000		2441395	1					
ANR	2443588	PrimaryExpression	0xf000		2441395	1					
ANR	2443589	GotoStatement	goto illegal_op ;	731:12:14334:14349	2441395	1	True				
ANR	2443590	Identifier	illegal_op		2441395	0					
ANR	2443591	SwitchStatement	switch ( op )		2441395	15					
ANR	2443592	Condition	op	733:16:14368:14369	2441395	0	True				
ANR	2443593	Identifier	op		2441395	0					
ANR	2443594	CompoundStatement		731:20:14287:14287	2441395	1					
ANR	2443595	Label	case 0 :	735:8:14383:14389	2441395	0	True				
ANR	2443596	ExpressionStatement	"tmp = load_reg ( s , rn )"	737:12:14438:14459	2441395	1	True				
ANR	2443597	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2443598	Identifier	tmp		2441395	0					
ANR	2443599	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2443600	Callee	load_reg		2441395	0					
ANR	2443601	Identifier	load_reg		2441395	0					
ANR	2443602	ArgumentList	s		2441395	1					
ANR	2443603	Argument	s		2441395	0					
ANR	2443604	Identifier	s		2441395	0					
ANR	2443605	Argument	rn		2441395	1					
ANR	2443606	Identifier	rn		2441395	0					
ANR	2443607	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	739:12:14474:14496	2441395	2	True				
ANR	2443608	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2441395	0		=			
ANR	2443609	Identifier	tmp2		2441395	0					
ANR	2443610	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2443611	Callee	load_reg		2441395	0					
ANR	2443612	Identifier	load_reg		2441395	0					
ANR	2443613	ArgumentList	s		2441395	1					
ANR	2443614	Argument	s		2441395	0					
ANR	2443615	Identifier	s		2441395	0					
ANR	2443616	Argument	rm		2441395	1					
ANR	2443617	Identifier	rm		2441395	0					
ANR	2443618	IfStatement	if ( ( insn & 0x70 ) != 0 )		2441395	3					
ANR	2443619	Condition	( insn & 0x70 ) != 0	741:16:14515:14532	2441395	0	True				
ANR	2443620	EqualityExpression	( insn & 0x70 ) != 0		2441395	0		!=			
ANR	2443621	BitAndExpression	insn & 0x70		2441395	0		&			
ANR	2443622	Identifier	insn		2441395	0					
ANR	2443623	PrimaryExpression	0x70		2441395	1					
ANR	2443624	PrimaryExpression	0		2441395	1					
ANR	2443625	GotoStatement	goto illegal_op ;	743:16:14552:14567	2441395	1	True				
ANR	2443626	Identifier	illegal_op		2441395	0					
ANR	2443627	ExpressionStatement	op = ( insn >> 21 ) & 3	745:12:14582:14603	2441395	4	True				
ANR	2443628	AssignmentExpression	op = ( insn >> 21 ) & 3		2441395	0		=			
ANR	2443629	Identifier	op		2441395	0					
ANR	2443630	BitAndExpression	( insn >> 21 ) & 3		2441395	1		&			
ANR	2443631	ShiftExpression	insn >> 21		2441395	0		>>			
ANR	2443632	Identifier	insn		2441395	0					
ANR	2443633	PrimaryExpression	21		2441395	1					
ANR	2443634	PrimaryExpression	3		2441395	1					
ANR	2443635	ExpressionStatement	logic_cc = ( insn & ( 1 << 20 ) ) != 0	747:12:14618:14652	2441395	5	True				
ANR	2443636	AssignmentExpression	logic_cc = ( insn & ( 1 << 20 ) ) != 0		2441395	0		=			
ANR	2443637	Identifier	logic_cc		2441395	0					
ANR	2443638	EqualityExpression	( insn & ( 1 << 20 ) ) != 0		2441395	1		!=			
ANR	2443639	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2443640	Identifier	insn		2441395	0					
ANR	2443641	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2443642	PrimaryExpression	1		2441395	0					
ANR	2443643	PrimaryExpression	20		2441395	1					
ANR	2443644	PrimaryExpression	0		2441395	1					
ANR	2443645	ExpressionStatement	"gen_arm_shift_reg ( tmp , op , tmp2 , logic_cc )"	749:12:14667:14709	2441395	6	True				
ANR	2443646	CallExpression	"gen_arm_shift_reg ( tmp , op , tmp2 , logic_cc )"		2441395	0					
ANR	2443647	Callee	gen_arm_shift_reg		2441395	0					
ANR	2443648	Identifier	gen_arm_shift_reg		2441395	0					
ANR	2443649	ArgumentList	tmp		2441395	1					
ANR	2443650	Argument	tmp		2441395	0					
ANR	2443651	Identifier	tmp		2441395	0					
ANR	2443652	Argument	op		2441395	1					
ANR	2443653	Identifier	op		2441395	0					
ANR	2443654	Argument	tmp2		2441395	2					
ANR	2443655	Identifier	tmp2		2441395	0					
ANR	2443656	Argument	logic_cc		2441395	3					
ANR	2443657	Identifier	logic_cc		2441395	0					
ANR	2443658	IfStatement	if ( logic_cc )		2441395	7					
ANR	2443659	Condition	logic_cc	751:16:14728:14735	2441395	0	True				
ANR	2443660	Identifier	logic_cc		2441395	0					
ANR	2443661	ExpressionStatement	gen_logic_CC ( tmp )	753:16:14755:14772	2441395	1	True				
ANR	2443662	CallExpression	gen_logic_CC ( tmp )		2441395	0					
ANR	2443663	Callee	gen_logic_CC		2441395	0					
ANR	2443664	Identifier	gen_logic_CC		2441395	0					
ANR	2443665	ArgumentList	tmp		2441395	1					
ANR	2443666	Argument	tmp		2441395	0					
ANR	2443667	Identifier	tmp		2441395	0					
ANR	2443668	ExpressionStatement	"store_reg_bx ( env , s , rd , tmp )"	755:12:14787:14816	2441395	8	True				
ANR	2443669	CallExpression	"store_reg_bx ( env , s , rd , tmp )"		2441395	0					
ANR	2443670	Callee	store_reg_bx		2441395	0					
ANR	2443671	Identifier	store_reg_bx		2441395	0					
ANR	2443672	ArgumentList	env		2441395	1					
ANR	2443673	Argument	env		2441395	0					
ANR	2443674	Identifier	env		2441395	0					
ANR	2443675	Argument	s		2441395	1					
ANR	2443676	Identifier	s		2441395	0					
ANR	2443677	Argument	rd		2441395	2					
ANR	2443678	Identifier	rd		2441395	0					
ANR	2443679	Argument	tmp		2441395	3					
ANR	2443680	Identifier	tmp		2441395	0					
ANR	2443681	BreakStatement	break ;	757:12:14831:14836	2441395	9	True				
ANR	2443682	Label	case 1 :	759:8:14847:14853	2441395	10	True				
ANR	2443683	ExpressionStatement	"tmp = load_reg ( s , rm )"	761:12:14893:14914	2441395	11	True				
ANR	2443684	AssignmentExpression	"tmp = load_reg ( s , rm )"		2441395	0		=			
ANR	2443685	Identifier	tmp		2441395	0					
ANR	2443686	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2443687	Callee	load_reg		2441395	0					
ANR	2443688	Identifier	load_reg		2441395	0					
ANR	2443689	ArgumentList	s		2441395	1					
ANR	2443690	Argument	s		2441395	0					
ANR	2443691	Identifier	s		2441395	0					
ANR	2443692	Argument	rm		2441395	1					
ANR	2443693	Identifier	rm		2441395	0					
ANR	2443694	ExpressionStatement	shift = ( insn >> 4 ) & 3	763:12:14929:14952	2441395	12	True				
ANR	2443695	AssignmentExpression	shift = ( insn >> 4 ) & 3		2441395	0		=			
ANR	2443696	Identifier	shift		2441395	0					
ANR	2443697	BitAndExpression	( insn >> 4 ) & 3		2441395	1		&			
ANR	2443698	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2443699	Identifier	insn		2441395	0					
ANR	2443700	PrimaryExpression	4		2441395	1					
ANR	2443701	PrimaryExpression	3		2441395	1					
ANR	2443702	IfStatement	if ( shift != 0 )		2441395	13					
ANR	2443703	Condition	shift != 0	769:16:15083:15092	2441395	0	True				
ANR	2443704	EqualityExpression	shift != 0		2441395	0		!=			
ANR	2443705	Identifier	shift		2441395	0					
ANR	2443706	PrimaryExpression	0		2441395	1					
ANR	2443707	ExpressionStatement	"tcg_gen_rotri_i32 ( tmp , tmp , shift * 8 )"	771:16:15112:15150	2441395	1	True				
ANR	2443708	CallExpression	"tcg_gen_rotri_i32 ( tmp , tmp , shift * 8 )"		2441395	0					
ANR	2443709	Callee	tcg_gen_rotri_i32		2441395	0					
ANR	2443710	Identifier	tcg_gen_rotri_i32		2441395	0					
ANR	2443711	ArgumentList	tmp		2441395	1					
ANR	2443712	Argument	tmp		2441395	0					
ANR	2443713	Identifier	tmp		2441395	0					
ANR	2443714	Argument	tmp		2441395	1					
ANR	2443715	Identifier	tmp		2441395	0					
ANR	2443716	Argument	shift * 8		2441395	2					
ANR	2443717	MultiplicativeExpression	shift * 8		2441395	0		*			
ANR	2443718	Identifier	shift		2441395	0					
ANR	2443719	PrimaryExpression	8		2441395	1					
ANR	2443720	ExpressionStatement	op = ( insn >> 20 ) & 7	773:12:15165:15186	2441395	14	True				
ANR	2443721	AssignmentExpression	op = ( insn >> 20 ) & 7		2441395	0		=			
ANR	2443722	Identifier	op		2441395	0					
ANR	2443723	BitAndExpression	( insn >> 20 ) & 7		2441395	1		&			
ANR	2443724	ShiftExpression	insn >> 20		2441395	0		>>			
ANR	2443725	Identifier	insn		2441395	0					
ANR	2443726	PrimaryExpression	20		2441395	1					
ANR	2443727	PrimaryExpression	7		2441395	1					
ANR	2443728	SwitchStatement	switch ( op )		2441395	15					
ANR	2443729	Condition	op	775:20:15209:15210	2441395	0	True				
ANR	2443730	Identifier	op		2441395	0					
ANR	2443731	CompoundStatement		773:24:15128:15128	2441395	1					
ANR	2443732	Label	case 0 :	777:12:15228:15234	2441395	0	True				
ANR	2443733	ExpressionStatement	gen_sxth ( tmp )	777:20:15236:15249	2441395	1	True				
ANR	2443734	CallExpression	gen_sxth ( tmp )		2441395	0					
ANR	2443735	Callee	gen_sxth		2441395	0					
ANR	2443736	Identifier	gen_sxth		2441395	0					
ANR	2443737	ArgumentList	tmp		2441395	1					
ANR	2443738	Argument	tmp		2441395	0					
ANR	2443739	Identifier	tmp		2441395	0					
ANR	2443740	BreakStatement	break ;	777:37:15253:15258	2441395	2	True				
ANR	2443741	Label	case 1 :	779:12:15273:15279	2441395	3	True				
ANR	2443742	ExpressionStatement	gen_uxth ( tmp )	779:20:15281:15294	2441395	4	True				
ANR	2443743	CallExpression	gen_uxth ( tmp )		2441395	0					
ANR	2443744	Callee	gen_uxth		2441395	0					
ANR	2443745	Identifier	gen_uxth		2441395	0					
ANR	2443746	ArgumentList	tmp		2441395	1					
ANR	2443747	Argument	tmp		2441395	0					
ANR	2443748	Identifier	tmp		2441395	0					
ANR	2443749	BreakStatement	break ;	779:37:15298:15303	2441395	5	True				
ANR	2443750	Label	case 2 :	781:12:15318:15324	2441395	6	True				
ANR	2443751	ExpressionStatement	gen_sxtb16 ( tmp )	781:20:15326:15341	2441395	7	True				
ANR	2443752	CallExpression	gen_sxtb16 ( tmp )		2441395	0					
ANR	2443753	Callee	gen_sxtb16		2441395	0					
ANR	2443754	Identifier	gen_sxtb16		2441395	0					
ANR	2443755	ArgumentList	tmp		2441395	1					
ANR	2443756	Argument	tmp		2441395	0					
ANR	2443757	Identifier	tmp		2441395	0					
ANR	2443758	BreakStatement	break ;	781:37:15343:15348	2441395	8	True				
ANR	2443759	Label	case 3 :	783:12:15363:15369	2441395	9	True				
ANR	2443760	ExpressionStatement	gen_uxtb16 ( tmp )	783:20:15371:15386	2441395	10	True				
ANR	2443761	CallExpression	gen_uxtb16 ( tmp )		2441395	0					
ANR	2443762	Callee	gen_uxtb16		2441395	0					
ANR	2443763	Identifier	gen_uxtb16		2441395	0					
ANR	2443764	ArgumentList	tmp		2441395	1					
ANR	2443765	Argument	tmp		2441395	0					
ANR	2443766	Identifier	tmp		2441395	0					
ANR	2443767	BreakStatement	break ;	783:37:15388:15393	2441395	11	True				
ANR	2443768	Label	case 4 :	785:12:15408:15414	2441395	12	True				
ANR	2443769	ExpressionStatement	gen_sxtb ( tmp )	785:20:15416:15429	2441395	13	True				
ANR	2443770	CallExpression	gen_sxtb ( tmp )		2441395	0					
ANR	2443771	Callee	gen_sxtb		2441395	0					
ANR	2443772	Identifier	gen_sxtb		2441395	0					
ANR	2443773	ArgumentList	tmp		2441395	1					
ANR	2443774	Argument	tmp		2441395	0					
ANR	2443775	Identifier	tmp		2441395	0					
ANR	2443776	BreakStatement	break ;	785:37:15433:15438	2441395	14	True				
ANR	2443777	Label	case 5 :	787:12:15453:15459	2441395	15	True				
ANR	2443778	ExpressionStatement	gen_uxtb ( tmp )	787:20:15461:15474	2441395	16	True				
ANR	2443779	CallExpression	gen_uxtb ( tmp )		2441395	0					
ANR	2443780	Callee	gen_uxtb		2441395	0					
ANR	2443781	Identifier	gen_uxtb		2441395	0					
ANR	2443782	ArgumentList	tmp		2441395	1					
ANR	2443783	Argument	tmp		2441395	0					
ANR	2443784	Identifier	tmp		2441395	0					
ANR	2443785	BreakStatement	break ;	787:37:15478:15483	2441395	17	True				
ANR	2443786	Label	default :	789:12:15498:15505	2441395	18	True				
ANR	2443787	Identifier	default		2441395	0					
ANR	2443788	GotoStatement	goto illegal_op ;	789:21:15507:15522	2441395	19	True				
ANR	2443789	Identifier	illegal_op		2441395	0					
ANR	2443790	IfStatement	if ( rn != 15 )		2441395	16					
ANR	2443791	Condition	rn != 15	793:16:15556:15563	2441395	0	True				
ANR	2443792	EqualityExpression	rn != 15		2441395	0		!=			
ANR	2443793	Identifier	rn		2441395	0					
ANR	2443794	PrimaryExpression	15		2441395	1					
ANR	2443795	CompoundStatement		791:26:15481:15481	2441395	1					
ANR	2443796	ExpressionStatement	"tmp2 = load_reg ( s , rn )"	795:16:15585:15607	2441395	0	True				
ANR	2443797	AssignmentExpression	"tmp2 = load_reg ( s , rn )"		2441395	0		=			
ANR	2443798	Identifier	tmp2		2441395	0					
ANR	2443799	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2443800	Callee	load_reg		2441395	0					
ANR	2443801	Identifier	load_reg		2441395	0					
ANR	2443802	ArgumentList	s		2441395	1					
ANR	2443803	Argument	s		2441395	0					
ANR	2443804	Identifier	s		2441395	0					
ANR	2443805	Argument	rn		2441395	1					
ANR	2443806	Identifier	rn		2441395	0					
ANR	2443807	IfStatement	if ( ( op >> 1 ) == 1 )		2441395	1					
ANR	2443808	Condition	( op >> 1 ) == 1	797:20:15630:15643	2441395	0	True				
ANR	2443809	EqualityExpression	( op >> 1 ) == 1		2441395	0		==			
ANR	2443810	ShiftExpression	op >> 1		2441395	0		>>			
ANR	2443811	Identifier	op		2441395	0					
ANR	2443812	PrimaryExpression	1		2441395	1					
ANR	2443813	PrimaryExpression	1		2441395	1					
ANR	2443814	CompoundStatement		795:36:15561:15561	2441395	1					
ANR	2443815	ExpressionStatement	"gen_add16 ( tmp , tmp2 )"	799:20:15669:15689	2441395	0	True				
ANR	2443816	CallExpression	"gen_add16 ( tmp , tmp2 )"		2441395	0					
ANR	2443817	Callee	gen_add16		2441395	0					
ANR	2443818	Identifier	gen_add16		2441395	0					
ANR	2443819	ArgumentList	tmp		2441395	1					
ANR	2443820	Argument	tmp		2441395	0					
ANR	2443821	Identifier	tmp		2441395	0					
ANR	2443822	Argument	tmp2		2441395	1					
ANR	2443823	Identifier	tmp2		2441395	0					
ANR	2443824	ElseStatement	else		2441395	0					
ANR	2443825	CompoundStatement		799:23:15630:15630	2441395	0					
ANR	2443826	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	803:20:15738:15769	2441395	0	True				
ANR	2443827	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2443828	Callee	tcg_gen_add_i32		2441395	0					
ANR	2443829	Identifier	tcg_gen_add_i32		2441395	0					
ANR	2443830	ArgumentList	tmp		2441395	1					
ANR	2443831	Argument	tmp		2441395	0					
ANR	2443832	Identifier	tmp		2441395	0					
ANR	2443833	Argument	tmp		2441395	1					
ANR	2443834	Identifier	tmp		2441395	0					
ANR	2443835	Argument	tmp2		2441395	2					
ANR	2443836	Identifier	tmp2		2441395	0					
ANR	2443837	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	805:20:15792:15815	2441395	1	True				
ANR	2443838	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2443839	Callee	tcg_temp_free_i32		2441395	0					
ANR	2443840	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2443841	ArgumentList	tmp2		2441395	1					
ANR	2443842	Argument	tmp2		2441395	0					
ANR	2443843	Identifier	tmp2		2441395	0					
ANR	2443844	ExpressionStatement	"store_reg ( s , rd , tmp )"	811:12:15864:15885	2441395	17	True				
ANR	2443845	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2443846	Callee	store_reg		2441395	0					
ANR	2443847	Identifier	store_reg		2441395	0					
ANR	2443848	ArgumentList	s		2441395	1					
ANR	2443849	Argument	s		2441395	0					
ANR	2443850	Identifier	s		2441395	0					
ANR	2443851	Argument	rd		2441395	1					
ANR	2443852	Identifier	rd		2441395	0					
ANR	2443853	Argument	tmp		2441395	2					
ANR	2443854	Identifier	tmp		2441395	0					
ANR	2443855	BreakStatement	break ;	813:12:15900:15905	2441395	18	True				
ANR	2443856	Label	case 2 :	815:8:15916:15922	2441395	19	True				
ANR	2443857	ExpressionStatement	op = ( insn >> 20 ) & 7	817:12:15963:15984	2441395	20	True				
ANR	2443858	AssignmentExpression	op = ( insn >> 20 ) & 7		2441395	0		=			
ANR	2443859	Identifier	op		2441395	0					
ANR	2443860	BitAndExpression	( insn >> 20 ) & 7		2441395	1		&			
ANR	2443861	ShiftExpression	insn >> 20		2441395	0		>>			
ANR	2443862	Identifier	insn		2441395	0					
ANR	2443863	PrimaryExpression	20		2441395	1					
ANR	2443864	PrimaryExpression	7		2441395	1					
ANR	2443865	ExpressionStatement	shift = ( insn >> 4 ) & 7	819:12:15999:16022	2441395	21	True				
ANR	2443866	AssignmentExpression	shift = ( insn >> 4 ) & 7		2441395	0		=			
ANR	2443867	Identifier	shift		2441395	0					
ANR	2443868	BitAndExpression	( insn >> 4 ) & 7		2441395	1		&			
ANR	2443869	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2443870	Identifier	insn		2441395	0					
ANR	2443871	PrimaryExpression	4		2441395	1					
ANR	2443872	PrimaryExpression	7		2441395	1					
ANR	2443873	IfStatement	if ( ( op & 3 ) == 3 || ( shift & 3 ) == 3 )		2441395	22					
ANR	2443874	Condition	( op & 3 ) == 3 || ( shift & 3 ) == 3	821:16:16041:16073	2441395	0	True				
ANR	2443875	OrExpression	( op & 3 ) == 3 || ( shift & 3 ) == 3		2441395	0		||			
ANR	2443876	EqualityExpression	( op & 3 ) == 3		2441395	0		==			
ANR	2443877	BitAndExpression	op & 3		2441395	0		&			
ANR	2443878	Identifier	op		2441395	0					
ANR	2443879	PrimaryExpression	3		2441395	1					
ANR	2443880	PrimaryExpression	3		2441395	1					
ANR	2443881	EqualityExpression	( shift & 3 ) == 3		2441395	1		==			
ANR	2443882	BitAndExpression	shift & 3		2441395	0		&			
ANR	2443883	Identifier	shift		2441395	0					
ANR	2443884	PrimaryExpression	3		2441395	1					
ANR	2443885	PrimaryExpression	3		2441395	1					
ANR	2443886	GotoStatement	goto illegal_op ;	823:16:16093:16108	2441395	1	True				
ANR	2443887	Identifier	illegal_op		2441395	0					
ANR	2443888	ExpressionStatement	"tmp = load_reg ( s , rn )"	825:12:16123:16144	2441395	23	True				
ANR	2443889	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2443890	Identifier	tmp		2441395	0					
ANR	2443891	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2443892	Callee	load_reg		2441395	0					
ANR	2443893	Identifier	load_reg		2441395	0					
ANR	2443894	ArgumentList	s		2441395	1					
ANR	2443895	Argument	s		2441395	0					
ANR	2443896	Identifier	s		2441395	0					
ANR	2443897	Argument	rn		2441395	1					
ANR	2443898	Identifier	rn		2441395	0					
ANR	2443899	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	827:12:16159:16181	2441395	24	True				
ANR	2443900	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2441395	0		=			
ANR	2443901	Identifier	tmp2		2441395	0					
ANR	2443902	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2443903	Callee	load_reg		2441395	0					
ANR	2443904	Identifier	load_reg		2441395	0					
ANR	2443905	ArgumentList	s		2441395	1					
ANR	2443906	Argument	s		2441395	0					
ANR	2443907	Identifier	s		2441395	0					
ANR	2443908	Argument	rm		2441395	1					
ANR	2443909	Identifier	rm		2441395	0					
ANR	2443910	ExpressionStatement	"gen_thumb2_parallel_addsub ( op , shift , tmp , tmp2 )"	829:12:16196:16244	2441395	25	True				
ANR	2443911	CallExpression	"gen_thumb2_parallel_addsub ( op , shift , tmp , tmp2 )"		2441395	0					
ANR	2443912	Callee	gen_thumb2_parallel_addsub		2441395	0					
ANR	2443913	Identifier	gen_thumb2_parallel_addsub		2441395	0					
ANR	2443914	ArgumentList	op		2441395	1					
ANR	2443915	Argument	op		2441395	0					
ANR	2443916	Identifier	op		2441395	0					
ANR	2443917	Argument	shift		2441395	1					
ANR	2443918	Identifier	shift		2441395	0					
ANR	2443919	Argument	tmp		2441395	2					
ANR	2443920	Identifier	tmp		2441395	0					
ANR	2443921	Argument	tmp2		2441395	3					
ANR	2443922	Identifier	tmp2		2441395	0					
ANR	2443923	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	831:12:16259:16282	2441395	26	True				
ANR	2443924	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2443925	Callee	tcg_temp_free_i32		2441395	0					
ANR	2443926	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2443927	ArgumentList	tmp2		2441395	1					
ANR	2443928	Argument	tmp2		2441395	0					
ANR	2443929	Identifier	tmp2		2441395	0					
ANR	2443930	ExpressionStatement	"store_reg ( s , rd , tmp )"	833:12:16297:16318	2441395	27	True				
ANR	2443931	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2443932	Callee	store_reg		2441395	0					
ANR	2443933	Identifier	store_reg		2441395	0					
ANR	2443934	ArgumentList	s		2441395	1					
ANR	2443935	Argument	s		2441395	0					
ANR	2443936	Identifier	s		2441395	0					
ANR	2443937	Argument	rd		2441395	1					
ANR	2443938	Identifier	rd		2441395	0					
ANR	2443939	Argument	tmp		2441395	2					
ANR	2443940	Identifier	tmp		2441395	0					
ANR	2443941	BreakStatement	break ;	835:12:16333:16338	2441395	28	True				
ANR	2443942	Label	case 3 :	837:8:16349:16355	2441395	29	True				
ANR	2443943	ExpressionStatement	op = ( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 4 ) & 7 )	839:12:16400:16446	2441395	30	True				
ANR	2443944	AssignmentExpression	op = ( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 4 ) & 7 )		2441395	0		=			
ANR	2443945	Identifier	op		2441395	0					
ANR	2443946	InclusiveOrExpression	( ( insn >> 17 ) & 0x38 ) | ( ( insn >> 4 ) & 7 )		2441395	1		|			
ANR	2443947	BitAndExpression	( insn >> 17 ) & 0x38		2441395	0		&			
ANR	2443948	ShiftExpression	insn >> 17		2441395	0		>>			
ANR	2443949	Identifier	insn		2441395	0					
ANR	2443950	PrimaryExpression	17		2441395	1					
ANR	2443951	PrimaryExpression	0x38		2441395	1					
ANR	2443952	BitAndExpression	( insn >> 4 ) & 7		2441395	1		&			
ANR	2443953	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2443954	Identifier	insn		2441395	0					
ANR	2443955	PrimaryExpression	4		2441395	1					
ANR	2443956	PrimaryExpression	7		2441395	1					
ANR	2443957	IfStatement	if ( op < 4 )		2441395	31					
ANR	2443958	Condition	op < 4	841:16:16465:16470	2441395	0	True				
ANR	2443959	RelationalExpression	op < 4		2441395	0		<			
ANR	2443960	Identifier	op		2441395	0					
ANR	2443961	PrimaryExpression	4		2441395	1					
ANR	2443962	CompoundStatement		839:24:16388:16388	2441395	1					
ANR	2443963	ExpressionStatement	"tmp = load_reg ( s , rn )"	845:16:16541:16562	2441395	0	True				
ANR	2443964	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2443965	Identifier	tmp		2441395	0					
ANR	2443966	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2443967	Callee	load_reg		2441395	0					
ANR	2443968	Identifier	load_reg		2441395	0					
ANR	2443969	ArgumentList	s		2441395	1					
ANR	2443970	Argument	s		2441395	0					
ANR	2443971	Identifier	s		2441395	0					
ANR	2443972	Argument	rn		2441395	1					
ANR	2443973	Identifier	rn		2441395	0					
ANR	2443974	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	847:16:16581:16603	2441395	1	True				
ANR	2443975	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2441395	0		=			
ANR	2443976	Identifier	tmp2		2441395	0					
ANR	2443977	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2443978	Callee	load_reg		2441395	0					
ANR	2443979	Identifier	load_reg		2441395	0					
ANR	2443980	ArgumentList	s		2441395	1					
ANR	2443981	Argument	s		2441395	0					
ANR	2443982	Identifier	s		2441395	0					
ANR	2443983	Argument	rm		2441395	1					
ANR	2443984	Identifier	rm		2441395	0					
ANR	2443985	IfStatement	if ( op & 1 )		2441395	2					
ANR	2443986	Condition	op & 1	849:20:16626:16631	2441395	0	True				
ANR	2443987	BitAndExpression	op & 1		2441395	0		&			
ANR	2443988	Identifier	op		2441395	0					
ANR	2443989	PrimaryExpression	1		2441395	1					
ANR	2443990	ExpressionStatement	"gen_helper_double_saturate ( tmp , cpu_env , tmp )"	851:20:16655:16700	2441395	1	True				
ANR	2443991	CallExpression	"gen_helper_double_saturate ( tmp , cpu_env , tmp )"		2441395	0					
ANR	2443992	Callee	gen_helper_double_saturate		2441395	0					
ANR	2443993	Identifier	gen_helper_double_saturate		2441395	0					
ANR	2443994	ArgumentList	tmp		2441395	1					
ANR	2443995	Argument	tmp		2441395	0					
ANR	2443996	Identifier	tmp		2441395	0					
ANR	2443997	Argument	cpu_env		2441395	1					
ANR	2443998	Identifier	cpu_env		2441395	0					
ANR	2443999	Argument	tmp		2441395	2					
ANR	2444000	Identifier	tmp		2441395	0					
ANR	2444001	IfStatement	if ( op & 2 )		2441395	3					
ANR	2444002	Condition	op & 2	853:20:16723:16728	2441395	0	True				
ANR	2444003	BitAndExpression	op & 2		2441395	0		&			
ANR	2444004	Identifier	op		2441395	0					
ANR	2444005	PrimaryExpression	2		2441395	1					
ANR	2444006	ExpressionStatement	"gen_helper_sub_saturate ( tmp , cpu_env , tmp2 , tmp )"	855:20:16752:16800	2441395	1	True				
ANR	2444007	CallExpression	"gen_helper_sub_saturate ( tmp , cpu_env , tmp2 , tmp )"		2441395	0					
ANR	2444008	Callee	gen_helper_sub_saturate		2441395	0					
ANR	2444009	Identifier	gen_helper_sub_saturate		2441395	0					
ANR	2444010	ArgumentList	tmp		2441395	1					
ANR	2444011	Argument	tmp		2441395	0					
ANR	2444012	Identifier	tmp		2441395	0					
ANR	2444013	Argument	cpu_env		2441395	1					
ANR	2444014	Identifier	cpu_env		2441395	0					
ANR	2444015	Argument	tmp2		2441395	2					
ANR	2444016	Identifier	tmp2		2441395	0					
ANR	2444017	Argument	tmp		2441395	3					
ANR	2444018	Identifier	tmp		2441395	0					
ANR	2444019	ElseStatement	else		2441395	0					
ANR	2444020	ExpressionStatement	"gen_helper_add_saturate ( tmp , cpu_env , tmp , tmp2 )"	859:20:16845:16893	2441395	0	True				
ANR	2444021	CallExpression	"gen_helper_add_saturate ( tmp , cpu_env , tmp , tmp2 )"		2441395	0					
ANR	2444022	Callee	gen_helper_add_saturate		2441395	0					
ANR	2444023	Identifier	gen_helper_add_saturate		2441395	0					
ANR	2444024	ArgumentList	tmp		2441395	1					
ANR	2444025	Argument	tmp		2441395	0					
ANR	2444026	Identifier	tmp		2441395	0					
ANR	2444027	Argument	cpu_env		2441395	1					
ANR	2444028	Identifier	cpu_env		2441395	0					
ANR	2444029	Argument	tmp		2441395	2					
ANR	2444030	Identifier	tmp		2441395	0					
ANR	2444031	Argument	tmp2		2441395	3					
ANR	2444032	Identifier	tmp2		2441395	0					
ANR	2444033	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	861:16:16912:16935	2441395	4	True				
ANR	2444034	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444035	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444036	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444037	ArgumentList	tmp2		2441395	1					
ANR	2444038	Argument	tmp2		2441395	0					
ANR	2444039	Identifier	tmp2		2441395	0					
ANR	2444040	ElseStatement	else		2441395	0					
ANR	2444041	CompoundStatement		861:19:16872:16872	2441395	0					
ANR	2444042	ExpressionStatement	"tmp = load_reg ( s , rn )"	865:16:16976:16997	2441395	0	True				
ANR	2444043	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2444044	Identifier	tmp		2441395	0					
ANR	2444045	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2444046	Callee	load_reg		2441395	0					
ANR	2444047	Identifier	load_reg		2441395	0					
ANR	2444048	ArgumentList	s		2441395	1					
ANR	2444049	Argument	s		2441395	0					
ANR	2444050	Identifier	s		2441395	0					
ANR	2444051	Argument	rn		2441395	1					
ANR	2444052	Identifier	rn		2441395	0					
ANR	2444053	SwitchStatement	switch ( op )		2441395	1					
ANR	2444054	Condition	op	867:24:17024:17025	2441395	0	True				
ANR	2444055	Identifier	op		2441395	0					
ANR	2444056	CompoundStatement		865:28:16943:16943	2441395	1					
ANR	2444057	Label	case 0x0a :	869:16:17047:17056	2441395	0	True				
ANR	2444058	ExpressionStatement	"gen_helper_rbit ( tmp , tmp )"	871:20:17090:17115	2441395	1	True				
ANR	2444059	CallExpression	"gen_helper_rbit ( tmp , tmp )"		2441395	0					
ANR	2444060	Callee	gen_helper_rbit		2441395	0					
ANR	2444061	Identifier	gen_helper_rbit		2441395	0					
ANR	2444062	ArgumentList	tmp		2441395	1					
ANR	2444063	Argument	tmp		2441395	0					
ANR	2444064	Identifier	tmp		2441395	0					
ANR	2444065	Argument	tmp		2441395	1					
ANR	2444066	Identifier	tmp		2441395	0					
ANR	2444067	BreakStatement	break ;	873:20:17138:17143	2441395	2	True				
ANR	2444068	Label	case 0x08 :	875:16:17162:17171	2441395	3	True				
ANR	2444069	ExpressionStatement	"tcg_gen_bswap32_i32 ( tmp , tmp )"	877:20:17204:17233	2441395	4	True				
ANR	2444070	CallExpression	"tcg_gen_bswap32_i32 ( tmp , tmp )"		2441395	0					
ANR	2444071	Callee	tcg_gen_bswap32_i32		2441395	0					
ANR	2444072	Identifier	tcg_gen_bswap32_i32		2441395	0					
ANR	2444073	ArgumentList	tmp		2441395	1					
ANR	2444074	Argument	tmp		2441395	0					
ANR	2444075	Identifier	tmp		2441395	0					
ANR	2444076	Argument	tmp		2441395	1					
ANR	2444077	Identifier	tmp		2441395	0					
ANR	2444078	BreakStatement	break ;	879:20:17256:17261	2441395	5	True				
ANR	2444079	Label	case 0x09 :	881:16:17280:17289	2441395	6	True				
ANR	2444080	ExpressionStatement	gen_rev16 ( tmp )	883:20:17324:17338	2441395	7	True				
ANR	2444081	CallExpression	gen_rev16 ( tmp )		2441395	0					
ANR	2444082	Callee	gen_rev16		2441395	0					
ANR	2444083	Identifier	gen_rev16		2441395	0					
ANR	2444084	ArgumentList	tmp		2441395	1					
ANR	2444085	Argument	tmp		2441395	0					
ANR	2444086	Identifier	tmp		2441395	0					
ANR	2444087	BreakStatement	break ;	885:20:17361:17366	2441395	8	True				
ANR	2444088	Label	case 0x0b :	887:16:17385:17394	2441395	9	True				
ANR	2444089	ExpressionStatement	gen_revsh ( tmp )	889:20:17429:17443	2441395	10	True				
ANR	2444090	CallExpression	gen_revsh ( tmp )		2441395	0					
ANR	2444091	Callee	gen_revsh		2441395	0					
ANR	2444092	Identifier	gen_revsh		2441395	0					
ANR	2444093	ArgumentList	tmp		2441395	1					
ANR	2444094	Argument	tmp		2441395	0					
ANR	2444095	Identifier	tmp		2441395	0					
ANR	2444096	BreakStatement	break ;	891:20:17466:17471	2441395	11	True				
ANR	2444097	Label	case 0x10 :	893:16:17490:17499	2441395	12	True				
ANR	2444098	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	895:20:17532:17554	2441395	13	True				
ANR	2444099	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2441395	0		=			
ANR	2444100	Identifier	tmp2		2441395	0					
ANR	2444101	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2444102	Callee	load_reg		2441395	0					
ANR	2444103	Identifier	load_reg		2441395	0					
ANR	2444104	ArgumentList	s		2441395	1					
ANR	2444105	Argument	s		2441395	0					
ANR	2444106	Identifier	s		2441395	0					
ANR	2444107	Argument	rm		2441395	1					
ANR	2444108	Identifier	rm		2441395	0					
ANR	2444109	ExpressionStatement	tmp3 = tcg_temp_new_i32 ( )	897:20:17577:17602	2441395	14	True				
ANR	2444110	AssignmentExpression	tmp3 = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2444111	Identifier	tmp3		2441395	0					
ANR	2444112	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2444113	Callee	tcg_temp_new_i32		2441395	0					
ANR	2444114	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2444115	ArgumentList			2441395	1					
ANR	2444116	ExpressionStatement	"tcg_gen_ld_i32 ( tmp3 , cpu_env , offsetof ( CPUARMState , GE ) )"	899:20:17625:17681	2441395	15	True				
ANR	2444117	CallExpression	"tcg_gen_ld_i32 ( tmp3 , cpu_env , offsetof ( CPUARMState , GE ) )"		2441395	0					
ANR	2444118	Callee	tcg_gen_ld_i32		2441395	0					
ANR	2444119	Identifier	tcg_gen_ld_i32		2441395	0					
ANR	2444120	ArgumentList	tmp3		2441395	1					
ANR	2444121	Argument	tmp3		2441395	0					
ANR	2444122	Identifier	tmp3		2441395	0					
ANR	2444123	Argument	cpu_env		2441395	1					
ANR	2444124	Identifier	cpu_env		2441395	0					
ANR	2444125	Argument	"offsetof ( CPUARMState , GE )"		2441395	2					
ANR	2444126	CallExpression	"offsetof ( CPUARMState , GE )"		2441395	0					
ANR	2444127	Callee	offsetof		2441395	0					
ANR	2444128	Identifier	offsetof		2441395	0					
ANR	2444129	ArgumentList	CPUARMState		2441395	1					
ANR	2444130	Argument	CPUARMState		2441395	0					
ANR	2444131	Identifier	CPUARMState		2441395	0					
ANR	2444132	Argument	GE		2441395	1					
ANR	2444133	Identifier	GE		2441395	0					
ANR	2444134	ExpressionStatement	"gen_helper_sel_flags ( tmp , tmp3 , tmp , tmp2 )"	901:20:17704:17746	2441395	16	True				
ANR	2444135	CallExpression	"gen_helper_sel_flags ( tmp , tmp3 , tmp , tmp2 )"		2441395	0					
ANR	2444136	Callee	gen_helper_sel_flags		2441395	0					
ANR	2444137	Identifier	gen_helper_sel_flags		2441395	0					
ANR	2444138	ArgumentList	tmp		2441395	1					
ANR	2444139	Argument	tmp		2441395	0					
ANR	2444140	Identifier	tmp		2441395	0					
ANR	2444141	Argument	tmp3		2441395	1					
ANR	2444142	Identifier	tmp3		2441395	0					
ANR	2444143	Argument	tmp		2441395	2					
ANR	2444144	Identifier	tmp		2441395	0					
ANR	2444145	Argument	tmp2		2441395	3					
ANR	2444146	Identifier	tmp2		2441395	0					
ANR	2444147	ExpressionStatement	tcg_temp_free_i32 ( tmp3 )	903:20:17769:17792	2441395	17	True				
ANR	2444148	CallExpression	tcg_temp_free_i32 ( tmp3 )		2441395	0					
ANR	2444149	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444150	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444151	ArgumentList	tmp3		2441395	1					
ANR	2444152	Argument	tmp3		2441395	0					
ANR	2444153	Identifier	tmp3		2441395	0					
ANR	2444154	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	905:20:17815:17838	2441395	18	True				
ANR	2444155	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444156	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444157	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444158	ArgumentList	tmp2		2441395	1					
ANR	2444159	Argument	tmp2		2441395	0					
ANR	2444160	Identifier	tmp2		2441395	0					
ANR	2444161	BreakStatement	break ;	907:20:17861:17866	2441395	19	True				
ANR	2444162	Label	case 0x18 :	909:16:17885:17894	2441395	20	True				
ANR	2444163	ExpressionStatement	"gen_helper_clz ( tmp , tmp )"	911:20:17927:17951	2441395	21	True				
ANR	2444164	CallExpression	"gen_helper_clz ( tmp , tmp )"		2441395	0					
ANR	2444165	Callee	gen_helper_clz		2441395	0					
ANR	2444166	Identifier	gen_helper_clz		2441395	0					
ANR	2444167	ArgumentList	tmp		2441395	1					
ANR	2444168	Argument	tmp		2441395	0					
ANR	2444169	Identifier	tmp		2441395	0					
ANR	2444170	Argument	tmp		2441395	1					
ANR	2444171	Identifier	tmp		2441395	0					
ANR	2444172	BreakStatement	break ;	913:20:17974:17979	2441395	22	True				
ANR	2444173	Label	default :	915:16:17998:18005	2441395	23	True				
ANR	2444174	Identifier	default		2441395	0					
ANR	2444175	GotoStatement	goto illegal_op ;	917:20:18028:18043	2441395	24	True				
ANR	2444176	Identifier	illegal_op		2441395	0					
ANR	2444177	ExpressionStatement	"store_reg ( s , rd , tmp )"	923:12:18092:18113	2441395	32	True				
ANR	2444178	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2444179	Callee	store_reg		2441395	0					
ANR	2444180	Identifier	store_reg		2441395	0					
ANR	2444181	ArgumentList	s		2441395	1					
ANR	2444182	Argument	s		2441395	0					
ANR	2444183	Identifier	s		2441395	0					
ANR	2444184	Argument	rd		2441395	1					
ANR	2444185	Identifier	rd		2441395	0					
ANR	2444186	Argument	tmp		2441395	2					
ANR	2444187	Identifier	tmp		2441395	0					
ANR	2444188	BreakStatement	break ;	925:12:18128:18133	2441395	33	True				
ANR	2444189	Label	case 4 :	927:8:18144:18150	2441395	34	True				
ANR	2444190	Label	case 5 :	927:16:18152:18158	2441395	35	True				
ANR	2444191	ExpressionStatement	op = ( insn >> 4 ) & 0xf	929:12:18227:18249	2441395	36	True				
ANR	2444192	AssignmentExpression	op = ( insn >> 4 ) & 0xf		2441395	0		=			
ANR	2444193	Identifier	op		2441395	0					
ANR	2444194	BitAndExpression	( insn >> 4 ) & 0xf		2441395	1		&			
ANR	2444195	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2444196	Identifier	insn		2441395	0					
ANR	2444197	PrimaryExpression	4		2441395	1					
ANR	2444198	PrimaryExpression	0xf		2441395	1					
ANR	2444199	ExpressionStatement	"tmp = load_reg ( s , rn )"	931:12:18264:18285	2441395	37	True				
ANR	2444200	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2444201	Identifier	tmp		2441395	0					
ANR	2444202	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2444203	Callee	load_reg		2441395	0					
ANR	2444204	Identifier	load_reg		2441395	0					
ANR	2444205	ArgumentList	s		2441395	1					
ANR	2444206	Argument	s		2441395	0					
ANR	2444207	Identifier	s		2441395	0					
ANR	2444208	Argument	rn		2441395	1					
ANR	2444209	Identifier	rn		2441395	0					
ANR	2444210	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	933:12:18300:18322	2441395	38	True				
ANR	2444211	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2441395	0		=			
ANR	2444212	Identifier	tmp2		2441395	0					
ANR	2444213	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2444214	Callee	load_reg		2441395	0					
ANR	2444215	Identifier	load_reg		2441395	0					
ANR	2444216	ArgumentList	s		2441395	1					
ANR	2444217	Argument	s		2441395	0					
ANR	2444218	Identifier	s		2441395	0					
ANR	2444219	Argument	rm		2441395	1					
ANR	2444220	Identifier	rm		2441395	0					
ANR	2444221	SwitchStatement	switch ( ( insn >> 20 ) & 7 )		2441395	39					
ANR	2444222	Condition	( insn >> 20 ) & 7	935:20:18345:18360	2441395	0	True				
ANR	2444223	BitAndExpression	( insn >> 20 ) & 7		2441395	0		&			
ANR	2444224	ShiftExpression	insn >> 20		2441395	0		>>			
ANR	2444225	Identifier	insn		2441395	0					
ANR	2444226	PrimaryExpression	20		2441395	1					
ANR	2444227	PrimaryExpression	7		2441395	1					
ANR	2444228	CompoundStatement		933:38:18278:18278	2441395	1					
ANR	2444229	Label	case 0 :	937:12:18378:18384	2441395	0	True				
ANR	2444230	ExpressionStatement	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"	939:16:18423:18454	2441395	1	True				
ANR	2444231	CallExpression	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2444232	Callee	tcg_gen_mul_i32		2441395	0					
ANR	2444233	Identifier	tcg_gen_mul_i32		2441395	0					
ANR	2444234	ArgumentList	tmp		2441395	1					
ANR	2444235	Argument	tmp		2441395	0					
ANR	2444236	Identifier	tmp		2441395	0					
ANR	2444237	Argument	tmp		2441395	1					
ANR	2444238	Identifier	tmp		2441395	0					
ANR	2444239	Argument	tmp2		2441395	2					
ANR	2444240	Identifier	tmp2		2441395	0					
ANR	2444241	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	941:16:18473:18496	2441395	2	True				
ANR	2444242	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444243	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444244	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444245	ArgumentList	tmp2		2441395	1					
ANR	2444246	Argument	tmp2		2441395	0					
ANR	2444247	Identifier	tmp2		2441395	0					
ANR	2444248	IfStatement	if ( rs != 15 )		2441395	3					
ANR	2444249	Condition	rs != 15	943:20:18519:18526	2441395	0	True				
ANR	2444250	EqualityExpression	rs != 15		2441395	0		!=			
ANR	2444251	Identifier	rs		2441395	0					
ANR	2444252	PrimaryExpression	15		2441395	1					
ANR	2444253	CompoundStatement		941:30:18444:18444	2441395	1					
ANR	2444254	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	945:20:18552:18574	2441395	0	True				
ANR	2444255	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2441395	0		=			
ANR	2444256	Identifier	tmp2		2441395	0					
ANR	2444257	CallExpression	"load_reg ( s , rs )"		2441395	1					
ANR	2444258	Callee	load_reg		2441395	0					
ANR	2444259	Identifier	load_reg		2441395	0					
ANR	2444260	ArgumentList	s		2441395	1					
ANR	2444261	Argument	s		2441395	0					
ANR	2444262	Identifier	s		2441395	0					
ANR	2444263	Argument	rs		2441395	1					
ANR	2444264	Identifier	rs		2441395	0					
ANR	2444265	IfStatement	if ( op )		2441395	1					
ANR	2444266	Condition	op	947:24:18601:18602	2441395	0	True				
ANR	2444267	Identifier	op		2441395	0					
ANR	2444268	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"	949:24:18630:18661	2441395	1	True				
ANR	2444269	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp2 , tmp )"		2441395	0					
ANR	2444270	Callee	tcg_gen_sub_i32		2441395	0					
ANR	2444271	Identifier	tcg_gen_sub_i32		2441395	0					
ANR	2444272	ArgumentList	tmp		2441395	1					
ANR	2444273	Argument	tmp		2441395	0					
ANR	2444274	Identifier	tmp		2441395	0					
ANR	2444275	Argument	tmp2		2441395	1					
ANR	2444276	Identifier	tmp2		2441395	0					
ANR	2444277	Argument	tmp		2441395	2					
ANR	2444278	Identifier	tmp		2441395	0					
ANR	2444279	ElseStatement	else		2441395	0					
ANR	2444280	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	953:24:18714:18745	2441395	0	True				
ANR	2444281	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2444282	Callee	tcg_gen_add_i32		2441395	0					
ANR	2444283	Identifier	tcg_gen_add_i32		2441395	0					
ANR	2444284	ArgumentList	tmp		2441395	1					
ANR	2444285	Argument	tmp		2441395	0					
ANR	2444286	Identifier	tmp		2441395	0					
ANR	2444287	Argument	tmp		2441395	1					
ANR	2444288	Identifier	tmp		2441395	0					
ANR	2444289	Argument	tmp2		2441395	2					
ANR	2444290	Identifier	tmp2		2441395	0					
ANR	2444291	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	955:20:18768:18791	2441395	2	True				
ANR	2444292	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444293	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444294	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444295	ArgumentList	tmp2		2441395	1					
ANR	2444296	Argument	tmp2		2441395	0					
ANR	2444297	Identifier	tmp2		2441395	0					
ANR	2444298	BreakStatement	break ;	959:16:18829:18834	2441395	4	True				
ANR	2444299	Label	case 1 :	961:12:18849:18855	2441395	5	True				
ANR	2444300	ExpressionStatement	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"	963:16:18894:18930	2441395	6	True				
ANR	2444301	CallExpression	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"		2441395	0					
ANR	2444302	Callee	gen_mulxy		2441395	0					
ANR	2444303	Identifier	gen_mulxy		2441395	0					
ANR	2444304	ArgumentList	tmp		2441395	1					
ANR	2444305	Argument	tmp		2441395	0					
ANR	2444306	Identifier	tmp		2441395	0					
ANR	2444307	Argument	tmp2		2441395	1					
ANR	2444308	Identifier	tmp2		2441395	0					
ANR	2444309	Argument	op & 2		2441395	2					
ANR	2444310	BitAndExpression	op & 2		2441395	0		&			
ANR	2444311	Identifier	op		2441395	0					
ANR	2444312	PrimaryExpression	2		2441395	1					
ANR	2444313	Argument	op & 1		2441395	3					
ANR	2444314	BitAndExpression	op & 1		2441395	0		&			
ANR	2444315	Identifier	op		2441395	0					
ANR	2444316	PrimaryExpression	1		2441395	1					
ANR	2444317	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	965:16:18949:18972	2441395	7	True				
ANR	2444318	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444319	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444320	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444321	ArgumentList	tmp2		2441395	1					
ANR	2444322	Argument	tmp2		2441395	0					
ANR	2444323	Identifier	tmp2		2441395	0					
ANR	2444324	IfStatement	if ( rs != 15 )		2441395	8					
ANR	2444325	Condition	rs != 15	967:20:18995:19002	2441395	0	True				
ANR	2444326	EqualityExpression	rs != 15		2441395	0		!=			
ANR	2444327	Identifier	rs		2441395	0					
ANR	2444328	PrimaryExpression	15		2441395	1					
ANR	2444329	CompoundStatement		965:30:18920:18920	2441395	1					
ANR	2444330	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	969:20:19028:19050	2441395	0	True				
ANR	2444331	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2441395	0		=			
ANR	2444332	Identifier	tmp2		2441395	0					
ANR	2444333	CallExpression	"load_reg ( s , rs )"		2441395	1					
ANR	2444334	Callee	load_reg		2441395	0					
ANR	2444335	Identifier	load_reg		2441395	0					
ANR	2444336	ArgumentList	s		2441395	1					
ANR	2444337	Argument	s		2441395	0					
ANR	2444338	Identifier	s		2441395	0					
ANR	2444339	Argument	rs		2441395	1					
ANR	2444340	Identifier	rs		2441395	0					
ANR	2444341	ExpressionStatement	"gen_helper_add_setq ( tmp , cpu_env , tmp , tmp2 )"	971:20:19073:19117	2441395	1	True				
ANR	2444342	CallExpression	"gen_helper_add_setq ( tmp , cpu_env , tmp , tmp2 )"		2441395	0					
ANR	2444343	Callee	gen_helper_add_setq		2441395	0					
ANR	2444344	Identifier	gen_helper_add_setq		2441395	0					
ANR	2444345	ArgumentList	tmp		2441395	1					
ANR	2444346	Argument	tmp		2441395	0					
ANR	2444347	Identifier	tmp		2441395	0					
ANR	2444348	Argument	cpu_env		2441395	1					
ANR	2444349	Identifier	cpu_env		2441395	0					
ANR	2444350	Argument	tmp		2441395	2					
ANR	2444351	Identifier	tmp		2441395	0					
ANR	2444352	Argument	tmp2		2441395	3					
ANR	2444353	Identifier	tmp2		2441395	0					
ANR	2444354	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	973:20:19140:19163	2441395	2	True				
ANR	2444355	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444356	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444357	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444358	ArgumentList	tmp2		2441395	1					
ANR	2444359	Argument	tmp2		2441395	0					
ANR	2444360	Identifier	tmp2		2441395	0					
ANR	2444361	BreakStatement	break ;	977:16:19201:19206	2441395	9	True				
ANR	2444362	Label	case 2 :	979:12:19221:19227	2441395	10	True				
ANR	2444363	Label	case 4 :	981:12:19268:19274	2441395	11	True				
ANR	2444364	IfStatement	if ( op )		2441395	12					
ANR	2444365	Condition	op	983:20:19328:19329	2441395	0	True				
ANR	2444366	Identifier	op		2441395	0					
ANR	2444367	ExpressionStatement	gen_swap_half ( tmp2 )	985:20:19353:19372	2441395	1	True				
ANR	2444368	CallExpression	gen_swap_half ( tmp2 )		2441395	0					
ANR	2444369	Callee	gen_swap_half		2441395	0					
ANR	2444370	Identifier	gen_swap_half		2441395	0					
ANR	2444371	ArgumentList	tmp2		2441395	1					
ANR	2444372	Argument	tmp2		2441395	0					
ANR	2444373	Identifier	tmp2		2441395	0					
ANR	2444374	ExpressionStatement	"gen_smul_dual ( tmp , tmp2 )"	987:16:19391:19415	2441395	13	True				
ANR	2444375	CallExpression	"gen_smul_dual ( tmp , tmp2 )"		2441395	0					
ANR	2444376	Callee	gen_smul_dual		2441395	0					
ANR	2444377	Identifier	gen_smul_dual		2441395	0					
ANR	2444378	ArgumentList	tmp		2441395	1					
ANR	2444379	Argument	tmp		2441395	0					
ANR	2444380	Identifier	tmp		2441395	0					
ANR	2444381	Argument	tmp2		2441395	1					
ANR	2444382	Identifier	tmp2		2441395	0					
ANR	2444383	IfStatement	if ( insn & ( 1 << 22 ) )		2441395	14					
ANR	2444384	Condition	insn & ( 1 << 22 )	989:20:19438:19453	2441395	0	True				
ANR	2444385	BitAndExpression	insn & ( 1 << 22 )		2441395	0		&			
ANR	2444386	Identifier	insn		2441395	0					
ANR	2444387	ShiftExpression	1 << 22		2441395	1		<<			
ANR	2444388	PrimaryExpression	1		2441395	0					
ANR	2444389	PrimaryExpression	22		2441395	1					
ANR	2444390	CompoundStatement		987:38:19371:19371	2441395	1					
ANR	2444391	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	993:20:19540:19571	2441395	0	True				
ANR	2444392	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2444393	Callee	tcg_gen_sub_i32		2441395	0					
ANR	2444394	Identifier	tcg_gen_sub_i32		2441395	0					
ANR	2444395	ArgumentList	tmp		2441395	1					
ANR	2444396	Argument	tmp		2441395	0					
ANR	2444397	Identifier	tmp		2441395	0					
ANR	2444398	Argument	tmp		2441395	1					
ANR	2444399	Identifier	tmp		2441395	0					
ANR	2444400	Argument	tmp2		2441395	2					
ANR	2444401	Identifier	tmp2		2441395	0					
ANR	2444402	ElseStatement	else		2441395	0					
ANR	2444403	CompoundStatement		993:23:19512:19512	2441395	0					
ANR	2444404	ExpressionStatement	"gen_helper_add_setq ( tmp , cpu_env , tmp , tmp2 )"	1005:20:19852:19896	2441395	0	True				
ANR	2444405	CallExpression	"gen_helper_add_setq ( tmp , cpu_env , tmp , tmp2 )"		2441395	0					
ANR	2444406	Callee	gen_helper_add_setq		2441395	0					
ANR	2444407	Identifier	gen_helper_add_setq		2441395	0					
ANR	2444408	ArgumentList	tmp		2441395	1					
ANR	2444409	Argument	tmp		2441395	0					
ANR	2444410	Identifier	tmp		2441395	0					
ANR	2444411	Argument	cpu_env		2441395	1					
ANR	2444412	Identifier	cpu_env		2441395	0					
ANR	2444413	Argument	tmp		2441395	2					
ANR	2444414	Identifier	tmp		2441395	0					
ANR	2444415	Argument	tmp2		2441395	3					
ANR	2444416	Identifier	tmp2		2441395	0					
ANR	2444417	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1009:16:19934:19957	2441395	15	True				
ANR	2444418	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444419	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444420	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444421	ArgumentList	tmp2		2441395	1					
ANR	2444422	Argument	tmp2		2441395	0					
ANR	2444423	Identifier	tmp2		2441395	0					
ANR	2444424	IfStatement	if ( rs != 15 )		2441395	16					
ANR	2444425	Condition	rs != 15	1011:20:19980:19987	2441395	0	True				
ANR	2444426	EqualityExpression	rs != 15		2441395	0		!=			
ANR	2444427	Identifier	rs		2441395	0					
ANR	2444428	PrimaryExpression	15		2441395	1					
ANR	2444429	CompoundStatement		1011:18:19924:19924	2441395	1					
ANR	2444430	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	1015:20:20032:20054	2441395	0	True				
ANR	2444431	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2441395	0		=			
ANR	2444432	Identifier	tmp2		2441395	0					
ANR	2444433	CallExpression	"load_reg ( s , rs )"		2441395	1					
ANR	2444434	Callee	load_reg		2441395	0					
ANR	2444435	Identifier	load_reg		2441395	0					
ANR	2444436	ArgumentList	s		2441395	1					
ANR	2444437	Argument	s		2441395	0					
ANR	2444438	Identifier	s		2441395	0					
ANR	2444439	Argument	rs		2441395	1					
ANR	2444440	Identifier	rs		2441395	0					
ANR	2444441	ExpressionStatement	"gen_helper_add_setq ( tmp , cpu_env , tmp , tmp2 )"	1017:20:20077:20121	2441395	1	True				
ANR	2444442	CallExpression	"gen_helper_add_setq ( tmp , cpu_env , tmp , tmp2 )"		2441395	0					
ANR	2444443	Callee	gen_helper_add_setq		2441395	0					
ANR	2444444	Identifier	gen_helper_add_setq		2441395	0					
ANR	2444445	ArgumentList	tmp		2441395	1					
ANR	2444446	Argument	tmp		2441395	0					
ANR	2444447	Identifier	tmp		2441395	0					
ANR	2444448	Argument	cpu_env		2441395	1					
ANR	2444449	Identifier	cpu_env		2441395	0					
ANR	2444450	Argument	tmp		2441395	2					
ANR	2444451	Identifier	tmp		2441395	0					
ANR	2444452	Argument	tmp2		2441395	3					
ANR	2444453	Identifier	tmp2		2441395	0					
ANR	2444454	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1019:20:20144:20167	2441395	2	True				
ANR	2444455	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444456	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444457	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444458	ArgumentList	tmp2		2441395	1					
ANR	2444459	Argument	tmp2		2441395	0					
ANR	2444460	Identifier	tmp2		2441395	0					
ANR	2444461	BreakStatement	break ;	1023:16:20207:20212	2441395	17	True				
ANR	2444462	Label	case 3 :	1025:12:20227:20233	2441395	18	True				
ANR	2444463	IfStatement	if ( op )		2441395	19					
ANR	2444464	Condition	op	1027:20:20279:20280	2441395	0	True				
ANR	2444465	Identifier	op		2441395	0					
ANR	2444466	ExpressionStatement	"tcg_gen_sari_i32 ( tmp2 , tmp2 , 16 )"	1029:20:20304:20336	2441395	1	True				
ANR	2444467	CallExpression	"tcg_gen_sari_i32 ( tmp2 , tmp2 , 16 )"		2441395	0					
ANR	2444468	Callee	tcg_gen_sari_i32		2441395	0					
ANR	2444469	Identifier	tcg_gen_sari_i32		2441395	0					
ANR	2444470	ArgumentList	tmp2		2441395	1					
ANR	2444471	Argument	tmp2		2441395	0					
ANR	2444472	Identifier	tmp2		2441395	0					
ANR	2444473	Argument	tmp2		2441395	1					
ANR	2444474	Identifier	tmp2		2441395	0					
ANR	2444475	Argument	16		2441395	2					
ANR	2444476	PrimaryExpression	16		2441395	0					
ANR	2444477	ElseStatement	else		2441395	0					
ANR	2444478	ExpressionStatement	gen_sxth ( tmp2 )	1033:20:20381:20395	2441395	0	True				
ANR	2444479	CallExpression	gen_sxth ( tmp2 )		2441395	0					
ANR	2444480	Callee	gen_sxth		2441395	0					
ANR	2444481	Identifier	gen_sxth		2441395	0					
ANR	2444482	ArgumentList	tmp2		2441395	1					
ANR	2444483	Argument	tmp2		2441395	0					
ANR	2444484	Identifier	tmp2		2441395	0					
ANR	2444485	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	1035:16:20414:20449	2441395	20	True				
ANR	2444486	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2441395	0		=			
ANR	2444487	Identifier	tmp64		2441395	0					
ANR	2444488	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2441395	1					
ANR	2444489	Callee	gen_muls_i64_i32		2441395	0					
ANR	2444490	Identifier	gen_muls_i64_i32		2441395	0					
ANR	2444491	ArgumentList	tmp		2441395	1					
ANR	2444492	Argument	tmp		2441395	0					
ANR	2444493	Identifier	tmp		2441395	0					
ANR	2444494	Argument	tmp2		2441395	1					
ANR	2444495	Identifier	tmp2		2441395	0					
ANR	2444496	ExpressionStatement	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 16 )"	1037:16:20468:20502	2441395	21	True				
ANR	2444497	CallExpression	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 16 )"		2441395	0					
ANR	2444498	Callee	tcg_gen_shri_i64		2441395	0					
ANR	2444499	Identifier	tcg_gen_shri_i64		2441395	0					
ANR	2444500	ArgumentList	tmp64		2441395	1					
ANR	2444501	Argument	tmp64		2441395	0					
ANR	2444502	Identifier	tmp64		2441395	0					
ANR	2444503	Argument	tmp64		2441395	1					
ANR	2444504	Identifier	tmp64		2441395	0					
ANR	2444505	Argument	16		2441395	2					
ANR	2444506	PrimaryExpression	16		2441395	0					
ANR	2444507	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1039:16:20521:20545	2441395	22	True				
ANR	2444508	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2444509	Identifier	tmp		2441395	0					
ANR	2444510	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2444511	Callee	tcg_temp_new_i32		2441395	0					
ANR	2444512	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2444513	ArgumentList			2441395	1					
ANR	2444514	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"	1041:16:20564:20597	2441395	23	True				
ANR	2444515	CallExpression	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"		2441395	0					
ANR	2444516	Callee	tcg_gen_trunc_i64_i32		2441395	0					
ANR	2444517	Identifier	tcg_gen_trunc_i64_i32		2441395	0					
ANR	2444518	ArgumentList	tmp		2441395	1					
ANR	2444519	Argument	tmp		2441395	0					
ANR	2444520	Identifier	tmp		2441395	0					
ANR	2444521	Argument	tmp64		2441395	1					
ANR	2444522	Identifier	tmp64		2441395	0					
ANR	2444523	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1043:16:20616:20640	2441395	24	True				
ANR	2444524	CallExpression	tcg_temp_free_i64 ( tmp64 )		2441395	0					
ANR	2444525	Callee	tcg_temp_free_i64		2441395	0					
ANR	2444526	Identifier	tcg_temp_free_i64		2441395	0					
ANR	2444527	ArgumentList	tmp64		2441395	1					
ANR	2444528	Argument	tmp64		2441395	0					
ANR	2444529	Identifier	tmp64		2441395	0					
ANR	2444530	IfStatement	if ( rs != 15 )		2441395	25					
ANR	2444531	Condition	rs != 15	1045:20:20663:20670	2441395	0	True				
ANR	2444532	EqualityExpression	rs != 15		2441395	0		!=			
ANR	2444533	Identifier	rs		2441395	0					
ANR	2444534	PrimaryExpression	15		2441395	1					
ANR	2444535	CompoundStatement		1045:18:20607:20607	2441395	1					
ANR	2444536	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	1049:20:20715:20737	2441395	0	True				
ANR	2444537	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2441395	0		=			
ANR	2444538	Identifier	tmp2		2441395	0					
ANR	2444539	CallExpression	"load_reg ( s , rs )"		2441395	1					
ANR	2444540	Callee	load_reg		2441395	0					
ANR	2444541	Identifier	load_reg		2441395	0					
ANR	2444542	ArgumentList	s		2441395	1					
ANR	2444543	Argument	s		2441395	0					
ANR	2444544	Identifier	s		2441395	0					
ANR	2444545	Argument	rs		2441395	1					
ANR	2444546	Identifier	rs		2441395	0					
ANR	2444547	ExpressionStatement	"gen_helper_add_setq ( tmp , cpu_env , tmp , tmp2 )"	1051:20:20760:20804	2441395	1	True				
ANR	2444548	CallExpression	"gen_helper_add_setq ( tmp , cpu_env , tmp , tmp2 )"		2441395	0					
ANR	2444549	Callee	gen_helper_add_setq		2441395	0					
ANR	2444550	Identifier	gen_helper_add_setq		2441395	0					
ANR	2444551	ArgumentList	tmp		2441395	1					
ANR	2444552	Argument	tmp		2441395	0					
ANR	2444553	Identifier	tmp		2441395	0					
ANR	2444554	Argument	cpu_env		2441395	1					
ANR	2444555	Identifier	cpu_env		2441395	0					
ANR	2444556	Argument	tmp		2441395	2					
ANR	2444557	Identifier	tmp		2441395	0					
ANR	2444558	Argument	tmp2		2441395	3					
ANR	2444559	Identifier	tmp2		2441395	0					
ANR	2444560	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1053:20:20827:20850	2441395	2	True				
ANR	2444561	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444562	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444563	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444564	ArgumentList	tmp2		2441395	1					
ANR	2444565	Argument	tmp2		2441395	0					
ANR	2444566	Identifier	tmp2		2441395	0					
ANR	2444567	BreakStatement	break ;	1057:16:20890:20895	2441395	26	True				
ANR	2444568	Label	case 5 :	1059:12:20910:20916	2441395	27	True				
ANR	2444569	Label	case 6 :	1059:20:20918:20924	2441395	28	True				
ANR	2444570	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	1061:16:20988:21023	2441395	29	True				
ANR	2444571	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2441395	0		=			
ANR	2444572	Identifier	tmp64		2441395	0					
ANR	2444573	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2441395	1					
ANR	2444574	Callee	gen_muls_i64_i32		2441395	0					
ANR	2444575	Identifier	gen_muls_i64_i32		2441395	0					
ANR	2444576	ArgumentList	tmp		2441395	1					
ANR	2444577	Argument	tmp		2441395	0					
ANR	2444578	Identifier	tmp		2441395	0					
ANR	2444579	Argument	tmp2		2441395	1					
ANR	2444580	Identifier	tmp2		2441395	0					
ANR	2444581	IfStatement	if ( rs != 15 )		2441395	30					
ANR	2444582	Condition	rs != 15	1063:20:21046:21053	2441395	0	True				
ANR	2444583	EqualityExpression	rs != 15		2441395	0		!=			
ANR	2444584	Identifier	rs		2441395	0					
ANR	2444585	PrimaryExpression	15		2441395	1					
ANR	2444586	CompoundStatement		1061:30:20971:20971	2441395	1					
ANR	2444587	ExpressionStatement	"tmp = load_reg ( s , rs )"	1065:20:21079:21100	2441395	0	True				
ANR	2444588	AssignmentExpression	"tmp = load_reg ( s , rs )"		2441395	0		=			
ANR	2444589	Identifier	tmp		2441395	0					
ANR	2444590	CallExpression	"load_reg ( s , rs )"		2441395	1					
ANR	2444591	Callee	load_reg		2441395	0					
ANR	2444592	Identifier	load_reg		2441395	0					
ANR	2444593	ArgumentList	s		2441395	1					
ANR	2444594	Argument	s		2441395	0					
ANR	2444595	Identifier	s		2441395	0					
ANR	2444596	Argument	rs		2441395	1					
ANR	2444597	Identifier	rs		2441395	0					
ANR	2444598	IfStatement	if ( insn & ( 1 << 20 ) )		2441395	1					
ANR	2444599	Condition	insn & ( 1 << 20 )	1067:24:21127:21142	2441395	0	True				
ANR	2444600	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2444601	Identifier	insn		2441395	0					
ANR	2444602	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2444603	PrimaryExpression	1		2441395	0					
ANR	2444604	PrimaryExpression	20		2441395	1					
ANR	2444605	CompoundStatement		1065:42:21060:21060	2441395	1					
ANR	2444606	ExpressionStatement	"tmp64 = gen_addq_msw ( tmp64 , tmp )"	1069:24:21172:21204	2441395	0	True				
ANR	2444607	AssignmentExpression	"tmp64 = gen_addq_msw ( tmp64 , tmp )"		2441395	0		=			
ANR	2444608	Identifier	tmp64		2441395	0					
ANR	2444609	CallExpression	"gen_addq_msw ( tmp64 , tmp )"		2441395	1					
ANR	2444610	Callee	gen_addq_msw		2441395	0					
ANR	2444611	Identifier	gen_addq_msw		2441395	0					
ANR	2444612	ArgumentList	tmp64		2441395	1					
ANR	2444613	Argument	tmp64		2441395	0					
ANR	2444614	Identifier	tmp64		2441395	0					
ANR	2444615	Argument	tmp		2441395	1					
ANR	2444616	Identifier	tmp		2441395	0					
ANR	2444617	ElseStatement	else		2441395	0					
ANR	2444618	CompoundStatement		1069:27:21149:21149	2441395	0					
ANR	2444619	ExpressionStatement	"tmp64 = gen_subq_msw ( tmp64 , tmp )"	1073:24:21261:21293	2441395	0	True				
ANR	2444620	AssignmentExpression	"tmp64 = gen_subq_msw ( tmp64 , tmp )"		2441395	0		=			
ANR	2444621	Identifier	tmp64		2441395	0					
ANR	2444622	CallExpression	"gen_subq_msw ( tmp64 , tmp )"		2441395	1					
ANR	2444623	Callee	gen_subq_msw		2441395	0					
ANR	2444624	Identifier	gen_subq_msw		2441395	0					
ANR	2444625	ArgumentList	tmp64		2441395	1					
ANR	2444626	Argument	tmp64		2441395	0					
ANR	2444627	Identifier	tmp64		2441395	0					
ANR	2444628	Argument	tmp		2441395	1					
ANR	2444629	Identifier	tmp		2441395	0					
ANR	2444630	IfStatement	if ( insn & ( 1 << 4 ) )		2441395	31					
ANR	2444631	Condition	insn & ( 1 << 4 )	1079:20:21358:21372	2441395	0	True				
ANR	2444632	BitAndExpression	insn & ( 1 << 4 )		2441395	0		&			
ANR	2444633	Identifier	insn		2441395	0					
ANR	2444634	ShiftExpression	1 << 4		2441395	1		<<			
ANR	2444635	PrimaryExpression	1		2441395	0					
ANR	2444636	PrimaryExpression	4		2441395	1					
ANR	2444637	CompoundStatement		1077:37:21290:21290	2441395	1					
ANR	2444638	ExpressionStatement	"tcg_gen_addi_i64 ( tmp64 , tmp64 , 0x80000000u )"	1081:20:21398:21441	2441395	0	True				
ANR	2444639	CallExpression	"tcg_gen_addi_i64 ( tmp64 , tmp64 , 0x80000000u )"		2441395	0					
ANR	2444640	Callee	tcg_gen_addi_i64		2441395	0					
ANR	2444641	Identifier	tcg_gen_addi_i64		2441395	0					
ANR	2444642	ArgumentList	tmp64		2441395	1					
ANR	2444643	Argument	tmp64		2441395	0					
ANR	2444644	Identifier	tmp64		2441395	0					
ANR	2444645	Argument	tmp64		2441395	1					
ANR	2444646	Identifier	tmp64		2441395	0					
ANR	2444647	Argument	0x80000000u		2441395	2					
ANR	2444648	PrimaryExpression	0x80000000u		2441395	0					
ANR	2444649	ExpressionStatement	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 32 )"	1085:16:21479:21513	2441395	32	True				
ANR	2444650	CallExpression	"tcg_gen_shri_i64 ( tmp64 , tmp64 , 32 )"		2441395	0					
ANR	2444651	Callee	tcg_gen_shri_i64		2441395	0					
ANR	2444652	Identifier	tcg_gen_shri_i64		2441395	0					
ANR	2444653	ArgumentList	tmp64		2441395	1					
ANR	2444654	Argument	tmp64		2441395	0					
ANR	2444655	Identifier	tmp64		2441395	0					
ANR	2444656	Argument	tmp64		2441395	1					
ANR	2444657	Identifier	tmp64		2441395	0					
ANR	2444658	Argument	32		2441395	2					
ANR	2444659	PrimaryExpression	32		2441395	0					
ANR	2444660	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1087:16:21532:21556	2441395	33	True				
ANR	2444661	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2444662	Identifier	tmp		2441395	0					
ANR	2444663	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2444664	Callee	tcg_temp_new_i32		2441395	0					
ANR	2444665	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2444666	ArgumentList			2441395	1					
ANR	2444667	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"	1089:16:21575:21608	2441395	34	True				
ANR	2444668	CallExpression	"tcg_gen_trunc_i64_i32 ( tmp , tmp64 )"		2441395	0					
ANR	2444669	Callee	tcg_gen_trunc_i64_i32		2441395	0					
ANR	2444670	Identifier	tcg_gen_trunc_i64_i32		2441395	0					
ANR	2444671	ArgumentList	tmp		2441395	1					
ANR	2444672	Argument	tmp		2441395	0					
ANR	2444673	Identifier	tmp		2441395	0					
ANR	2444674	Argument	tmp64		2441395	1					
ANR	2444675	Identifier	tmp64		2441395	0					
ANR	2444676	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1091:16:21627:21651	2441395	35	True				
ANR	2444677	CallExpression	tcg_temp_free_i64 ( tmp64 )		2441395	0					
ANR	2444678	Callee	tcg_temp_free_i64		2441395	0					
ANR	2444679	Identifier	tcg_temp_free_i64		2441395	0					
ANR	2444680	ArgumentList	tmp64		2441395	1					
ANR	2444681	Argument	tmp64		2441395	0					
ANR	2444682	Identifier	tmp64		2441395	0					
ANR	2444683	BreakStatement	break ;	1093:16:21670:21675	2441395	36	True				
ANR	2444684	Label	case 7 :	1095:12:21690:21696	2441395	37	True				
ANR	2444685	ExpressionStatement	"gen_helper_usad8 ( tmp , tmp , tmp2 )"	1097:16:21760:21792	2441395	38	True				
ANR	2444686	CallExpression	"gen_helper_usad8 ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2444687	Callee	gen_helper_usad8		2441395	0					
ANR	2444688	Identifier	gen_helper_usad8		2441395	0					
ANR	2444689	ArgumentList	tmp		2441395	1					
ANR	2444690	Argument	tmp		2441395	0					
ANR	2444691	Identifier	tmp		2441395	0					
ANR	2444692	Argument	tmp		2441395	1					
ANR	2444693	Identifier	tmp		2441395	0					
ANR	2444694	Argument	tmp2		2441395	2					
ANR	2444695	Identifier	tmp2		2441395	0					
ANR	2444696	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1099:16:21811:21834	2441395	39	True				
ANR	2444697	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444698	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444699	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444700	ArgumentList	tmp2		2441395	1					
ANR	2444701	Argument	tmp2		2441395	0					
ANR	2444702	Identifier	tmp2		2441395	0					
ANR	2444703	IfStatement	if ( rs != 15 )		2441395	40					
ANR	2444704	Condition	rs != 15	1101:20:21857:21864	2441395	0	True				
ANR	2444705	EqualityExpression	rs != 15		2441395	0		!=			
ANR	2444706	Identifier	rs		2441395	0					
ANR	2444707	PrimaryExpression	15		2441395	1					
ANR	2444708	CompoundStatement		1099:30:21782:21782	2441395	1					
ANR	2444709	ExpressionStatement	"tmp2 = load_reg ( s , rs )"	1103:20:21890:21912	2441395	0	True				
ANR	2444710	AssignmentExpression	"tmp2 = load_reg ( s , rs )"		2441395	0		=			
ANR	2444711	Identifier	tmp2		2441395	0					
ANR	2444712	CallExpression	"load_reg ( s , rs )"		2441395	1					
ANR	2444713	Callee	load_reg		2441395	0					
ANR	2444714	Identifier	load_reg		2441395	0					
ANR	2444715	ArgumentList	s		2441395	1					
ANR	2444716	Argument	s		2441395	0					
ANR	2444717	Identifier	s		2441395	0					
ANR	2444718	Argument	rs		2441395	1					
ANR	2444719	Identifier	rs		2441395	0					
ANR	2444720	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	1105:20:21935:21966	2441395	1	True				
ANR	2444721	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2444722	Callee	tcg_gen_add_i32		2441395	0					
ANR	2444723	Identifier	tcg_gen_add_i32		2441395	0					
ANR	2444724	ArgumentList	tmp		2441395	1					
ANR	2444725	Argument	tmp		2441395	0					
ANR	2444726	Identifier	tmp		2441395	0					
ANR	2444727	Argument	tmp		2441395	1					
ANR	2444728	Identifier	tmp		2441395	0					
ANR	2444729	Argument	tmp2		2441395	2					
ANR	2444730	Identifier	tmp2		2441395	0					
ANR	2444731	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1107:20:21989:22012	2441395	2	True				
ANR	2444732	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444733	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444734	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444735	ArgumentList	tmp2		2441395	1					
ANR	2444736	Argument	tmp2		2441395	0					
ANR	2444737	Identifier	tmp2		2441395	0					
ANR	2444738	BreakStatement	break ;	1111:16:22050:22055	2441395	41	True				
ANR	2444739	ExpressionStatement	"store_reg ( s , rd , tmp )"	1115:12:22085:22106	2441395	40	True				
ANR	2444740	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2444741	Callee	store_reg		2441395	0					
ANR	2444742	Identifier	store_reg		2441395	0					
ANR	2444743	ArgumentList	s		2441395	1					
ANR	2444744	Argument	s		2441395	0					
ANR	2444745	Identifier	s		2441395	0					
ANR	2444746	Argument	rd		2441395	1					
ANR	2444747	Identifier	rd		2441395	0					
ANR	2444748	Argument	tmp		2441395	2					
ANR	2444749	Identifier	tmp		2441395	0					
ANR	2444750	BreakStatement	break ;	1117:12:22121:22126	2441395	41	True				
ANR	2444751	Label	case 6 :	1119:8:22137:22143	2441395	42	True				
ANR	2444752	Label	case 7 :	1119:16:22145:22151	2441395	43	True				
ANR	2444753	ExpressionStatement	op = ( ( insn >> 4 ) & 0xf ) | ( ( insn >> 16 ) & 0x70 )	1121:12:22198:22246	2441395	44	True				
ANR	2444754	AssignmentExpression	op = ( ( insn >> 4 ) & 0xf ) | ( ( insn >> 16 ) & 0x70 )		2441395	0		=			
ANR	2444755	Identifier	op		2441395	0					
ANR	2444756	InclusiveOrExpression	( ( insn >> 4 ) & 0xf ) | ( ( insn >> 16 ) & 0x70 )		2441395	1		|			
ANR	2444757	BitAndExpression	( insn >> 4 ) & 0xf		2441395	0		&			
ANR	2444758	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2444759	Identifier	insn		2441395	0					
ANR	2444760	PrimaryExpression	4		2441395	1					
ANR	2444761	PrimaryExpression	0xf		2441395	1					
ANR	2444762	BitAndExpression	( insn >> 16 ) & 0x70		2441395	1		&			
ANR	2444763	ShiftExpression	insn >> 16		2441395	0		>>			
ANR	2444764	Identifier	insn		2441395	0					
ANR	2444765	PrimaryExpression	16		2441395	1					
ANR	2444766	PrimaryExpression	0x70		2441395	1					
ANR	2444767	ExpressionStatement	"tmp = load_reg ( s , rn )"	1123:12:22261:22282	2441395	45	True				
ANR	2444768	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2444769	Identifier	tmp		2441395	0					
ANR	2444770	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2444771	Callee	load_reg		2441395	0					
ANR	2444772	Identifier	load_reg		2441395	0					
ANR	2444773	ArgumentList	s		2441395	1					
ANR	2444774	Argument	s		2441395	0					
ANR	2444775	Identifier	s		2441395	0					
ANR	2444776	Argument	rn		2441395	1					
ANR	2444777	Identifier	rn		2441395	0					
ANR	2444778	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	1125:12:22297:22319	2441395	46	True				
ANR	2444779	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2441395	0		=			
ANR	2444780	Identifier	tmp2		2441395	0					
ANR	2444781	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2444782	Callee	load_reg		2441395	0					
ANR	2444783	Identifier	load_reg		2441395	0					
ANR	2444784	ArgumentList	s		2441395	1					
ANR	2444785	Argument	s		2441395	0					
ANR	2444786	Identifier	s		2441395	0					
ANR	2444787	Argument	rm		2441395	1					
ANR	2444788	Identifier	rm		2441395	0					
ANR	2444789	IfStatement	if ( ( op & 0x50 ) == 0x10 )		2441395	47					
ANR	2444790	Condition	( op & 0x50 ) == 0x10	1127:16:22338:22356	2441395	0	True				
ANR	2444791	EqualityExpression	( op & 0x50 ) == 0x10		2441395	0		==			
ANR	2444792	BitAndExpression	op & 0x50		2441395	0		&			
ANR	2444793	Identifier	op		2441395	0					
ANR	2444794	PrimaryExpression	0x50		2441395	1					
ANR	2444795	PrimaryExpression	0x10		2441395	1					
ANR	2444796	CompoundStatement		1125:37:22274:22274	2441395	1					
ANR	2444797	IfStatement	"if ( ! arm_feature ( env , ARM_FEATURE_THUMB_DIV ) )"		2441395	0					
ANR	2444798	Condition	"! arm_feature ( env , ARM_FEATURE_THUMB_DIV )"	1131:20:22416:22455	2441395	0	True				
ANR	2444799	UnaryOperationExpression	"! arm_feature ( env , ARM_FEATURE_THUMB_DIV )"		2441395	0					
ANR	2444800	UnaryOperator	!		2441395	0					
ANR	2444801	CallExpression	"arm_feature ( env , ARM_FEATURE_THUMB_DIV )"		2441395	1					
ANR	2444802	Callee	arm_feature		2441395	0					
ANR	2444803	Identifier	arm_feature		2441395	0					
ANR	2444804	ArgumentList	env		2441395	1					
ANR	2444805	Argument	env		2441395	0					
ANR	2444806	Identifier	env		2441395	0					
ANR	2444807	Argument	ARM_FEATURE_THUMB_DIV		2441395	1					
ANR	2444808	Identifier	ARM_FEATURE_THUMB_DIV		2441395	0					
ANR	2444809	CompoundStatement		1129:62:22373:22373	2441395	1					
ANR	2444810	GotoStatement	goto illegal_op ;	1133:20:22481:22496	2441395	0	True				
ANR	2444811	Identifier	illegal_op		2441395	0					
ANR	2444812	IfStatement	if ( op & 0x20 )		2441395	1					
ANR	2444813	Condition	op & 0x20	1137:20:22538:22546	2441395	0	True				
ANR	2444814	BitAndExpression	op & 0x20		2441395	0		&			
ANR	2444815	Identifier	op		2441395	0					
ANR	2444816	PrimaryExpression	0x20		2441395	1					
ANR	2444817	ExpressionStatement	"gen_helper_udiv ( tmp , tmp , tmp2 )"	1139:20:22570:22601	2441395	1	True				
ANR	2444818	CallExpression	"gen_helper_udiv ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2444819	Callee	gen_helper_udiv		2441395	0					
ANR	2444820	Identifier	gen_helper_udiv		2441395	0					
ANR	2444821	ArgumentList	tmp		2441395	1					
ANR	2444822	Argument	tmp		2441395	0					
ANR	2444823	Identifier	tmp		2441395	0					
ANR	2444824	Argument	tmp		2441395	1					
ANR	2444825	Identifier	tmp		2441395	0					
ANR	2444826	Argument	tmp2		2441395	2					
ANR	2444827	Identifier	tmp2		2441395	0					
ANR	2444828	ElseStatement	else		2441395	0					
ANR	2444829	ExpressionStatement	"gen_helper_sdiv ( tmp , tmp , tmp2 )"	1143:20:22646:22677	2441395	0	True				
ANR	2444830	CallExpression	"gen_helper_sdiv ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2444831	Callee	gen_helper_sdiv		2441395	0					
ANR	2444832	Identifier	gen_helper_sdiv		2441395	0					
ANR	2444833	ArgumentList	tmp		2441395	1					
ANR	2444834	Argument	tmp		2441395	0					
ANR	2444835	Identifier	tmp		2441395	0					
ANR	2444836	Argument	tmp		2441395	1					
ANR	2444837	Identifier	tmp		2441395	0					
ANR	2444838	Argument	tmp2		2441395	2					
ANR	2444839	Identifier	tmp2		2441395	0					
ANR	2444840	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1145:16:22696:22719	2441395	2	True				
ANR	2444841	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444842	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444843	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444844	ArgumentList	tmp2		2441395	1					
ANR	2444845	Argument	tmp2		2441395	0					
ANR	2444846	Identifier	tmp2		2441395	0					
ANR	2444847	ExpressionStatement	"store_reg ( s , rd , tmp )"	1147:16:22738:22759	2441395	3	True				
ANR	2444848	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2444849	Callee	store_reg		2441395	0					
ANR	2444850	Identifier	store_reg		2441395	0					
ANR	2444851	ArgumentList	s		2441395	1					
ANR	2444852	Argument	s		2441395	0					
ANR	2444853	Identifier	s		2441395	0					
ANR	2444854	Argument	rd		2441395	1					
ANR	2444855	Identifier	rd		2441395	0					
ANR	2444856	Argument	tmp		2441395	2					
ANR	2444857	Identifier	tmp		2441395	0					
ANR	2444858	ElseStatement	else		2441395	0					
ANR	2444859	IfStatement	if ( ( op & 0xe ) == 0xc )		2441395	0					
ANR	2444860	Condition	( op & 0xe ) == 0xc	1149:23:22785:22801	2441395	0	True				
ANR	2444861	EqualityExpression	( op & 0xe ) == 0xc		2441395	0		==			
ANR	2444862	BitAndExpression	op & 0xe		2441395	0		&			
ANR	2444863	Identifier	op		2441395	0					
ANR	2444864	PrimaryExpression	0xe		2441395	1					
ANR	2444865	PrimaryExpression	0xc		2441395	1					
ANR	2444866	CompoundStatement		1147:42:22719:22719	2441395	1					
ANR	2444867	IfStatement	if ( op & 1 )		2441395	0					
ANR	2444868	Condition	op & 1	1153:20:22882:22887	2441395	0	True				
ANR	2444869	BitAndExpression	op & 1		2441395	0		&			
ANR	2444870	Identifier	op		2441395	0					
ANR	2444871	PrimaryExpression	1		2441395	1					
ANR	2444872	ExpressionStatement	gen_swap_half ( tmp2 )	1155:20:22911:22930	2441395	1	True				
ANR	2444873	CallExpression	gen_swap_half ( tmp2 )		2441395	0					
ANR	2444874	Callee	gen_swap_half		2441395	0					
ANR	2444875	Identifier	gen_swap_half		2441395	0					
ANR	2444876	ArgumentList	tmp2		2441395	1					
ANR	2444877	Argument	tmp2		2441395	0					
ANR	2444878	Identifier	tmp2		2441395	0					
ANR	2444879	ExpressionStatement	"gen_smul_dual ( tmp , tmp2 )"	1157:16:22949:22973	2441395	1	True				
ANR	2444880	CallExpression	"gen_smul_dual ( tmp , tmp2 )"		2441395	0					
ANR	2444881	Callee	gen_smul_dual		2441395	0					
ANR	2444882	Identifier	gen_smul_dual		2441395	0					
ANR	2444883	ArgumentList	tmp		2441395	1					
ANR	2444884	Argument	tmp		2441395	0					
ANR	2444885	Identifier	tmp		2441395	0					
ANR	2444886	Argument	tmp2		2441395	1					
ANR	2444887	Identifier	tmp2		2441395	0					
ANR	2444888	IfStatement	if ( op & 0x10 )		2441395	2					
ANR	2444889	Condition	op & 0x10	1159:20:22996:23004	2441395	0	True				
ANR	2444890	BitAndExpression	op & 0x10		2441395	0		&			
ANR	2444891	Identifier	op		2441395	0					
ANR	2444892	PrimaryExpression	0x10		2441395	1					
ANR	2444893	CompoundStatement		1157:31:22922:22922	2441395	1					
ANR	2444894	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	1161:20:23030:23061	2441395	0	True				
ANR	2444895	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2444896	Callee	tcg_gen_sub_i32		2441395	0					
ANR	2444897	Identifier	tcg_gen_sub_i32		2441395	0					
ANR	2444898	ArgumentList	tmp		2441395	1					
ANR	2444899	Argument	tmp		2441395	0					
ANR	2444900	Identifier	tmp		2441395	0					
ANR	2444901	Argument	tmp		2441395	1					
ANR	2444902	Identifier	tmp		2441395	0					
ANR	2444903	Argument	tmp2		2441395	2					
ANR	2444904	Identifier	tmp2		2441395	0					
ANR	2444905	ElseStatement	else		2441395	0					
ANR	2444906	CompoundStatement		1161:23:23002:23002	2441395	0					
ANR	2444907	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	1165:20:23110:23141	2441395	0	True				
ANR	2444908	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2441395	0					
ANR	2444909	Callee	tcg_gen_add_i32		2441395	0					
ANR	2444910	Identifier	tcg_gen_add_i32		2441395	0					
ANR	2444911	ArgumentList	tmp		2441395	1					
ANR	2444912	Argument	tmp		2441395	0					
ANR	2444913	Identifier	tmp		2441395	0					
ANR	2444914	Argument	tmp		2441395	1					
ANR	2444915	Identifier	tmp		2441395	0					
ANR	2444916	Argument	tmp2		2441395	2					
ANR	2444917	Identifier	tmp2		2441395	0					
ANR	2444918	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1169:16:23179:23202	2441395	3	True				
ANR	2444919	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2444920	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444921	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444922	ArgumentList	tmp2		2441395	1					
ANR	2444923	Argument	tmp2		2441395	0					
ANR	2444924	Identifier	tmp2		2441395	0					
ANR	2444925	ExpressionStatement	tmp64 = tcg_temp_new_i64 ( )	1173:16:23251:23277	2441395	4	True				
ANR	2444926	AssignmentExpression	tmp64 = tcg_temp_new_i64 ( )		2441395	0		=			
ANR	2444927	Identifier	tmp64		2441395	0					
ANR	2444928	CallExpression	tcg_temp_new_i64 ( )		2441395	1					
ANR	2444929	Callee	tcg_temp_new_i64		2441395	0					
ANR	2444930	Identifier	tcg_temp_new_i64		2441395	0					
ANR	2444931	ArgumentList			2441395	1					
ANR	2444932	ExpressionStatement	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"	1175:16:23296:23327	2441395	5	True				
ANR	2444933	CallExpression	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"		2441395	0					
ANR	2444934	Callee	tcg_gen_ext_i32_i64		2441395	0					
ANR	2444935	Identifier	tcg_gen_ext_i32_i64		2441395	0					
ANR	2444936	ArgumentList	tmp64		2441395	1					
ANR	2444937	Argument	tmp64		2441395	0					
ANR	2444938	Identifier	tmp64		2441395	0					
ANR	2444939	Argument	tmp		2441395	1					
ANR	2444940	Identifier	tmp		2441395	0					
ANR	2444941	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1177:16:23346:23368	2441395	6	True				
ANR	2444942	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2444943	Callee	tcg_temp_free_i32		2441395	0					
ANR	2444944	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2444945	ArgumentList	tmp		2441395	1					
ANR	2444946	Argument	tmp		2441395	0					
ANR	2444947	Identifier	tmp		2441395	0					
ANR	2444948	ExpressionStatement	"gen_addq ( s , tmp64 , rs , rd )"	1179:16:23387:23413	2441395	7	True				
ANR	2444949	CallExpression	"gen_addq ( s , tmp64 , rs , rd )"		2441395	0					
ANR	2444950	Callee	gen_addq		2441395	0					
ANR	2444951	Identifier	gen_addq		2441395	0					
ANR	2444952	ArgumentList	s		2441395	1					
ANR	2444953	Argument	s		2441395	0					
ANR	2444954	Identifier	s		2441395	0					
ANR	2444955	Argument	tmp64		2441395	1					
ANR	2444956	Identifier	tmp64		2441395	0					
ANR	2444957	Argument	rs		2441395	2					
ANR	2444958	Identifier	rs		2441395	0					
ANR	2444959	Argument	rd		2441395	3					
ANR	2444960	Identifier	rd		2441395	0					
ANR	2444961	ExpressionStatement	"gen_storeq_reg ( s , rs , rd , tmp64 )"	1181:16:23432:23464	2441395	8	True				
ANR	2444962	CallExpression	"gen_storeq_reg ( s , rs , rd , tmp64 )"		2441395	0					
ANR	2444963	Callee	gen_storeq_reg		2441395	0					
ANR	2444964	Identifier	gen_storeq_reg		2441395	0					
ANR	2444965	ArgumentList	s		2441395	1					
ANR	2444966	Argument	s		2441395	0					
ANR	2444967	Identifier	s		2441395	0					
ANR	2444968	Argument	rs		2441395	1					
ANR	2444969	Identifier	rs		2441395	0					
ANR	2444970	Argument	rd		2441395	2					
ANR	2444971	Identifier	rd		2441395	0					
ANR	2444972	Argument	tmp64		2441395	3					
ANR	2444973	Identifier	tmp64		2441395	0					
ANR	2444974	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1183:16:23483:23507	2441395	9	True				
ANR	2444975	CallExpression	tcg_temp_free_i64 ( tmp64 )		2441395	0					
ANR	2444976	Callee	tcg_temp_free_i64		2441395	0					
ANR	2444977	Identifier	tcg_temp_free_i64		2441395	0					
ANR	2444978	ArgumentList	tmp64		2441395	1					
ANR	2444979	Argument	tmp64		2441395	0					
ANR	2444980	Identifier	tmp64		2441395	0					
ANR	2444981	ElseStatement	else		2441395	0					
ANR	2444982	CompoundStatement		1183:19:23444:23444	2441395	0					
ANR	2444983	IfStatement	if ( op & 0x20 )		2441395	0					
ANR	2444984	Condition	op & 0x20	1187:20:23552:23560	2441395	0	True				
ANR	2444985	BitAndExpression	op & 0x20		2441395	0		&			
ANR	2444986	Identifier	op		2441395	0					
ANR	2444987	PrimaryExpression	0x20		2441395	1					
ANR	2444988	CompoundStatement		1185:31:23478:23478	2441395	1					
ANR	2444989	ExpressionStatement	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"	1191:20:23639:23674	2441395	0	True				
ANR	2444990	AssignmentExpression	"tmp64 = gen_mulu_i64_i32 ( tmp , tmp2 )"		2441395	0		=			
ANR	2444991	Identifier	tmp64		2441395	0					
ANR	2444992	CallExpression	"gen_mulu_i64_i32 ( tmp , tmp2 )"		2441395	1					
ANR	2444993	Callee	gen_mulu_i64_i32		2441395	0					
ANR	2444994	Identifier	gen_mulu_i64_i32		2441395	0					
ANR	2444995	ArgumentList	tmp		2441395	1					
ANR	2444996	Argument	tmp		2441395	0					
ANR	2444997	Identifier	tmp		2441395	0					
ANR	2444998	Argument	tmp2		2441395	1					
ANR	2444999	Identifier	tmp2		2441395	0					
ANR	2445000	ElseStatement	else		2441395	0					
ANR	2445001	CompoundStatement		1191:23:23615:23615	2441395	0					
ANR	2445002	IfStatement	if ( op & 8 )		2441395	0					
ANR	2445003	Condition	op & 8	1195:24:23727:23732	2441395	0	True				
ANR	2445004	BitAndExpression	op & 8		2441395	0		&			
ANR	2445005	Identifier	op		2441395	0					
ANR	2445006	PrimaryExpression	8		2441395	1					
ANR	2445007	CompoundStatement		1193:32:23650:23650	2441395	1					
ANR	2445008	ExpressionStatement	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"	1199:24:23801:23837	2441395	0	True				
ANR	2445009	CallExpression	"gen_mulxy ( tmp , tmp2 , op & 2 , op & 1 )"		2441395	0					
ANR	2445010	Callee	gen_mulxy		2441395	0					
ANR	2445011	Identifier	gen_mulxy		2441395	0					
ANR	2445012	ArgumentList	tmp		2441395	1					
ANR	2445013	Argument	tmp		2441395	0					
ANR	2445014	Identifier	tmp		2441395	0					
ANR	2445015	Argument	tmp2		2441395	1					
ANR	2445016	Identifier	tmp2		2441395	0					
ANR	2445017	Argument	op & 2		2441395	2					
ANR	2445018	BitAndExpression	op & 2		2441395	0		&			
ANR	2445019	Identifier	op		2441395	0					
ANR	2445020	PrimaryExpression	2		2441395	1					
ANR	2445021	Argument	op & 1		2441395	3					
ANR	2445022	BitAndExpression	op & 1		2441395	0		&			
ANR	2445023	Identifier	op		2441395	0					
ANR	2445024	PrimaryExpression	1		2441395	1					
ANR	2445025	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1201:24:23864:23887	2441395	1	True				
ANR	2445026	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2445027	Callee	tcg_temp_free_i32		2441395	0					
ANR	2445028	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2445029	ArgumentList	tmp2		2441395	1					
ANR	2445030	Argument	tmp2		2441395	0					
ANR	2445031	Identifier	tmp2		2441395	0					
ANR	2445032	ExpressionStatement	tmp64 = tcg_temp_new_i64 ( )	1203:24:23914:23940	2441395	2	True				
ANR	2445033	AssignmentExpression	tmp64 = tcg_temp_new_i64 ( )		2441395	0		=			
ANR	2445034	Identifier	tmp64		2441395	0					
ANR	2445035	CallExpression	tcg_temp_new_i64 ( )		2441395	1					
ANR	2445036	Callee	tcg_temp_new_i64		2441395	0					
ANR	2445037	Identifier	tcg_temp_new_i64		2441395	0					
ANR	2445038	ArgumentList			2441395	1					
ANR	2445039	ExpressionStatement	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"	1205:24:23967:23998	2441395	3	True				
ANR	2445040	CallExpression	"tcg_gen_ext_i32_i64 ( tmp64 , tmp )"		2441395	0					
ANR	2445041	Callee	tcg_gen_ext_i32_i64		2441395	0					
ANR	2445042	Identifier	tcg_gen_ext_i32_i64		2441395	0					
ANR	2445043	ArgumentList	tmp64		2441395	1					
ANR	2445044	Argument	tmp64		2441395	0					
ANR	2445045	Identifier	tmp64		2441395	0					
ANR	2445046	Argument	tmp		2441395	1					
ANR	2445047	Identifier	tmp		2441395	0					
ANR	2445048	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1207:24:24025:24047	2441395	4	True				
ANR	2445049	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2445050	Callee	tcg_temp_free_i32		2441395	0					
ANR	2445051	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2445052	ArgumentList	tmp		2441395	1					
ANR	2445053	Argument	tmp		2441395	0					
ANR	2445054	Identifier	tmp		2441395	0					
ANR	2445055	ElseStatement	else		2441395	0					
ANR	2445056	CompoundStatement		1207:27:23992:23992	2441395	0					
ANR	2445057	ExpressionStatement	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"	1213:24:24159:24194	2441395	0	True				
ANR	2445058	AssignmentExpression	"tmp64 = gen_muls_i64_i32 ( tmp , tmp2 )"		2441395	0		=			
ANR	2445059	Identifier	tmp64		2441395	0					
ANR	2445060	CallExpression	"gen_muls_i64_i32 ( tmp , tmp2 )"		2441395	1					
ANR	2445061	Callee	gen_muls_i64_i32		2441395	0					
ANR	2445062	Identifier	gen_muls_i64_i32		2441395	0					
ANR	2445063	ArgumentList	tmp		2441395	1					
ANR	2445064	Argument	tmp		2441395	0					
ANR	2445065	Identifier	tmp		2441395	0					
ANR	2445066	Argument	tmp2		2441395	1					
ANR	2445067	Identifier	tmp2		2441395	0					
ANR	2445068	IfStatement	if ( op & 4 )		2441395	1					
ANR	2445069	Condition	op & 4	1219:20:24259:24264	2441395	0	True				
ANR	2445070	BitAndExpression	op & 4		2441395	0		&			
ANR	2445071	Identifier	op		2441395	0					
ANR	2445072	PrimaryExpression	4		2441395	1					
ANR	2445073	CompoundStatement		1217:28:24182:24182	2441395	1					
ANR	2445074	ExpressionStatement	"gen_addq_lo ( s , tmp64 , rs )"	1223:20:24323:24348	2441395	0	True				
ANR	2445075	CallExpression	"gen_addq_lo ( s , tmp64 , rs )"		2441395	0					
ANR	2445076	Callee	gen_addq_lo		2441395	0					
ANR	2445077	Identifier	gen_addq_lo		2441395	0					
ANR	2445078	ArgumentList	s		2441395	1					
ANR	2445079	Argument	s		2441395	0					
ANR	2445080	Identifier	s		2441395	0					
ANR	2445081	Argument	tmp64		2441395	1					
ANR	2445082	Identifier	tmp64		2441395	0					
ANR	2445083	Argument	rs		2441395	2					
ANR	2445084	Identifier	rs		2441395	0					
ANR	2445085	ExpressionStatement	"gen_addq_lo ( s , tmp64 , rd )"	1225:20:24371:24396	2441395	1	True				
ANR	2445086	CallExpression	"gen_addq_lo ( s , tmp64 , rd )"		2441395	0					
ANR	2445087	Callee	gen_addq_lo		2441395	0					
ANR	2445088	Identifier	gen_addq_lo		2441395	0					
ANR	2445089	ArgumentList	s		2441395	1					
ANR	2445090	Argument	s		2441395	0					
ANR	2445091	Identifier	s		2441395	0					
ANR	2445092	Argument	tmp64		2441395	1					
ANR	2445093	Identifier	tmp64		2441395	0					
ANR	2445094	Argument	rd		2441395	2					
ANR	2445095	Identifier	rd		2441395	0					
ANR	2445096	ElseStatement	else		2441395	0					
ANR	2445097	IfStatement	if ( op & 0x40 )		2441395	0					
ANR	2445098	Condition	op & 0x40	1227:27:24426:24434	2441395	0	True				
ANR	2445099	BitAndExpression	op & 0x40		2441395	0		&			
ANR	2445100	Identifier	op		2441395	0					
ANR	2445101	PrimaryExpression	0x40		2441395	1					
ANR	2445102	CompoundStatement		1225:38:24352:24352	2441395	1					
ANR	2445103	ExpressionStatement	"gen_addq ( s , tmp64 , rs , rd )"	1231:20:24507:24533	2441395	0	True				
ANR	2445104	CallExpression	"gen_addq ( s , tmp64 , rs , rd )"		2441395	0					
ANR	2445105	Callee	gen_addq		2441395	0					
ANR	2445106	Identifier	gen_addq		2441395	0					
ANR	2445107	ArgumentList	s		2441395	1					
ANR	2445108	Argument	s		2441395	0					
ANR	2445109	Identifier	s		2441395	0					
ANR	2445110	Argument	tmp64		2441395	1					
ANR	2445111	Identifier	tmp64		2441395	0					
ANR	2445112	Argument	rs		2441395	2					
ANR	2445113	Identifier	rs		2441395	0					
ANR	2445114	Argument	rd		2441395	3					
ANR	2445115	Identifier	rd		2441395	0					
ANR	2445116	ExpressionStatement	"gen_storeq_reg ( s , rs , rd , tmp64 )"	1235:16:24571:24603	2441395	2	True				
ANR	2445117	CallExpression	"gen_storeq_reg ( s , rs , rd , tmp64 )"		2441395	0					
ANR	2445118	Callee	gen_storeq_reg		2441395	0					
ANR	2445119	Identifier	gen_storeq_reg		2441395	0					
ANR	2445120	ArgumentList	s		2441395	1					
ANR	2445121	Argument	s		2441395	0					
ANR	2445122	Identifier	s		2441395	0					
ANR	2445123	Argument	rs		2441395	1					
ANR	2445124	Identifier	rs		2441395	0					
ANR	2445125	Argument	rd		2441395	2					
ANR	2445126	Identifier	rd		2441395	0					
ANR	2445127	Argument	tmp64		2441395	3					
ANR	2445128	Identifier	tmp64		2441395	0					
ANR	2445129	ExpressionStatement	tcg_temp_free_i64 ( tmp64 )	1237:16:24622:24646	2441395	3	True				
ANR	2445130	CallExpression	tcg_temp_free_i64 ( tmp64 )		2441395	0					
ANR	2445131	Callee	tcg_temp_free_i64		2441395	0					
ANR	2445132	Identifier	tcg_temp_free_i64		2441395	0					
ANR	2445133	ArgumentList	tmp64		2441395	1					
ANR	2445134	Argument	tmp64		2441395	0					
ANR	2445135	Identifier	tmp64		2441395	0					
ANR	2445136	BreakStatement	break ;	1241:12:24676:24681	2441395	48	True				
ANR	2445137	BreakStatement	break ;	1245:8:24703:24708	2441395	16	True				
ANR	2445138	Label	case 6 :	1247:4:24715:24721	2441395	17	True				
ANR	2445139	Label	case 7 :	1247:12:24723:24729	2441395	18	True				
ANR	2445140	Label	case 14 :	1247:20:24731:24738	2441395	19	True				
ANR	2445141	Label	case 15 :	1247:29:24740:24747	2441395	20	True				
ANR	2445142	IfStatement	if ( ( ( insn >> 24 ) & 3 ) == 3 )		2441395	21					
ANR	2445143	Condition	( ( insn >> 24 ) & 3 ) == 3	1251:12:24791:24813	2441395	0	True				
ANR	2445144	EqualityExpression	( ( insn >> 24 ) & 3 ) == 3		2441395	0		==			
ANR	2445145	BitAndExpression	( insn >> 24 ) & 3		2441395	0		&			
ANR	2445146	ShiftExpression	insn >> 24		2441395	0		>>			
ANR	2445147	Identifier	insn		2441395	0					
ANR	2445148	PrimaryExpression	24		2441395	1					
ANR	2445149	PrimaryExpression	3		2441395	1					
ANR	2445150	PrimaryExpression	3		2441395	1					
ANR	2445151	CompoundStatement		1249:37:24731:24731	2441395	1					
ANR	2445152	ExpressionStatement	insn = ( insn & 0xe2ffffff ) | ( ( insn & ( 1 << 28 ) ) >> 4 ) | ( 1 << 28 )	1255:12:24895:24961	2441395	0	True				
ANR	2445153	AssignmentExpression	insn = ( insn & 0xe2ffffff ) | ( ( insn & ( 1 << 28 ) ) >> 4 ) | ( 1 << 28 )		2441395	0		=			
ANR	2445154	Identifier	insn		2441395	0					
ANR	2445155	InclusiveOrExpression	( insn & 0xe2ffffff ) | ( ( insn & ( 1 << 28 ) ) >> 4 ) | ( 1 << 28 )		2441395	1		|			
ANR	2445156	BitAndExpression	insn & 0xe2ffffff		2441395	0		&			
ANR	2445157	Identifier	insn		2441395	0					
ANR	2445158	PrimaryExpression	0xe2ffffff		2441395	1					
ANR	2445159	InclusiveOrExpression	( ( insn & ( 1 << 28 ) ) >> 4 ) | ( 1 << 28 )		2441395	1		|			
ANR	2445160	ShiftExpression	( insn & ( 1 << 28 ) ) >> 4		2441395	0		>>			
ANR	2445161	BitAndExpression	insn & ( 1 << 28 )		2441395	0		&			
ANR	2445162	Identifier	insn		2441395	0					
ANR	2445163	ShiftExpression	1 << 28		2441395	1		<<			
ANR	2445164	PrimaryExpression	1		2441395	0					
ANR	2445165	PrimaryExpression	28		2441395	1					
ANR	2445166	PrimaryExpression	4		2441395	1					
ANR	2445167	ShiftExpression	1 << 28		2441395	1		<<			
ANR	2445168	PrimaryExpression	1		2441395	0					
ANR	2445169	PrimaryExpression	28		2441395	1					
ANR	2445170	IfStatement	"if ( disas_neon_data_insn ( env , s , insn ) )"		2441395	1					
ANR	2445171	Condition	"disas_neon_data_insn ( env , s , insn )"	1257:16:24980:25013	2441395	0	True				
ANR	2445172	CallExpression	"disas_neon_data_insn ( env , s , insn )"		2441395	0					
ANR	2445173	Callee	disas_neon_data_insn		2441395	0					
ANR	2445174	Identifier	disas_neon_data_insn		2441395	0					
ANR	2445175	ArgumentList	env		2441395	1					
ANR	2445176	Argument	env		2441395	0					
ANR	2445177	Identifier	env		2441395	0					
ANR	2445178	Argument	s		2441395	1					
ANR	2445179	Identifier	s		2441395	0					
ANR	2445180	Argument	insn		2441395	2					
ANR	2445181	Identifier	insn		2441395	0					
ANR	2445182	GotoStatement	goto illegal_op ;	1259:16:25033:25048	2441395	1	True				
ANR	2445183	Identifier	illegal_op		2441395	0					
ANR	2445184	ElseStatement	else		2441395	0					
ANR	2445185	CompoundStatement		1259:15:24981:24981	2441395	0					
ANR	2445186	IfStatement	if ( insn & ( 1 << 28 ) )		2441395	0					
ANR	2445187	Condition	insn & ( 1 << 28 )	1263:16:25085:25100	2441395	0	True				
ANR	2445188	BitAndExpression	insn & ( 1 << 28 )		2441395	0		&			
ANR	2445189	Identifier	insn		2441395	0					
ANR	2445190	ShiftExpression	1 << 28		2441395	1		<<			
ANR	2445191	PrimaryExpression	1		2441395	0					
ANR	2445192	PrimaryExpression	28		2441395	1					
ANR	2445193	GotoStatement	goto illegal_op ;	1265:16:25120:25135	2441395	1	True				
ANR	2445194	Identifier	illegal_op		2441395	0					
ANR	2445195	IfStatement	"if ( disas_coproc_insn ( env , s , insn ) )"		2441395	1					
ANR	2445196	Condition	"disas_coproc_insn ( env , s , insn )"	1267:16:25154:25185	2441395	0	True				
ANR	2445197	CallExpression	"disas_coproc_insn ( env , s , insn )"		2441395	0					
ANR	2445198	Callee	disas_coproc_insn		2441395	0					
ANR	2445199	Identifier	disas_coproc_insn		2441395	0					
ANR	2445200	ArgumentList	env		2441395	1					
ANR	2445201	Argument	env		2441395	0					
ANR	2445202	Identifier	env		2441395	0					
ANR	2445203	Argument	s		2441395	1					
ANR	2445204	Identifier	s		2441395	0					
ANR	2445205	Argument	insn		2441395	2					
ANR	2445206	Identifier	insn		2441395	0					
ANR	2445207	GotoStatement	goto illegal_op ;	1269:16:25205:25220	2441395	1	True				
ANR	2445208	Identifier	illegal_op		2441395	0					
ANR	2445209	BreakStatement	break ;	1273:8:25242:25247	2441395	22	True				
ANR	2445210	Label	case 8 :	1275:4:25254:25260	2441395	23	True				
ANR	2445211	Label	case 9 :	1275:12:25262:25268	2441395	24	True				
ANR	2445212	Label	case 10 :	1275:20:25270:25277	2441395	25	True				
ANR	2445213	Label	case 11 :	1275:29:25279:25286	2441395	26	True				
ANR	2445214	IfStatement	if ( insn & ( 1 << 15 ) )		2441395	27					
ANR	2445215	Condition	insn & ( 1 << 15 )	1277:12:25301:25316	2441395	0	True				
ANR	2445216	BitAndExpression	insn & ( 1 << 15 )		2441395	0		&			
ANR	2445217	Identifier	insn		2441395	0					
ANR	2445218	ShiftExpression	1 << 15		2441395	1		<<			
ANR	2445219	PrimaryExpression	1		2441395	0					
ANR	2445220	PrimaryExpression	15		2441395	1					
ANR	2445221	CompoundStatement		1275:30:25234:25234	2441395	1					
ANR	2445222	IfStatement	if ( insn & 0x5000 )		2441395	0					
ANR	2445223	Condition	insn & 0x5000	1281:16:25382:25394	2441395	0	True				
ANR	2445224	BitAndExpression	insn & 0x5000		2441395	0		&			
ANR	2445225	Identifier	insn		2441395	0					
ANR	2445226	PrimaryExpression	0x5000		2441395	1					
ANR	2445227	CompoundStatement		1279:31:25312:25312	2441395	1					
ANR	2445228	ExpressionStatement	offset = ( ( int32_t ) insn << 5 ) >> 9 & ~ ( int32_t ) 0xfff	1287:16:25524:25576	2441395	0	True				
ANR	2445229	AssignmentExpression	offset = ( ( int32_t ) insn << 5 ) >> 9 & ~ ( int32_t ) 0xfff		2441395	0		=			
ANR	2445230	Identifier	offset		2441395	0					
ANR	2445231	BitAndExpression	( ( int32_t ) insn << 5 ) >> 9 & ~ ( int32_t ) 0xfff		2441395	1		&			
ANR	2445232	ShiftExpression	( ( int32_t ) insn << 5 ) >> 9		2441395	0		>>			
ANR	2445233	ShiftExpression	( int32_t ) insn << 5		2441395	0		<<			
ANR	2445234	CastExpression	( int32_t ) insn		2441395	0					
ANR	2445235	CastTarget	int32_t		2441395	0					
ANR	2445236	Identifier	insn		2441395	1					
ANR	2445237	PrimaryExpression	5		2441395	1					
ANR	2445238	PrimaryExpression	9		2441395	1					
ANR	2445239	UnaryOperationExpression	~ ( int32_t ) 0xfff		2441395	1					
ANR	2445240	UnaryOperator	~		2441395	0					
ANR	2445241	CastExpression	( int32_t ) 0xfff		2441395	1					
ANR	2445242	CastTarget	int32_t		2441395	0					
ANR	2445243	PrimaryExpression	0xfff		2441395	1					
ANR	2445244	ExpressionStatement	offset |= ( insn & 0x7ff ) << 1	1291:16:25646:25675	2441395	1	True				
ANR	2445245	AssignmentExpression	offset |= ( insn & 0x7ff ) << 1		2441395	0		|=			
ANR	2445246	Identifier	offset		2441395	0					
ANR	2445247	ShiftExpression	( insn & 0x7ff ) << 1		2441395	1		<<			
ANR	2445248	BitAndExpression	insn & 0x7ff		2441395	0		&			
ANR	2445249	Identifier	insn		2441395	0					
ANR	2445250	PrimaryExpression	0x7ff		2441395	1					
ANR	2445251	PrimaryExpression	1		2441395	1					
ANR	2445252	ExpressionStatement	offset ^= ( ( ~insn ) & ( 1 << 13 ) ) << 10	1299:16:25882:25919	2441395	2	True				
ANR	2445253	AssignmentExpression	offset ^= ( ( ~insn ) & ( 1 << 13 ) ) << 10		2441395	0		^=			
ANR	2445254	Identifier	offset		2441395	0					
ANR	2445255	ShiftExpression	( ( ~insn ) & ( 1 << 13 ) ) << 10		2441395	1		<<			
ANR	2445256	CastExpression	( ~insn ) & ( 1 << 13 )		2441395	0					
ANR	2445257	CastTarget	~insn		2441395	0					
ANR	2445258	UnaryOperationExpression	& ( 1 << 13 )		2441395	1					
ANR	2445259	UnaryOperator	&		2441395	0					
ANR	2445260	ShiftExpression	1 << 13		2441395	1		<<			
ANR	2445261	PrimaryExpression	1		2441395	0					
ANR	2445262	PrimaryExpression	13		2441395	1					
ANR	2445263	PrimaryExpression	10		2441395	1					
ANR	2445264	ExpressionStatement	offset ^= ( ( ~insn ) & ( 1 << 11 ) ) << 11	1301:16:25938:25975	2441395	3	True				
ANR	2445265	AssignmentExpression	offset ^= ( ( ~insn ) & ( 1 << 11 ) ) << 11		2441395	0		^=			
ANR	2445266	Identifier	offset		2441395	0					
ANR	2445267	ShiftExpression	( ( ~insn ) & ( 1 << 11 ) ) << 11		2441395	1		<<			
ANR	2445268	CastExpression	( ~insn ) & ( 1 << 11 )		2441395	0					
ANR	2445269	CastTarget	~insn		2441395	0					
ANR	2445270	UnaryOperationExpression	& ( 1 << 11 )		2441395	1					
ANR	2445271	UnaryOperator	&		2441395	0					
ANR	2445272	ShiftExpression	1 << 11		2441395	1		<<			
ANR	2445273	PrimaryExpression	1		2441395	0					
ANR	2445274	PrimaryExpression	11		2441395	1					
ANR	2445275	PrimaryExpression	11		2441395	1					
ANR	2445276	IfStatement	if ( insn & ( 1 << 14 ) )		2441395	4					
ANR	2445277	Condition	insn & ( 1 << 14 )	1305:20:26000:26015	2441395	0	True				
ANR	2445278	BitAndExpression	insn & ( 1 << 14 )		2441395	0		&			
ANR	2445279	Identifier	insn		2441395	0					
ANR	2445280	ShiftExpression	1 << 14		2441395	1		<<			
ANR	2445281	PrimaryExpression	1		2441395	0					
ANR	2445282	PrimaryExpression	14		2441395	1					
ANR	2445283	CompoundStatement		1303:38:25933:25933	2441395	1					
ANR	2445284	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc | 1 )"	1309:20:26086:26124	2441395	0	True				
ANR	2445285	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 14 ] , s -> pc | 1 )"		2441395	0					
ANR	2445286	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2445287	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2445288	ArgumentList	cpu_R [ 14 ]		2441395	1					
ANR	2445289	Argument	cpu_R [ 14 ]		2441395	0					
ANR	2445290	ArrayIndexing	cpu_R [ 14 ]		2441395	0					
ANR	2445291	Identifier	cpu_R		2441395	0					
ANR	2445292	PrimaryExpression	14		2441395	1					
ANR	2445293	Argument	s -> pc | 1		2441395	1					
ANR	2445294	InclusiveOrExpression	s -> pc | 1		2441395	0		|			
ANR	2445295	PtrMemberAccess	s -> pc		2441395	0					
ANR	2445296	Identifier	s		2441395	0					
ANR	2445297	Identifier	pc		2441395	1					
ANR	2445298	PrimaryExpression	1		2441395	1					
ANR	2445299	ExpressionStatement	offset += s -> pc	1315:16:26164:26179	2441395	5	True				
ANR	2445300	AssignmentExpression	offset += s -> pc		2441395	0		+=			
ANR	2445301	Identifier	offset		2441395	0					
ANR	2445302	PtrMemberAccess	s -> pc		2441395	1					
ANR	2445303	Identifier	s		2441395	0					
ANR	2445304	Identifier	pc		2441395	1					
ANR	2445305	IfStatement	if ( insn & ( 1 << 12 ) )		2441395	6					
ANR	2445306	Condition	insn & ( 1 << 12 )	1317:20:26202:26217	2441395	0	True				
ANR	2445307	BitAndExpression	insn & ( 1 << 12 )		2441395	0		&			
ANR	2445308	Identifier	insn		2441395	0					
ANR	2445309	ShiftExpression	1 << 12		2441395	1		<<			
ANR	2445310	PrimaryExpression	1		2441395	0					
ANR	2445311	PrimaryExpression	12		2441395	1					
ANR	2445312	CompoundStatement		1315:38:26135:26135	2441395	1					
ANR	2445313	ExpressionStatement	"gen_jmp ( s , offset )"	1321:20:26275:26293	2441395	0	True				
ANR	2445314	CallExpression	"gen_jmp ( s , offset )"		2441395	0					
ANR	2445315	Callee	gen_jmp		2441395	0					
ANR	2445316	Identifier	gen_jmp		2441395	0					
ANR	2445317	ArgumentList	s		2441395	1					
ANR	2445318	Argument	s		2441395	0					
ANR	2445319	Identifier	s		2441395	0					
ANR	2445320	Argument	offset		2441395	1					
ANR	2445321	Identifier	offset		2441395	0					
ANR	2445322	ElseStatement	else		2441395	0					
ANR	2445323	CompoundStatement		1321:23:26234:26234	2441395	0					
ANR	2445324	ExpressionStatement	offset &= ~ ( uint32_t ) 2	1327:20:26373:26395	2441395	0	True				
ANR	2445325	AssignmentExpression	offset &= ~ ( uint32_t ) 2		2441395	0		&=			
ANR	2445326	Identifier	offset		2441395	0					
ANR	2445327	UnaryOperationExpression	~ ( uint32_t ) 2		2441395	1					
ANR	2445328	UnaryOperator	~		2441395	0					
ANR	2445329	CastExpression	( uint32_t ) 2		2441395	1					
ANR	2445330	CastTarget	uint32_t		2441395	0					
ANR	2445331	PrimaryExpression	2		2441395	1					
ANR	2445332	ExpressionStatement	"gen_bx_im ( s , offset )"	1331:20:26473:26493	2441395	1	True				
ANR	2445333	CallExpression	"gen_bx_im ( s , offset )"		2441395	0					
ANR	2445334	Callee	gen_bx_im		2441395	0					
ANR	2445335	Identifier	gen_bx_im		2441395	0					
ANR	2445336	ArgumentList	s		2441395	1					
ANR	2445337	Argument	s		2441395	0					
ANR	2445338	Identifier	s		2441395	0					
ANR	2445339	Argument	offset		2441395	1					
ANR	2445340	Identifier	offset		2441395	0					
ANR	2445341	ElseStatement	else		2441395	0					
ANR	2445342	IfStatement	if ( ( ( insn >> 23 ) & 7 ) == 7 )		2441395	0					
ANR	2445343	Condition	( ( insn >> 23 ) & 7 ) == 7	1335:23:26538:26560	2441395	0	True				
ANR	2445344	EqualityExpression	( ( insn >> 23 ) & 7 ) == 7		2441395	0		==			
ANR	2445345	BitAndExpression	( insn >> 23 ) & 7		2441395	0		&			
ANR	2445346	ShiftExpression	insn >> 23		2441395	0		>>			
ANR	2445347	Identifier	insn		2441395	0					
ANR	2445348	PrimaryExpression	23		2441395	1					
ANR	2445349	PrimaryExpression	7		2441395	1					
ANR	2445350	PrimaryExpression	7		2441395	1					
ANR	2445351	CompoundStatement		1333:48:26478:26478	2441395	1					
ANR	2445352	IfStatement	if ( insn & ( 1 << 13 ) )		2441395	0					
ANR	2445353	Condition	insn & ( 1 << 13 )	1339:20:26622:26637	2441395	0	True				
ANR	2445354	BitAndExpression	insn & ( 1 << 13 )		2441395	0		&			
ANR	2445355	Identifier	insn		2441395	0					
ANR	2445356	ShiftExpression	1 << 13		2441395	1		<<			
ANR	2445357	PrimaryExpression	1		2441395	0					
ANR	2445358	PrimaryExpression	13		2441395	1					
ANR	2445359	GotoStatement	goto illegal_op ;	1341:20:26661:26676	2441395	1	True				
ANR	2445360	Identifier	illegal_op		2441395	0					
ANR	2445361	IfStatement	if ( insn & ( 1 << 26 ) )		2441395	1					
ANR	2445362	Condition	insn & ( 1 << 26 )	1345:20:26701:26716	2441395	0	True				
ANR	2445363	BitAndExpression	insn & ( 1 << 26 )		2441395	0		&			
ANR	2445364	Identifier	insn		2441395	0					
ANR	2445365	ShiftExpression	1 << 26		2441395	1		<<			
ANR	2445366	PrimaryExpression	1		2441395	0					
ANR	2445367	PrimaryExpression	26		2441395	1					
ANR	2445368	CompoundStatement		1343:38:26634:26634	2441395	1					
ANR	2445369	GotoStatement	goto illegal_op ;	1351:20:26797:26812	2441395	0	True				
ANR	2445370	Identifier	illegal_op		2441395	0					
ANR	2445371	ElseStatement	else		2441395	0					
ANR	2445372	CompoundStatement		1351:23:26777:26777	2441395	0					
ANR	2445373	ExpressionStatement	op = ( insn >> 20 ) & 7	1355:20:26885:26906	2441395	0	True				
ANR	2445374	AssignmentExpression	op = ( insn >> 20 ) & 7		2441395	0		=			
ANR	2445375	Identifier	op		2441395	0					
ANR	2445376	BitAndExpression	( insn >> 20 ) & 7		2441395	1		&			
ANR	2445377	ShiftExpression	insn >> 20		2441395	0		>>			
ANR	2445378	Identifier	insn		2441395	0					
ANR	2445379	PrimaryExpression	20		2441395	1					
ANR	2445380	PrimaryExpression	7		2441395	1					
ANR	2445381	SwitchStatement	switch ( op )		2441395	1					
ANR	2445382	Condition	op	1357:28:26937:26938	2441395	0	True				
ANR	2445383	Identifier	op		2441395	0					
ANR	2445384	CompoundStatement		1355:32:26856:26856	2441395	1					
ANR	2445385	Label	case 0 :	1359:20:26964:26970	2441395	0	True				
ANR	2445386	IfStatement	if ( IS_M ( env ) )		2441395	1					
ANR	2445387	Condition	IS_M ( env )	1361:28:27018:27026	2441395	0	True				
ANR	2445388	CallExpression	IS_M ( env )		2441395	0					
ANR	2445389	Callee	IS_M		2441395	0					
ANR	2445390	Identifier	IS_M		2441395	0					
ANR	2445391	ArgumentList	env		2441395	1					
ANR	2445392	Argument	env		2441395	0					
ANR	2445393	Identifier	env		2441395	0					
ANR	2445394	CompoundStatement		1359:39:26944:26944	2441395	1					
ANR	2445395	ExpressionStatement	"tmp = load_reg ( s , rn )"	1363:28:27060:27081	2441395	0	True				
ANR	2445396	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2445397	Identifier	tmp		2441395	0					
ANR	2445398	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2445399	Callee	load_reg		2441395	0					
ANR	2445400	Identifier	load_reg		2441395	0					
ANR	2445401	ArgumentList	s		2441395	1					
ANR	2445402	Argument	s		2441395	0					
ANR	2445403	Identifier	s		2441395	0					
ANR	2445404	Argument	rn		2441395	1					
ANR	2445405	Identifier	rn		2441395	0					
ANR	2445406	ExpressionStatement	addr = tcg_const_i32 ( insn & 0xff )	1365:28:27112:27145	2441395	1	True				
ANR	2445407	AssignmentExpression	addr = tcg_const_i32 ( insn & 0xff )		2441395	0		=			
ANR	2445408	Identifier	addr		2441395	0					
ANR	2445409	CallExpression	tcg_const_i32 ( insn & 0xff )		2441395	1					
ANR	2445410	Callee	tcg_const_i32		2441395	0					
ANR	2445411	Identifier	tcg_const_i32		2441395	0					
ANR	2445412	ArgumentList	insn & 0xff		2441395	1					
ANR	2445413	Argument	insn & 0xff		2441395	0					
ANR	2445414	BitAndExpression	insn & 0xff		2441395	0		&			
ANR	2445415	Identifier	insn		2441395	0					
ANR	2445416	PrimaryExpression	0xff		2441395	1					
ANR	2445417	ExpressionStatement	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"	1367:28:27176:27214	2441395	2	True				
ANR	2445418	CallExpression	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"		2441395	0					
ANR	2445419	Callee	gen_helper_v7m_msr		2441395	0					
ANR	2445420	Identifier	gen_helper_v7m_msr		2441395	0					
ANR	2445421	ArgumentList	cpu_env		2441395	1					
ANR	2445422	Argument	cpu_env		2441395	0					
ANR	2445423	Identifier	cpu_env		2441395	0					
ANR	2445424	Argument	addr		2441395	1					
ANR	2445425	Identifier	addr		2441395	0					
ANR	2445426	Argument	tmp		2441395	2					
ANR	2445427	Identifier	tmp		2441395	0					
ANR	2445428	ExpressionStatement	tcg_temp_free_i32 ( addr )	1369:28:27245:27268	2441395	3	True				
ANR	2445429	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2445430	Callee	tcg_temp_free_i32		2441395	0					
ANR	2445431	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2445432	ArgumentList	addr		2441395	1					
ANR	2445433	Argument	addr		2441395	0					
ANR	2445434	Identifier	addr		2441395	0					
ANR	2445435	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1371:28:27299:27321	2441395	4	True				
ANR	2445436	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2445437	Callee	tcg_temp_free_i32		2441395	0					
ANR	2445438	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2445439	ArgumentList	tmp		2441395	1					
ANR	2445440	Argument	tmp		2441395	0					
ANR	2445441	Identifier	tmp		2441395	0					
ANR	2445442	ExpressionStatement	gen_lookup_tb ( s )	1373:28:27352:27368	2441395	5	True				
ANR	2445443	CallExpression	gen_lookup_tb ( s )		2441395	0					
ANR	2445444	Callee	gen_lookup_tb		2441395	0					
ANR	2445445	Identifier	gen_lookup_tb		2441395	0					
ANR	2445446	ArgumentList	s		2441395	1					
ANR	2445447	Argument	s		2441395	0					
ANR	2445448	Identifier	s		2441395	0					
ANR	2445449	BreakStatement	break ;	1375:28:27399:27404	2441395	6	True				
ANR	2445450	Label	case 1 :	1381:20:27498:27504	2441395	2	True				
ANR	2445451	IfStatement	if ( IS_M ( env ) )		2441395	3					
ANR	2445452	Condition	IS_M ( env )	1383:28:27552:27560	2441395	0	True				
ANR	2445453	CallExpression	IS_M ( env )		2441395	0					
ANR	2445454	Callee	IS_M		2441395	0					
ANR	2445455	Identifier	IS_M		2441395	0					
ANR	2445456	ArgumentList	env		2441395	1					
ANR	2445457	Argument	env		2441395	0					
ANR	2445458	Identifier	env		2441395	0					
ANR	2445459	GotoStatement	goto illegal_op ;	1385:28:27592:27607	2441395	1	True				
ANR	2445460	Identifier	illegal_op		2441395	0					
ANR	2445461	ExpressionStatement	"tmp = load_reg ( s , rn )"	1387:24:27634:27655	2441395	4	True				
ANR	2445462	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2445463	Identifier	tmp		2441395	0					
ANR	2445464	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2445465	Callee	load_reg		2441395	0					
ANR	2445466	Identifier	load_reg		2441395	0					
ANR	2445467	ArgumentList	s		2441395	1					
ANR	2445468	Argument	s		2441395	0					
ANR	2445469	Identifier	s		2441395	0					
ANR	2445470	Argument	rn		2441395	1					
ANR	2445471	Identifier	rn		2441395	0					
ANR	2445472	IfStatement	"if ( gen_set_psr ( s , msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 ) , op == 1 , tmp ) )"		2441395	5					
ANR	2445473	Condition	"gen_set_psr ( s , msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 ) , op == 1 , tmp )"	1389:28:27686:27821	2441395	0	True				
ANR	2445474	CallExpression	"gen_set_psr ( s , msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 ) , op == 1 , tmp )"		2441395	0					
ANR	2445475	Callee	gen_set_psr		2441395	0					
ANR	2445476	Identifier	gen_set_psr		2441395	0					
ANR	2445477	ArgumentList	s		2441395	1					
ANR	2445478	Argument	s		2441395	0					
ANR	2445479	Identifier	s		2441395	0					
ANR	2445480	Argument	"msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 )"		2441395	1					
ANR	2445481	CallExpression	"msr_mask ( env , s , ( insn >> 8 ) & 0xf , op == 1 )"		2441395	0					
ANR	2445482	Callee	msr_mask		2441395	0					
ANR	2445483	Identifier	msr_mask		2441395	0					
ANR	2445484	ArgumentList	env		2441395	1					
ANR	2445485	Argument	env		2441395	0					
ANR	2445486	Identifier	env		2441395	0					
ANR	2445487	Argument	s		2441395	1					
ANR	2445488	Identifier	s		2441395	0					
ANR	2445489	Argument	( insn >> 8 ) & 0xf		2441395	2					
ANR	2445490	BitAndExpression	( insn >> 8 ) & 0xf		2441395	0		&			
ANR	2445491	ShiftExpression	insn >> 8		2441395	0		>>			
ANR	2445492	Identifier	insn		2441395	0					
ANR	2445493	PrimaryExpression	8		2441395	1					
ANR	2445494	PrimaryExpression	0xf		2441395	1					
ANR	2445495	Argument	op == 1		2441395	3					
ANR	2445496	EqualityExpression	op == 1		2441395	0		==			
ANR	2445497	Identifier	op		2441395	0					
ANR	2445498	PrimaryExpression	1		2441395	1					
ANR	2445499	Argument	op == 1		2441395	2					
ANR	2445500	EqualityExpression	op == 1		2441395	0		==			
ANR	2445501	Identifier	op		2441395	0					
ANR	2445502	PrimaryExpression	1		2441395	1					
ANR	2445503	Argument	tmp		2441395	3					
ANR	2445504	Identifier	tmp		2441395	0					
ANR	2445505	GotoStatement	goto illegal_op ;	1395:28:27853:27868	2441395	1	True				
ANR	2445506	Identifier	illegal_op		2441395	0					
ANR	2445507	BreakStatement	break ;	1397:24:27895:27900	2441395	6	True				
ANR	2445508	Label	case 2 :	1399:20:27923:27929	2441395	7	True				
ANR	2445509	IfStatement	if ( ( ( insn >> 8 ) & 7 ) == 0 )		2441395	8					
ANR	2445510	Condition	( ( insn >> 8 ) & 7 ) == 0	1401:28:27982:28003	2441395	0	True				
ANR	2445511	EqualityExpression	( ( insn >> 8 ) & 7 ) == 0		2441395	0		==			
ANR	2445512	BitAndExpression	( insn >> 8 ) & 7		2441395	0		&			
ANR	2445513	ShiftExpression	insn >> 8		2441395	0		>>			
ANR	2445514	Identifier	insn		2441395	0					
ANR	2445515	PrimaryExpression	8		2441395	1					
ANR	2445516	PrimaryExpression	7		2441395	1					
ANR	2445517	PrimaryExpression	0		2441395	1					
ANR	2445518	CompoundStatement		1399:52:27921:27921	2441395	1					
ANR	2445519	ExpressionStatement	"gen_nop_hint ( s , insn & 0xff )"	1403:28:28037:28065	2441395	0	True				
ANR	2445520	CallExpression	"gen_nop_hint ( s , insn & 0xff )"		2441395	0					
ANR	2445521	Callee	gen_nop_hint		2441395	0					
ANR	2445522	Identifier	gen_nop_hint		2441395	0					
ANR	2445523	ArgumentList	s		2441395	1					
ANR	2445524	Argument	s		2441395	0					
ANR	2445525	Identifier	s		2441395	0					
ANR	2445526	Argument	insn & 0xff		2441395	1					
ANR	2445527	BitAndExpression	insn & 0xff		2441395	0		&			
ANR	2445528	Identifier	insn		2441395	0					
ANR	2445529	PrimaryExpression	0xff		2441395	1					
ANR	2445530	IfStatement	if ( IS_USER ( s ) )		2441395	9					
ANR	2445531	Condition	IS_USER ( s )	1409:28:28188:28197	2441395	0	True				
ANR	2445532	CallExpression	IS_USER ( s )		2441395	0					
ANR	2445533	Callee	IS_USER		2441395	0					
ANR	2445534	Identifier	IS_USER		2441395	0					
ANR	2445535	ArgumentList	s		2441395	1					
ANR	2445536	Argument	s		2441395	0					
ANR	2445537	Identifier	s		2441395	0					
ANR	2445538	BreakStatement	break ;	1411:28:28229:28234	2441395	1	True				
ANR	2445539	ExpressionStatement	offset = 0	1413:24:28261:28271	2441395	10	True				
ANR	2445540	AssignmentExpression	offset = 0		2441395	0		=			
ANR	2445541	Identifier	offset		2441395	0					
ANR	2445542	PrimaryExpression	0		2441395	1					
ANR	2445543	ExpressionStatement	imm = 0	1415:24:28298:28305	2441395	11	True				
ANR	2445544	AssignmentExpression	imm = 0		2441395	0		=			
ANR	2445545	Identifier	imm		2441395	0					
ANR	2445546	PrimaryExpression	0		2441395	1					
ANR	2445547	IfStatement	if ( insn & ( 1 << 10 ) )		2441395	12					
ANR	2445548	Condition	insn & ( 1 << 10 )	1417:28:28336:28351	2441395	0	True				
ANR	2445549	BitAndExpression	insn & ( 1 << 10 )		2441395	0		&			
ANR	2445550	Identifier	insn		2441395	0					
ANR	2445551	ShiftExpression	1 << 10		2441395	1		<<			
ANR	2445552	PrimaryExpression	1		2441395	0					
ANR	2445553	PrimaryExpression	10		2441395	1					
ANR	2445554	CompoundStatement		1415:46:28269:28269	2441395	1					
ANR	2445555	IfStatement	if ( insn & ( 1 << 7 ) )		2441395	0					
ANR	2445556	Condition	insn & ( 1 << 7 )	1419:32:28389:28403	2441395	0	True				
ANR	2445557	BitAndExpression	insn & ( 1 << 7 )		2441395	0		&			
ANR	2445558	Identifier	insn		2441395	0					
ANR	2445559	ShiftExpression	1 << 7		2441395	1		<<			
ANR	2445560	PrimaryExpression	1		2441395	0					
ANR	2445561	PrimaryExpression	7		2441395	1					
ANR	2445562	ExpressionStatement	offset |= CPSR_A	1421:32:28439:28455	2441395	1	True				
ANR	2445563	AssignmentExpression	offset |= CPSR_A		2441395	0		|=			
ANR	2445564	Identifier	offset		2441395	0					
ANR	2445565	Identifier	CPSR_A		2441395	1					
ANR	2445566	IfStatement	if ( insn & ( 1 << 6 ) )		2441395	1					
ANR	2445567	Condition	insn & ( 1 << 6 )	1423:32:28490:28504	2441395	0	True				
ANR	2445568	BitAndExpression	insn & ( 1 << 6 )		2441395	0		&			
ANR	2445569	Identifier	insn		2441395	0					
ANR	2445570	ShiftExpression	1 << 6		2441395	1		<<			
ANR	2445571	PrimaryExpression	1		2441395	0					
ANR	2445572	PrimaryExpression	6		2441395	1					
ANR	2445573	ExpressionStatement	offset |= CPSR_I	1425:32:28540:28556	2441395	1	True				
ANR	2445574	AssignmentExpression	offset |= CPSR_I		2441395	0		|=			
ANR	2445575	Identifier	offset		2441395	0					
ANR	2445576	Identifier	CPSR_I		2441395	1					
ANR	2445577	IfStatement	if ( insn & ( 1 << 5 ) )		2441395	2					
ANR	2445578	Condition	insn & ( 1 << 5 )	1427:32:28591:28605	2441395	0	True				
ANR	2445579	BitAndExpression	insn & ( 1 << 5 )		2441395	0		&			
ANR	2445580	Identifier	insn		2441395	0					
ANR	2445581	ShiftExpression	1 << 5		2441395	1		<<			
ANR	2445582	PrimaryExpression	1		2441395	0					
ANR	2445583	PrimaryExpression	5		2441395	1					
ANR	2445584	ExpressionStatement	offset |= CPSR_F	1429:32:28641:28657	2441395	1	True				
ANR	2445585	AssignmentExpression	offset |= CPSR_F		2441395	0		|=			
ANR	2445586	Identifier	offset		2441395	0					
ANR	2445587	Identifier	CPSR_F		2441395	1					
ANR	2445588	IfStatement	if ( insn & ( 1 << 9 ) )		2441395	3					
ANR	2445589	Condition	insn & ( 1 << 9 )	1431:32:28692:28706	2441395	0	True				
ANR	2445590	BitAndExpression	insn & ( 1 << 9 )		2441395	0		&			
ANR	2445591	Identifier	insn		2441395	0					
ANR	2445592	ShiftExpression	1 << 9		2441395	1		<<			
ANR	2445593	PrimaryExpression	1		2441395	0					
ANR	2445594	PrimaryExpression	9		2441395	1					
ANR	2445595	ExpressionStatement	imm = CPSR_A | CPSR_I | CPSR_F	1433:32:28742:28772	2441395	1	True				
ANR	2445596	AssignmentExpression	imm = CPSR_A | CPSR_I | CPSR_F		2441395	0		=			
ANR	2445597	Identifier	imm		2441395	0					
ANR	2445598	InclusiveOrExpression	CPSR_A | CPSR_I | CPSR_F		2441395	1		|			
ANR	2445599	Identifier	CPSR_A		2441395	0					
ANR	2445600	InclusiveOrExpression	CPSR_I | CPSR_F		2441395	1		|			
ANR	2445601	Identifier	CPSR_I		2441395	0					
ANR	2445602	Identifier	CPSR_F		2441395	1					
ANR	2445603	IfStatement	if ( insn & ( 1 << 8 ) )		2441395	13					
ANR	2445604	Condition	insn & ( 1 << 8 )	1437:28:28830:28844	2441395	0	True				
ANR	2445605	BitAndExpression	insn & ( 1 << 8 )		2441395	0		&			
ANR	2445606	Identifier	insn		2441395	0					
ANR	2445607	ShiftExpression	1 << 8		2441395	1		<<			
ANR	2445608	PrimaryExpression	1		2441395	0					
ANR	2445609	PrimaryExpression	8		2441395	1					
ANR	2445610	CompoundStatement		1435:45:28762:28762	2441395	1					
ANR	2445611	ExpressionStatement	offset |= 0x1f	1439:28:28878:28892	2441395	0	True				
ANR	2445612	AssignmentExpression	offset |= 0x1f		2441395	0		|=			
ANR	2445613	Identifier	offset		2441395	0					
ANR	2445614	PrimaryExpression	0x1f		2441395	1					
ANR	2445615	ExpressionStatement	imm |= ( insn & 0x1f )	1441:28:28923:28943	2441395	1	True				
ANR	2445616	AssignmentExpression	imm |= ( insn & 0x1f )		2441395	0		|=			
ANR	2445617	Identifier	imm		2441395	0					
ANR	2445618	BitAndExpression	insn & 0x1f		2441395	1		&			
ANR	2445619	Identifier	insn		2441395	0					
ANR	2445620	PrimaryExpression	0x1f		2441395	1					
ANR	2445621	IfStatement	if ( offset )		2441395	14					
ANR	2445622	Condition	offset	1445:28:29001:29006	2441395	0	True				
ANR	2445623	Identifier	offset		2441395	0					
ANR	2445624	CompoundStatement		1443:36:28924:28924	2441395	1					
ANR	2445625	ExpressionStatement	"gen_set_psr_im ( s , offset , 0 , imm )"	1447:28:29040:29073	2441395	0	True				
ANR	2445626	CallExpression	"gen_set_psr_im ( s , offset , 0 , imm )"		2441395	0					
ANR	2445627	Callee	gen_set_psr_im		2441395	0					
ANR	2445628	Identifier	gen_set_psr_im		2441395	0					
ANR	2445629	ArgumentList	s		2441395	1					
ANR	2445630	Argument	s		2441395	0					
ANR	2445631	Identifier	s		2441395	0					
ANR	2445632	Argument	offset		2441395	1					
ANR	2445633	Identifier	offset		2441395	0					
ANR	2445634	Argument	0		2441395	2					
ANR	2445635	PrimaryExpression	0		2441395	0					
ANR	2445636	Argument	imm		2441395	3					
ANR	2445637	Identifier	imm		2441395	0					
ANR	2445638	BreakStatement	break ;	1451:24:29127:29132	2441395	15	True				
ANR	2445639	Label	case 3 :	1453:20:29155:29161	2441395	16	True				
ANR	2445640	ExpressionStatement	ARCH ( 7 )	1455:24:29223:29230	2441395	17	True				
ANR	2445641	CallExpression	ARCH ( 7 )		2441395	0					
ANR	2445642	Callee	ARCH		2441395	0					
ANR	2445643	Identifier	ARCH		2441395	0					
ANR	2445644	ArgumentList	7		2441395	1					
ANR	2445645	Argument	7		2441395	0					
ANR	2445646	PrimaryExpression	7		2441395	0					
ANR	2445647	ExpressionStatement	op = ( insn >> 4 ) & 0xf	1457:24:29257:29279	2441395	18	True				
ANR	2445648	AssignmentExpression	op = ( insn >> 4 ) & 0xf		2441395	0		=			
ANR	2445649	Identifier	op		2441395	0					
ANR	2445650	BitAndExpression	( insn >> 4 ) & 0xf		2441395	1		&			
ANR	2445651	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2445652	Identifier	insn		2441395	0					
ANR	2445653	PrimaryExpression	4		2441395	1					
ANR	2445654	PrimaryExpression	0xf		2441395	1					
ANR	2445655	SwitchStatement	switch ( op )		2441395	19					
ANR	2445656	Condition	op	1459:32:29314:29315	2441395	0	True				
ANR	2445657	Identifier	op		2441395	0					
ANR	2445658	CompoundStatement		1457:36:29233:29233	2441395	1					
ANR	2445659	Label	case 2 :	1461:24:29345:29351	2441395	0	True				
ANR	2445660	ExpressionStatement	gen_clrex ( s )	1463:28:29394:29406	2441395	1	True				
ANR	2445661	CallExpression	gen_clrex ( s )		2441395	0					
ANR	2445662	Callee	gen_clrex		2441395	0					
ANR	2445663	Identifier	gen_clrex		2441395	0					
ANR	2445664	ArgumentList	s		2441395	1					
ANR	2445665	Argument	s		2441395	0					
ANR	2445666	Identifier	s		2441395	0					
ANR	2445667	BreakStatement	break ;	1465:28:29437:29442	2441395	2	True				
ANR	2445668	Label	case 4 :	1467:24:29469:29475	2441395	3	True				
ANR	2445669	Label	case 5 :	1469:24:29512:29518	2441395	4	True				
ANR	2445670	Label	case 6 :	1471:24:29555:29561	2441395	5	True				
ANR	2445671	BreakStatement	break ;	1475:28:29661:29666	2441395	6	True				
ANR	2445672	Label	default :	1477:24:29693:29700	2441395	7	True				
ANR	2445673	Identifier	default		2441395	0					
ANR	2445674	GotoStatement	goto illegal_op ;	1479:28:29731:29746	2441395	8	True				
ANR	2445675	Identifier	illegal_op		2441395	0					
ANR	2445676	BreakStatement	break ;	1483:24:29800:29805	2441395	20	True				
ANR	2445677	Label	case 4 :	1485:20:29828:29834	2441395	21	True				
ANR	2445678	ExpressionStatement	"tmp = load_reg ( s , rn )"	1489:24:29944:29965	2441395	22	True				
ANR	2445679	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2445680	Identifier	tmp		2441395	0					
ANR	2445681	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2445682	Callee	load_reg		2441395	0					
ANR	2445683	Identifier	load_reg		2441395	0					
ANR	2445684	ArgumentList	s		2441395	1					
ANR	2445685	Argument	s		2441395	0					
ANR	2445686	Identifier	s		2441395	0					
ANR	2445687	Argument	rn		2441395	1					
ANR	2445688	Identifier	rn		2441395	0					
ANR	2445689	ExpressionStatement	"gen_bx ( s , tmp )"	1491:24:29992:30006	2441395	23	True				
ANR	2445690	CallExpression	"gen_bx ( s , tmp )"		2441395	0					
ANR	2445691	Callee	gen_bx		2441395	0					
ANR	2445692	Identifier	gen_bx		2441395	0					
ANR	2445693	ArgumentList	s		2441395	1					
ANR	2445694	Argument	s		2441395	0					
ANR	2445695	Identifier	s		2441395	0					
ANR	2445696	Argument	tmp		2441395	1					
ANR	2445697	Identifier	tmp		2441395	0					
ANR	2445698	BreakStatement	break ;	1493:24:30033:30038	2441395	24	True				
ANR	2445699	Label	case 5 :	1495:20:30061:30067	2441395	25	True				
ANR	2445700	IfStatement	if ( IS_USER ( s ) )		2441395	26					
ANR	2445701	Condition	IS_USER ( s )	1497:28:30123:30132	2441395	0	True				
ANR	2445702	CallExpression	IS_USER ( s )		2441395	0					
ANR	2445703	Callee	IS_USER		2441395	0					
ANR	2445704	Identifier	IS_USER		2441395	0					
ANR	2445705	ArgumentList	s		2441395	1					
ANR	2445706	Argument	s		2441395	0					
ANR	2445707	Identifier	s		2441395	0					
ANR	2445708	CompoundStatement		1495:40:30050:30050	2441395	1					
ANR	2445709	GotoStatement	goto illegal_op ;	1499:28:30166:30181	2441395	0	True				
ANR	2445710	Identifier	illegal_op		2441395	0					
ANR	2445711	IfStatement	if ( rn != 14 || rd != 15 )		2441395	27					
ANR	2445712	Condition	rn != 14 || rd != 15	1503:28:30239:30258	2441395	0	True				
ANR	2445713	OrExpression	rn != 14 || rd != 15		2441395	0		||			
ANR	2445714	EqualityExpression	rn != 14		2441395	0		!=			
ANR	2445715	Identifier	rn		2441395	0					
ANR	2445716	PrimaryExpression	14		2441395	1					
ANR	2445717	EqualityExpression	rd != 15		2441395	1		!=			
ANR	2445718	Identifier	rd		2441395	0					
ANR	2445719	PrimaryExpression	15		2441395	1					
ANR	2445720	CompoundStatement		1501:50:30176:30176	2441395	1					
ANR	2445721	GotoStatement	goto illegal_op ;	1505:28:30292:30307	2441395	0	True				
ANR	2445722	Identifier	illegal_op		2441395	0					
ANR	2445723	ExpressionStatement	"tmp = load_reg ( s , rn )"	1509:24:30361:30382	2441395	28	True				
ANR	2445724	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2445725	Identifier	tmp		2441395	0					
ANR	2445726	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2445727	Callee	load_reg		2441395	0					
ANR	2445728	Identifier	load_reg		2441395	0					
ANR	2445729	ArgumentList	s		2441395	1					
ANR	2445730	Argument	s		2441395	0					
ANR	2445731	Identifier	s		2441395	0					
ANR	2445732	Argument	rn		2441395	1					
ANR	2445733	Identifier	rn		2441395	0					
ANR	2445734	ExpressionStatement	"tcg_gen_subi_i32 ( tmp , tmp , insn & 0xff )"	1511:24:30409:30448	2441395	29	True				
ANR	2445735	CallExpression	"tcg_gen_subi_i32 ( tmp , tmp , insn & 0xff )"		2441395	0					
ANR	2445736	Callee	tcg_gen_subi_i32		2441395	0					
ANR	2445737	Identifier	tcg_gen_subi_i32		2441395	0					
ANR	2445738	ArgumentList	tmp		2441395	1					
ANR	2445739	Argument	tmp		2441395	0					
ANR	2445740	Identifier	tmp		2441395	0					
ANR	2445741	Argument	tmp		2441395	1					
ANR	2445742	Identifier	tmp		2441395	0					
ANR	2445743	Argument	insn & 0xff		2441395	2					
ANR	2445744	BitAndExpression	insn & 0xff		2441395	0		&			
ANR	2445745	Identifier	insn		2441395	0					
ANR	2445746	PrimaryExpression	0xff		2441395	1					
ANR	2445747	ExpressionStatement	"gen_exception_return ( s , tmp )"	1513:24:30475:30503	2441395	30	True				
ANR	2445748	CallExpression	"gen_exception_return ( s , tmp )"		2441395	0					
ANR	2445749	Callee	gen_exception_return		2441395	0					
ANR	2445750	Identifier	gen_exception_return		2441395	0					
ANR	2445751	ArgumentList	s		2441395	1					
ANR	2445752	Argument	s		2441395	0					
ANR	2445753	Identifier	s		2441395	0					
ANR	2445754	Argument	tmp		2441395	1					
ANR	2445755	Identifier	tmp		2441395	0					
ANR	2445756	BreakStatement	break ;	1515:24:30530:30535	2441395	31	True				
ANR	2445757	Label	case 6 :	1517:20:30558:30564	2441395	32	True				
ANR	2445758	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1519:24:30608:30632	2441395	33	True				
ANR	2445759	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2445760	Identifier	tmp		2441395	0					
ANR	2445761	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2445762	Callee	tcg_temp_new_i32		2441395	0					
ANR	2445763	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2445764	ArgumentList			2441395	1					
ANR	2445765	IfStatement	if ( IS_M ( env ) )		2441395	34					
ANR	2445766	Condition	IS_M ( env )	1521:28:30663:30671	2441395	0	True				
ANR	2445767	CallExpression	IS_M ( env )		2441395	0					
ANR	2445768	Callee	IS_M		2441395	0					
ANR	2445769	Identifier	IS_M		2441395	0					
ANR	2445770	ArgumentList	env		2441395	1					
ANR	2445771	Argument	env		2441395	0					
ANR	2445772	Identifier	env		2441395	0					
ANR	2445773	CompoundStatement		1519:39:30589:30589	2441395	1					
ANR	2445774	ExpressionStatement	addr = tcg_const_i32 ( insn & 0xff )	1523:28:30705:30738	2441395	0	True				
ANR	2445775	AssignmentExpression	addr = tcg_const_i32 ( insn & 0xff )		2441395	0		=			
ANR	2445776	Identifier	addr		2441395	0					
ANR	2445777	CallExpression	tcg_const_i32 ( insn & 0xff )		2441395	1					
ANR	2445778	Callee	tcg_const_i32		2441395	0					
ANR	2445779	Identifier	tcg_const_i32		2441395	0					
ANR	2445780	ArgumentList	insn & 0xff		2441395	1					
ANR	2445781	Argument	insn & 0xff		2441395	0					
ANR	2445782	BitAndExpression	insn & 0xff		2441395	0		&			
ANR	2445783	Identifier	insn		2441395	0					
ANR	2445784	PrimaryExpression	0xff		2441395	1					
ANR	2445785	ExpressionStatement	"gen_helper_v7m_mrs ( tmp , cpu_env , addr )"	1525:28:30769:30807	2441395	1	True				
ANR	2445786	CallExpression	"gen_helper_v7m_mrs ( tmp , cpu_env , addr )"		2441395	0					
ANR	2445787	Callee	gen_helper_v7m_mrs		2441395	0					
ANR	2445788	Identifier	gen_helper_v7m_mrs		2441395	0					
ANR	2445789	ArgumentList	tmp		2441395	1					
ANR	2445790	Argument	tmp		2441395	0					
ANR	2445791	Identifier	tmp		2441395	0					
ANR	2445792	Argument	cpu_env		2441395	1					
ANR	2445793	Identifier	cpu_env		2441395	0					
ANR	2445794	Argument	addr		2441395	2					
ANR	2445795	Identifier	addr		2441395	0					
ANR	2445796	ExpressionStatement	tcg_temp_free_i32 ( addr )	1527:28:30838:30861	2441395	2	True				
ANR	2445797	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2445798	Callee	tcg_temp_free_i32		2441395	0					
ANR	2445799	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2445800	ArgumentList	addr		2441395	1					
ANR	2445801	Argument	addr		2441395	0					
ANR	2445802	Identifier	addr		2441395	0					
ANR	2445803	ElseStatement	else		2441395	0					
ANR	2445804	CompoundStatement		1527:31:30810:30810	2441395	0					
ANR	2445805	ExpressionStatement	"gen_helper_cpsr_read ( tmp , cpu_env )"	1531:28:30926:30960	2441395	0	True				
ANR	2445806	CallExpression	"gen_helper_cpsr_read ( tmp , cpu_env )"		2441395	0					
ANR	2445807	Callee	gen_helper_cpsr_read		2441395	0					
ANR	2445808	Identifier	gen_helper_cpsr_read		2441395	0					
ANR	2445809	ArgumentList	tmp		2441395	1					
ANR	2445810	Argument	tmp		2441395	0					
ANR	2445811	Identifier	tmp		2441395	0					
ANR	2445812	Argument	cpu_env		2441395	1					
ANR	2445813	Identifier	cpu_env		2441395	0					
ANR	2445814	ExpressionStatement	"store_reg ( s , rd , tmp )"	1535:24:31014:31035	2441395	35	True				
ANR	2445815	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2445816	Callee	store_reg		2441395	0					
ANR	2445817	Identifier	store_reg		2441395	0					
ANR	2445818	ArgumentList	s		2441395	1					
ANR	2445819	Argument	s		2441395	0					
ANR	2445820	Identifier	s		2441395	0					
ANR	2445821	Argument	rd		2441395	1					
ANR	2445822	Identifier	rd		2441395	0					
ANR	2445823	Argument	tmp		2441395	2					
ANR	2445824	Identifier	tmp		2441395	0					
ANR	2445825	BreakStatement	break ;	1537:24:31062:31067	2441395	36	True				
ANR	2445826	Label	case 7 :	1539:20:31090:31096	2441395	37	True				
ANR	2445827	IfStatement	if ( IS_USER ( s ) || IS_M ( env ) )		2441395	38					
ANR	2445828	Condition	IS_USER ( s ) || IS_M ( env )	1543:28:31205:31227	2441395	0	True				
ANR	2445829	OrExpression	IS_USER ( s ) || IS_M ( env )		2441395	0		||			
ANR	2445830	CallExpression	IS_USER ( s )		2441395	0					
ANR	2445831	Callee	IS_USER		2441395	0					
ANR	2445832	Identifier	IS_USER		2441395	0					
ANR	2445833	ArgumentList	s		2441395	1					
ANR	2445834	Argument	s		2441395	0					
ANR	2445835	Identifier	s		2441395	0					
ANR	2445836	CallExpression	IS_M ( env )		2441395	1					
ANR	2445837	Callee	IS_M		2441395	0					
ANR	2445838	Identifier	IS_M		2441395	0					
ANR	2445839	ArgumentList	env		2441395	1					
ANR	2445840	Argument	env		2441395	0					
ANR	2445841	Identifier	env		2441395	0					
ANR	2445842	GotoStatement	goto illegal_op ;	1545:28:31259:31274	2441395	1	True				
ANR	2445843	Identifier	illegal_op		2441395	0					
ANR	2445844	ExpressionStatement	tmp = load_cpu_field ( spsr )	1547:24:31301:31327	2441395	39	True				
ANR	2445845	AssignmentExpression	tmp = load_cpu_field ( spsr )		2441395	0		=			
ANR	2445846	Identifier	tmp		2441395	0					
ANR	2445847	CallExpression	load_cpu_field ( spsr )		2441395	1					
ANR	2445848	Callee	load_cpu_field		2441395	0					
ANR	2445849	Identifier	load_cpu_field		2441395	0					
ANR	2445850	ArgumentList	spsr		2441395	1					
ANR	2445851	Argument	spsr		2441395	0					
ANR	2445852	Identifier	spsr		2441395	0					
ANR	2445853	ExpressionStatement	"store_reg ( s , rd , tmp )"	1549:24:31354:31375	2441395	40	True				
ANR	2445854	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2445855	Callee	store_reg		2441395	0					
ANR	2445856	Identifier	store_reg		2441395	0					
ANR	2445857	ArgumentList	s		2441395	1					
ANR	2445858	Argument	s		2441395	0					
ANR	2445859	Identifier	s		2441395	0					
ANR	2445860	Argument	rd		2441395	1					
ANR	2445861	Identifier	rd		2441395	0					
ANR	2445862	Argument	tmp		2441395	2					
ANR	2445863	Identifier	tmp		2441395	0					
ANR	2445864	BreakStatement	break ;	1551:24:31402:31407	2441395	41	True				
ANR	2445865	ElseStatement	else		2441395	0					
ANR	2445866	CompoundStatement		1555:19:31386:31386	2441395	0					
ANR	2445867	ExpressionStatement	op = ( insn >> 22 ) & 0xf	1561:16:31534:31557	2441395	0	True				
ANR	2445868	AssignmentExpression	op = ( insn >> 22 ) & 0xf		2441395	0		=			
ANR	2445869	Identifier	op		2441395	0					
ANR	2445870	BitAndExpression	( insn >> 22 ) & 0xf		2441395	1		&			
ANR	2445871	ShiftExpression	insn >> 22		2441395	0		>>			
ANR	2445872	Identifier	insn		2441395	0					
ANR	2445873	PrimaryExpression	22		2441395	1					
ANR	2445874	PrimaryExpression	0xf		2441395	1					
ANR	2445875	ExpressionStatement	s -> condlabel = gen_new_label ( )	1565:16:31649:31679	2441395	1	True				
ANR	2445876	AssignmentExpression	s -> condlabel = gen_new_label ( )		2441395	0		=			
ANR	2445877	PtrMemberAccess	s -> condlabel		2441395	0					
ANR	2445878	Identifier	s		2441395	0					
ANR	2445879	Identifier	condlabel		2441395	1					
ANR	2445880	CallExpression	gen_new_label ( )		2441395	1					
ANR	2445881	Callee	gen_new_label		2441395	0					
ANR	2445882	Identifier	gen_new_label		2441395	0					
ANR	2445883	ArgumentList			2441395	1					
ANR	2445884	ExpressionStatement	"gen_test_cc ( op ^ 1 , s -> condlabel )"	1567:16:31698:31731	2441395	2	True				
ANR	2445885	CallExpression	"gen_test_cc ( op ^ 1 , s -> condlabel )"		2441395	0					
ANR	2445886	Callee	gen_test_cc		2441395	0					
ANR	2445887	Identifier	gen_test_cc		2441395	0					
ANR	2445888	ArgumentList	op ^ 1		2441395	1					
ANR	2445889	Argument	op ^ 1		2441395	0					
ANR	2445890	ExclusiveOrExpression	op ^ 1		2441395	0		^			
ANR	2445891	Identifier	op		2441395	0					
ANR	2445892	PrimaryExpression	1		2441395	1					
ANR	2445893	Argument	s -> condlabel		2441395	1					
ANR	2445894	PtrMemberAccess	s -> condlabel		2441395	0					
ANR	2445895	Identifier	s		2441395	0					
ANR	2445896	Identifier	condlabel		2441395	1					
ANR	2445897	ExpressionStatement	s -> condjmp = 1	1569:16:31750:31764	2441395	3	True				
ANR	2445898	AssignmentExpression	s -> condjmp = 1		2441395	0		=			
ANR	2445899	PtrMemberAccess	s -> condjmp		2441395	0					
ANR	2445900	Identifier	s		2441395	0					
ANR	2445901	Identifier	condjmp		2441395	1					
ANR	2445902	PrimaryExpression	1		2441395	1					
ANR	2445903	ExpressionStatement	offset = ( insn & 0x7ff ) << 1	1575:16:31834:31862	2441395	4	True				
ANR	2445904	AssignmentExpression	offset = ( insn & 0x7ff ) << 1		2441395	0		=			
ANR	2445905	Identifier	offset		2441395	0					
ANR	2445906	ShiftExpression	( insn & 0x7ff ) << 1		2441395	1		<<			
ANR	2445907	BitAndExpression	insn & 0x7ff		2441395	0		&			
ANR	2445908	Identifier	insn		2441395	0					
ANR	2445909	PrimaryExpression	0x7ff		2441395	1					
ANR	2445910	PrimaryExpression	1		2441395	1					
ANR	2445911	ExpressionStatement	offset |= ( insn & 0x003f0000 ) >> 4	1579:16:31934:31968	2441395	5	True				
ANR	2445912	AssignmentExpression	offset |= ( insn & 0x003f0000 ) >> 4		2441395	0		|=			
ANR	2445913	Identifier	offset		2441395	0					
ANR	2445914	ShiftExpression	( insn & 0x003f0000 ) >> 4		2441395	1		>>			
ANR	2445915	BitAndExpression	insn & 0x003f0000		2441395	0		&			
ANR	2445916	Identifier	insn		2441395	0					
ANR	2445917	PrimaryExpression	0x003f0000		2441395	1					
ANR	2445918	PrimaryExpression	4		2441395	1					
ANR	2445919	ExpressionStatement	offset |= ( ( int32_t ) ( ( insn << 5 ) & 0x80000000 ) ) >> 11	1583:16:32037:32090	2441395	6	True				
ANR	2445920	AssignmentExpression	offset |= ( ( int32_t ) ( ( insn << 5 ) & 0x80000000 ) ) >> 11		2441395	0		|=			
ANR	2445921	Identifier	offset		2441395	0					
ANR	2445922	ShiftExpression	( ( int32_t ) ( ( insn << 5 ) & 0x80000000 ) ) >> 11		2441395	1		>>			
ANR	2445923	CastExpression	( int32_t ) ( ( insn << 5 ) & 0x80000000 )		2441395	0					
ANR	2445924	CastTarget	int32_t		2441395	0					
ANR	2445925	BitAndExpression	( insn << 5 ) & 0x80000000		2441395	1		&			
ANR	2445926	ShiftExpression	insn << 5		2441395	0		<<			
ANR	2445927	Identifier	insn		2441395	0					
ANR	2445928	PrimaryExpression	5		2441395	1					
ANR	2445929	PrimaryExpression	0x80000000		2441395	1					
ANR	2445930	PrimaryExpression	11		2441395	1					
ANR	2445931	ExpressionStatement	offset |= ( insn & ( 1 << 13 ) ) << 5	1587:16:32156:32189	2441395	7	True				
ANR	2445932	AssignmentExpression	offset |= ( insn & ( 1 << 13 ) ) << 5		2441395	0		|=			
ANR	2445933	Identifier	offset		2441395	0					
ANR	2445934	ShiftExpression	( insn & ( 1 << 13 ) ) << 5		2441395	1		<<			
ANR	2445935	BitAndExpression	insn & ( 1 << 13 )		2441395	0		&			
ANR	2445936	Identifier	insn		2441395	0					
ANR	2445937	ShiftExpression	1 << 13		2441395	1		<<			
ANR	2445938	PrimaryExpression	1		2441395	0					
ANR	2445939	PrimaryExpression	13		2441395	1					
ANR	2445940	PrimaryExpression	5		2441395	1					
ANR	2445941	ExpressionStatement	offset |= ( insn & ( 1 << 11 ) ) << 8	1591:16:32255:32288	2441395	8	True				
ANR	2445942	AssignmentExpression	offset |= ( insn & ( 1 << 11 ) ) << 8		2441395	0		|=			
ANR	2445943	Identifier	offset		2441395	0					
ANR	2445944	ShiftExpression	( insn & ( 1 << 11 ) ) << 8		2441395	1		<<			
ANR	2445945	BitAndExpression	insn & ( 1 << 11 )		2441395	0		&			
ANR	2445946	Identifier	insn		2441395	0					
ANR	2445947	ShiftExpression	1 << 11		2441395	1		<<			
ANR	2445948	PrimaryExpression	1		2441395	0					
ANR	2445949	PrimaryExpression	11		2441395	1					
ANR	2445950	PrimaryExpression	8		2441395	1					
ANR	2445951	ExpressionStatement	"gen_jmp ( s , s -> pc + offset )"	1597:16:32351:32377	2441395	9	True				
ANR	2445952	CallExpression	"gen_jmp ( s , s -> pc + offset )"		2441395	0					
ANR	2445953	Callee	gen_jmp		2441395	0					
ANR	2445954	Identifier	gen_jmp		2441395	0					
ANR	2445955	ArgumentList	s		2441395	1					
ANR	2445956	Argument	s		2441395	0					
ANR	2445957	Identifier	s		2441395	0					
ANR	2445958	Argument	s -> pc + offset		2441395	1					
ANR	2445959	AdditiveExpression	s -> pc + offset		2441395	0		+			
ANR	2445960	PtrMemberAccess	s -> pc		2441395	0					
ANR	2445961	Identifier	s		2441395	0					
ANR	2445962	Identifier	pc		2441395	1					
ANR	2445963	Identifier	offset		2441395	1					
ANR	2445964	ElseStatement	else		2441395	0					
ANR	2445965	CompoundStatement		1599:15:32325:32325	2441395	0					
ANR	2445966	IfStatement	if ( insn & ( 1 << 25 ) )		2441395	0					
ANR	2445967	Condition	insn & ( 1 << 25 )	1605:16:32476:32491	2441395	0	True				
ANR	2445968	BitAndExpression	insn & ( 1 << 25 )		2441395	0		&			
ANR	2445969	Identifier	insn		2441395	0					
ANR	2445970	ShiftExpression	1 << 25		2441395	1		<<			
ANR	2445971	PrimaryExpression	1		2441395	0					
ANR	2445972	PrimaryExpression	25		2441395	1					
ANR	2445973	CompoundStatement		1603:34:32409:32409	2441395	1					
ANR	2445974	IfStatement	if ( insn & ( 1 << 24 ) )		2441395	0					
ANR	2445975	Condition	insn & ( 1 << 24 )	1607:20:32517:32532	2441395	0	True				
ANR	2445976	BitAndExpression	insn & ( 1 << 24 )		2441395	0		&			
ANR	2445977	Identifier	insn		2441395	0					
ANR	2445978	ShiftExpression	1 << 24		2441395	1		<<			
ANR	2445979	PrimaryExpression	1		2441395	0					
ANR	2445980	PrimaryExpression	24		2441395	1					
ANR	2445981	CompoundStatement		1605:38:32450:32450	2441395	1					
ANR	2445982	IfStatement	if ( insn & ( 1 << 20 ) )		2441395	0					
ANR	2445983	Condition	insn & ( 1 << 20 )	1609:24:32562:32577	2441395	0	True				
ANR	2445984	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2445985	Identifier	insn		2441395	0					
ANR	2445986	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2445987	PrimaryExpression	1		2441395	0					
ANR	2445988	PrimaryExpression	20		2441395	1					
ANR	2445989	GotoStatement	goto illegal_op ;	1611:24:32605:32620	2441395	1	True				
ANR	2445990	Identifier	illegal_op		2441395	0					
ANR	2445991	ExpressionStatement	op = ( insn >> 21 ) & 7	1615:20:32690:32711	2441395	1	True				
ANR	2445992	AssignmentExpression	op = ( insn >> 21 ) & 7		2441395	0		=			
ANR	2445993	Identifier	op		2441395	0					
ANR	2445994	BitAndExpression	( insn >> 21 ) & 7		2441395	1		&			
ANR	2445995	ShiftExpression	insn >> 21		2441395	0		>>			
ANR	2445996	Identifier	insn		2441395	0					
ANR	2445997	PrimaryExpression	21		2441395	1					
ANR	2445998	PrimaryExpression	7		2441395	1					
ANR	2445999	ExpressionStatement	imm = insn & 0x1f	1617:20:32734:32751	2441395	2	True				
ANR	2446000	AssignmentExpression	imm = insn & 0x1f		2441395	0		=			
ANR	2446001	Identifier	imm		2441395	0					
ANR	2446002	BitAndExpression	insn & 0x1f		2441395	1		&			
ANR	2446003	Identifier	insn		2441395	0					
ANR	2446004	PrimaryExpression	0x1f		2441395	1					
ANR	2446005	ExpressionStatement	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )	1619:20:32774:32823	2441395	3	True				
ANR	2446006	AssignmentExpression	shift = ( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2441395	0		=			
ANR	2446007	Identifier	shift		2441395	0					
ANR	2446008	InclusiveOrExpression	( ( insn >> 6 ) & 3 ) | ( ( insn >> 10 ) & 0x1c )		2441395	1		|			
ANR	2446009	BitAndExpression	( insn >> 6 ) & 3		2441395	0		&			
ANR	2446010	ShiftExpression	insn >> 6		2441395	0		>>			
ANR	2446011	Identifier	insn		2441395	0					
ANR	2446012	PrimaryExpression	6		2441395	1					
ANR	2446013	PrimaryExpression	3		2441395	1					
ANR	2446014	BitAndExpression	( insn >> 10 ) & 0x1c		2441395	1		&			
ANR	2446015	ShiftExpression	insn >> 10		2441395	0		>>			
ANR	2446016	Identifier	insn		2441395	0					
ANR	2446017	PrimaryExpression	10		2441395	1					
ANR	2446018	PrimaryExpression	0x1c		2441395	1					
ANR	2446019	IfStatement	if ( rn == 15 )		2441395	4					
ANR	2446020	Condition	rn == 15	1621:24:32850:32857	2441395	0	True				
ANR	2446021	EqualityExpression	rn == 15		2441395	0		==			
ANR	2446022	Identifier	rn		2441395	0					
ANR	2446023	PrimaryExpression	15		2441395	1					
ANR	2446024	CompoundStatement		1619:34:32775:32775	2441395	1					
ANR	2446025	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1623:24:32887:32911	2441395	0	True				
ANR	2446026	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2446027	Identifier	tmp		2441395	0					
ANR	2446028	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2446029	Callee	tcg_temp_new_i32		2441395	0					
ANR	2446030	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2446031	ArgumentList			2441395	1					
ANR	2446032	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	1625:24:32938:32962	2441395	1	True				
ANR	2446033	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2441395	0					
ANR	2446034	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2446035	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2446036	ArgumentList	tmp		2441395	1					
ANR	2446037	Argument	tmp		2441395	0					
ANR	2446038	Identifier	tmp		2441395	0					
ANR	2446039	Argument	0		2441395	1					
ANR	2446040	PrimaryExpression	0		2441395	0					
ANR	2446041	ElseStatement	else		2441395	0					
ANR	2446042	CompoundStatement		1625:27:32907:32907	2441395	0					
ANR	2446043	ExpressionStatement	"tmp = load_reg ( s , rn )"	1629:24:33019:33040	2441395	0	True				
ANR	2446044	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2446045	Identifier	tmp		2441395	0					
ANR	2446046	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2446047	Callee	load_reg		2441395	0					
ANR	2446048	Identifier	load_reg		2441395	0					
ANR	2446049	ArgumentList	s		2441395	1					
ANR	2446050	Argument	s		2441395	0					
ANR	2446051	Identifier	s		2441395	0					
ANR	2446052	Argument	rn		2441395	1					
ANR	2446053	Identifier	rn		2441395	0					
ANR	2446054	SwitchStatement	switch ( op )		2441395	5					
ANR	2446055	Condition	op	1633:28:33094:33095	2441395	0	True				
ANR	2446056	Identifier	op		2441395	0					
ANR	2446057	CompoundStatement		1631:32:33013:33013	2441395	1					
ANR	2446058	Label	case 2 :	1635:20:33121:33127	2441395	0	True				
ANR	2446059	ExpressionStatement	imm ++	1637:24:33186:33191	2441395	1	True				
ANR	2446060	PostIncDecOperationExpression	imm ++		2441395	0					
ANR	2446061	Identifier	imm		2441395	0					
ANR	2446062	IncDec	++		2441395	1					
ANR	2446063	IfStatement	if ( shift + imm > 32 )		2441395	2					
ANR	2446064	Condition	shift + imm > 32	1639:28:33222:33237	2441395	0	True				
ANR	2446065	RelationalExpression	shift + imm > 32		2441395	0		>			
ANR	2446066	AdditiveExpression	shift + imm		2441395	0		+			
ANR	2446067	Identifier	shift		2441395	0					
ANR	2446068	Identifier	imm		2441395	1					
ANR	2446069	PrimaryExpression	32		2441395	1					
ANR	2446070	GotoStatement	goto illegal_op ;	1641:28:33269:33284	2441395	1	True				
ANR	2446071	Identifier	illegal_op		2441395	0					
ANR	2446072	IfStatement	if ( imm < 32 )		2441395	3					
ANR	2446073	Condition	imm < 32	1643:28:33315:33322	2441395	0	True				
ANR	2446074	RelationalExpression	imm < 32		2441395	0		<			
ANR	2446075	Identifier	imm		2441395	0					
ANR	2446076	PrimaryExpression	32		2441395	1					
ANR	2446077	ExpressionStatement	"gen_sbfx ( tmp , shift , imm )"	1645:28:33354:33379	2441395	1	True				
ANR	2446078	CallExpression	"gen_sbfx ( tmp , shift , imm )"		2441395	0					
ANR	2446079	Callee	gen_sbfx		2441395	0					
ANR	2446080	Identifier	gen_sbfx		2441395	0					
ANR	2446081	ArgumentList	tmp		2441395	1					
ANR	2446082	Argument	tmp		2441395	0					
ANR	2446083	Identifier	tmp		2441395	0					
ANR	2446084	Argument	shift		2441395	1					
ANR	2446085	Identifier	shift		2441395	0					
ANR	2446086	Argument	imm		2441395	2					
ANR	2446087	Identifier	imm		2441395	0					
ANR	2446088	BreakStatement	break ;	1647:24:33406:33411	2441395	4	True				
ANR	2446089	Label	case 6 :	1649:20:33434:33440	2441395	5	True				
ANR	2446090	ExpressionStatement	imm ++	1651:24:33501:33506	2441395	6	True				
ANR	2446091	PostIncDecOperationExpression	imm ++		2441395	0					
ANR	2446092	Identifier	imm		2441395	0					
ANR	2446093	IncDec	++		2441395	1					
ANR	2446094	IfStatement	if ( shift + imm > 32 )		2441395	7					
ANR	2446095	Condition	shift + imm > 32	1653:28:33537:33552	2441395	0	True				
ANR	2446096	RelationalExpression	shift + imm > 32		2441395	0		>			
ANR	2446097	AdditiveExpression	shift + imm		2441395	0		+			
ANR	2446098	Identifier	shift		2441395	0					
ANR	2446099	Identifier	imm		2441395	1					
ANR	2446100	PrimaryExpression	32		2441395	1					
ANR	2446101	GotoStatement	goto illegal_op ;	1655:28:33584:33599	2441395	1	True				
ANR	2446102	Identifier	illegal_op		2441395	0					
ANR	2446103	IfStatement	if ( imm < 32 )		2441395	8					
ANR	2446104	Condition	imm < 32	1657:28:33630:33637	2441395	0	True				
ANR	2446105	RelationalExpression	imm < 32		2441395	0		<			
ANR	2446106	Identifier	imm		2441395	0					
ANR	2446107	PrimaryExpression	32		2441395	1					
ANR	2446108	ExpressionStatement	"gen_ubfx ( tmp , shift , ( 1u << imm ) - 1 )"	1659:28:33669:33706	2441395	1	True				
ANR	2446109	CallExpression	"gen_ubfx ( tmp , shift , ( 1u << imm ) - 1 )"		2441395	0					
ANR	2446110	Callee	gen_ubfx		2441395	0					
ANR	2446111	Identifier	gen_ubfx		2441395	0					
ANR	2446112	ArgumentList	tmp		2441395	1					
ANR	2446113	Argument	tmp		2441395	0					
ANR	2446114	Identifier	tmp		2441395	0					
ANR	2446115	Argument	shift		2441395	1					
ANR	2446116	Identifier	shift		2441395	0					
ANR	2446117	Argument	( 1u << imm ) - 1		2441395	2					
ANR	2446118	AdditiveExpression	( 1u << imm ) - 1		2441395	0		-			
ANR	2446119	ShiftExpression	1u << imm		2441395	0		<<			
ANR	2446120	PrimaryExpression	1u		2441395	0					
ANR	2446121	Identifier	imm		2441395	1					
ANR	2446122	PrimaryExpression	1		2441395	1					
ANR	2446123	BreakStatement	break ;	1661:24:33733:33738	2441395	9	True				
ANR	2446124	Label	case 3 :	1663:20:33761:33767	2441395	10	True				
ANR	2446125	IfStatement	if ( imm < shift )		2441395	11					
ANR	2446126	Condition	imm < shift	1665:28:33828:33838	2441395	0	True				
ANR	2446127	RelationalExpression	imm < shift		2441395	0		<			
ANR	2446128	Identifier	imm		2441395	0					
ANR	2446129	Identifier	shift		2441395	1					
ANR	2446130	GotoStatement	goto illegal_op ;	1667:28:33870:33885	2441395	1	True				
ANR	2446131	Identifier	illegal_op		2441395	0					
ANR	2446132	ExpressionStatement	imm = imm + 1 - shift	1669:24:33912:33933	2441395	12	True				
ANR	2446133	AssignmentExpression	imm = imm + 1 - shift		2441395	0		=			
ANR	2446134	Identifier	imm		2441395	0					
ANR	2446135	AdditiveExpression	imm + 1 - shift		2441395	1		+			
ANR	2446136	Identifier	imm		2441395	0					
ANR	2446137	AdditiveExpression	1 - shift		2441395	1		-			
ANR	2446138	PrimaryExpression	1		2441395	0					
ANR	2446139	Identifier	shift		2441395	1					
ANR	2446140	IfStatement	if ( imm != 32 )		2441395	13					
ANR	2446141	Condition	imm != 32	1671:28:33964:33972	2441395	0	True				
ANR	2446142	EqualityExpression	imm != 32		2441395	0		!=			
ANR	2446143	Identifier	imm		2441395	0					
ANR	2446144	PrimaryExpression	32		2441395	1					
ANR	2446145	CompoundStatement		1669:39:33890:33890	2441395	1					
ANR	2446146	ExpressionStatement	"tmp2 = load_reg ( s , rd )"	1673:28:34006:34028	2441395	0	True				
ANR	2446147	AssignmentExpression	"tmp2 = load_reg ( s , rd )"		2441395	0		=			
ANR	2446148	Identifier	tmp2		2441395	0					
ANR	2446149	CallExpression	"load_reg ( s , rd )"		2441395	1					
ANR	2446150	Callee	load_reg		2441395	0					
ANR	2446151	Identifier	load_reg		2441395	0					
ANR	2446152	ArgumentList	s		2441395	1					
ANR	2446153	Argument	s		2441395	0					
ANR	2446154	Identifier	s		2441395	0					
ANR	2446155	Argument	rd		2441395	1					
ANR	2446156	Identifier	rd		2441395	0					
ANR	2446157	ExpressionStatement	"tcg_gen_deposit_i32 ( tmp , tmp2 , tmp , shift , imm )"	1675:28:34059:34106	2441395	1	True				
ANR	2446158	CallExpression	"tcg_gen_deposit_i32 ( tmp , tmp2 , tmp , shift , imm )"		2441395	0					
ANR	2446159	Callee	tcg_gen_deposit_i32		2441395	0					
ANR	2446160	Identifier	tcg_gen_deposit_i32		2441395	0					
ANR	2446161	ArgumentList	tmp		2441395	1					
ANR	2446162	Argument	tmp		2441395	0					
ANR	2446163	Identifier	tmp		2441395	0					
ANR	2446164	Argument	tmp2		2441395	1					
ANR	2446165	Identifier	tmp2		2441395	0					
ANR	2446166	Argument	tmp		2441395	2					
ANR	2446167	Identifier	tmp		2441395	0					
ANR	2446168	Argument	shift		2441395	3					
ANR	2446169	Identifier	shift		2441395	0					
ANR	2446170	Argument	imm		2441395	4					
ANR	2446171	Identifier	imm		2441395	0					
ANR	2446172	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1677:28:34137:34160	2441395	2	True				
ANR	2446173	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2446174	Callee	tcg_temp_free_i32		2441395	0					
ANR	2446175	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2446176	ArgumentList	tmp2		2441395	1					
ANR	2446177	Argument	tmp2		2441395	0					
ANR	2446178	Identifier	tmp2		2441395	0					
ANR	2446179	BreakStatement	break ;	1681:24:34214:34219	2441395	14	True				
ANR	2446180	Label	case 7 :	1683:20:34242:34248	2441395	15	True				
ANR	2446181	GotoStatement	goto illegal_op ;	1685:24:34275:34290	2441395	16	True				
ANR	2446182	Identifier	illegal_op		2441395	0					
ANR	2446183	Label	default :	1687:20:34313:34320	2441395	17	True				
ANR	2446184	Identifier	default		2441395	0					
ANR	2446185	IfStatement	if ( shift )		2441395	18					
ANR	2446186	Condition	shift	1689:28:34368:34372	2441395	0	True				
ANR	2446187	Identifier	shift		2441395	0					
ANR	2446188	CompoundStatement		1687:35:34290:34290	2441395	1					
ANR	2446189	IfStatement	if ( op & 1 )		2441395	0					
ANR	2446190	Condition	op & 1	1691:32:34410:34415	2441395	0	True				
ANR	2446191	BitAndExpression	op & 1		2441395	0		&			
ANR	2446192	Identifier	op		2441395	0					
ANR	2446193	PrimaryExpression	1		2441395	1					
ANR	2446194	ExpressionStatement	"tcg_gen_sari_i32 ( tmp , tmp , shift )"	1693:32:34451:34484	2441395	1	True				
ANR	2446195	CallExpression	"tcg_gen_sari_i32 ( tmp , tmp , shift )"		2441395	0					
ANR	2446196	Callee	tcg_gen_sari_i32		2441395	0					
ANR	2446197	Identifier	tcg_gen_sari_i32		2441395	0					
ANR	2446198	ArgumentList	tmp		2441395	1					
ANR	2446199	Argument	tmp		2441395	0					
ANR	2446200	Identifier	tmp		2441395	0					
ANR	2446201	Argument	tmp		2441395	1					
ANR	2446202	Identifier	tmp		2441395	0					
ANR	2446203	Argument	shift		2441395	2					
ANR	2446204	Identifier	shift		2441395	0					
ANR	2446205	ElseStatement	else		2441395	0					
ANR	2446206	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , shift )"	1697:32:34553:34586	2441395	0	True				
ANR	2446207	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , shift )"		2441395	0					
ANR	2446208	Callee	tcg_gen_shli_i32		2441395	0					
ANR	2446209	Identifier	tcg_gen_shli_i32		2441395	0					
ANR	2446210	ArgumentList	tmp		2441395	1					
ANR	2446211	Argument	tmp		2441395	0					
ANR	2446212	Identifier	tmp		2441395	0					
ANR	2446213	Argument	tmp		2441395	1					
ANR	2446214	Identifier	tmp		2441395	0					
ANR	2446215	Argument	shift		2441395	2					
ANR	2446216	Identifier	shift		2441395	0					
ANR	2446217	ExpressionStatement	tmp2 = tcg_const_i32 ( imm )	1701:24:34640:34665	2441395	19	True				
ANR	2446218	AssignmentExpression	tmp2 = tcg_const_i32 ( imm )		2441395	0		=			
ANR	2446219	Identifier	tmp2		2441395	0					
ANR	2446220	CallExpression	tcg_const_i32 ( imm )		2441395	1					
ANR	2446221	Callee	tcg_const_i32		2441395	0					
ANR	2446222	Identifier	tcg_const_i32		2441395	0					
ANR	2446223	ArgumentList	imm		2441395	1					
ANR	2446224	Argument	imm		2441395	0					
ANR	2446225	Identifier	imm		2441395	0					
ANR	2446226	IfStatement	if ( op & 4 )		2441395	20					
ANR	2446227	Condition	op & 4	1703:28:34696:34701	2441395	0	True				
ANR	2446228	BitAndExpression	op & 4		2441395	0		&			
ANR	2446229	Identifier	op		2441395	0					
ANR	2446230	PrimaryExpression	4		2441395	1					
ANR	2446231	CompoundStatement		1701:36:34619:34619	2441395	1					
ANR	2446232	IfStatement	if ( ( op & 1 ) && shift == 0 )		2441395	0					
ANR	2446233	Condition	( op & 1 ) && shift == 0	1707:32:34785:34806	2441395	0	True				
ANR	2446234	AndExpression	( op & 1 ) && shift == 0		2441395	0		&&			
ANR	2446235	BitAndExpression	op & 1		2441395	0		&			
ANR	2446236	Identifier	op		2441395	0					
ANR	2446237	PrimaryExpression	1		2441395	1					
ANR	2446238	EqualityExpression	shift == 0		2441395	1		==			
ANR	2446239	Identifier	shift		2441395	0					
ANR	2446240	PrimaryExpression	0		2441395	1					
ANR	2446241	ExpressionStatement	"gen_helper_usat16 ( tmp , cpu_env , tmp , tmp2 )"	1709:32:34842:34884	2441395	1	True				
ANR	2446242	CallExpression	"gen_helper_usat16 ( tmp , cpu_env , tmp , tmp2 )"		2441395	0					
ANR	2446243	Callee	gen_helper_usat16		2441395	0					
ANR	2446244	Identifier	gen_helper_usat16		2441395	0					
ANR	2446245	ArgumentList	tmp		2441395	1					
ANR	2446246	Argument	tmp		2441395	0					
ANR	2446247	Identifier	tmp		2441395	0					
ANR	2446248	Argument	cpu_env		2441395	1					
ANR	2446249	Identifier	cpu_env		2441395	0					
ANR	2446250	Argument	tmp		2441395	2					
ANR	2446251	Identifier	tmp		2441395	0					
ANR	2446252	Argument	tmp2		2441395	3					
ANR	2446253	Identifier	tmp2		2441395	0					
ANR	2446254	ElseStatement	else		2441395	0					
ANR	2446255	ExpressionStatement	"gen_helper_usat ( tmp , cpu_env , tmp , tmp2 )"	1713:32:34953:34993	2441395	0	True				
ANR	2446256	CallExpression	"gen_helper_usat ( tmp , cpu_env , tmp , tmp2 )"		2441395	0					
ANR	2446257	Callee	gen_helper_usat		2441395	0					
ANR	2446258	Identifier	gen_helper_usat		2441395	0					
ANR	2446259	ArgumentList	tmp		2441395	1					
ANR	2446260	Argument	tmp		2441395	0					
ANR	2446261	Identifier	tmp		2441395	0					
ANR	2446262	Argument	cpu_env		2441395	1					
ANR	2446263	Identifier	cpu_env		2441395	0					
ANR	2446264	Argument	tmp		2441395	2					
ANR	2446265	Identifier	tmp		2441395	0					
ANR	2446266	Argument	tmp2		2441395	3					
ANR	2446267	Identifier	tmp2		2441395	0					
ANR	2446268	ElseStatement	else		2441395	0					
ANR	2446269	CompoundStatement		1713:31:34942:34942	2441395	0					
ANR	2446270	IfStatement	if ( ( op & 1 ) && shift == 0 )		2441395	0					
ANR	2446271	Condition	( op & 1 ) && shift == 0	1719:32:35106:35127	2441395	0	True				
ANR	2446272	AndExpression	( op & 1 ) && shift == 0		2441395	0		&&			
ANR	2446273	BitAndExpression	op & 1		2441395	0		&			
ANR	2446274	Identifier	op		2441395	0					
ANR	2446275	PrimaryExpression	1		2441395	1					
ANR	2446276	EqualityExpression	shift == 0		2441395	1		==			
ANR	2446277	Identifier	shift		2441395	0					
ANR	2446278	PrimaryExpression	0		2441395	1					
ANR	2446279	ExpressionStatement	"gen_helper_ssat16 ( tmp , cpu_env , tmp , tmp2 )"	1721:32:35163:35205	2441395	1	True				
ANR	2446280	CallExpression	"gen_helper_ssat16 ( tmp , cpu_env , tmp , tmp2 )"		2441395	0					
ANR	2446281	Callee	gen_helper_ssat16		2441395	0					
ANR	2446282	Identifier	gen_helper_ssat16		2441395	0					
ANR	2446283	ArgumentList	tmp		2441395	1					
ANR	2446284	Argument	tmp		2441395	0					
ANR	2446285	Identifier	tmp		2441395	0					
ANR	2446286	Argument	cpu_env		2441395	1					
ANR	2446287	Identifier	cpu_env		2441395	0					
ANR	2446288	Argument	tmp		2441395	2					
ANR	2446289	Identifier	tmp		2441395	0					
ANR	2446290	Argument	tmp2		2441395	3					
ANR	2446291	Identifier	tmp2		2441395	0					
ANR	2446292	ElseStatement	else		2441395	0					
ANR	2446293	ExpressionStatement	"gen_helper_ssat ( tmp , cpu_env , tmp , tmp2 )"	1725:32:35274:35314	2441395	0	True				
ANR	2446294	CallExpression	"gen_helper_ssat ( tmp , cpu_env , tmp , tmp2 )"		2441395	0					
ANR	2446295	Callee	gen_helper_ssat		2441395	0					
ANR	2446296	Identifier	gen_helper_ssat		2441395	0					
ANR	2446297	ArgumentList	tmp		2441395	1					
ANR	2446298	Argument	tmp		2441395	0					
ANR	2446299	Identifier	tmp		2441395	0					
ANR	2446300	Argument	cpu_env		2441395	1					
ANR	2446301	Identifier	cpu_env		2441395	0					
ANR	2446302	Argument	tmp		2441395	2					
ANR	2446303	Identifier	tmp		2441395	0					
ANR	2446304	Argument	tmp2		2441395	3					
ANR	2446305	Identifier	tmp2		2441395	0					
ANR	2446306	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1729:24:35368:35391	2441395	21	True				
ANR	2446307	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2446308	Callee	tcg_temp_free_i32		2441395	0					
ANR	2446309	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2446310	ArgumentList	tmp2		2441395	1					
ANR	2446311	Argument	tmp2		2441395	0					
ANR	2446312	Identifier	tmp2		2441395	0					
ANR	2446313	BreakStatement	break ;	1731:24:35418:35423	2441395	22	True				
ANR	2446314	ExpressionStatement	"store_reg ( s , rd , tmp )"	1735:20:35469:35490	2441395	6	True				
ANR	2446315	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2446316	Callee	store_reg		2441395	0					
ANR	2446317	Identifier	store_reg		2441395	0					
ANR	2446318	ArgumentList	s		2441395	1					
ANR	2446319	Argument	s		2441395	0					
ANR	2446320	Identifier	s		2441395	0					
ANR	2446321	Argument	rd		2441395	1					
ANR	2446322	Identifier	rd		2441395	0					
ANR	2446323	Argument	tmp		2441395	2					
ANR	2446324	Identifier	tmp		2441395	0					
ANR	2446325	ElseStatement	else		2441395	0					
ANR	2446326	CompoundStatement		1735:23:35431:35431	2441395	0					
ANR	2446327	ExpressionStatement	imm = ( ( insn & 0x04000000 ) >> 15 ) | ( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )	1739:20:35539:35640	2441395	0	True				
ANR	2446328	AssignmentExpression	imm = ( ( insn & 0x04000000 ) >> 15 ) | ( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )		2441395	0		=			
ANR	2446329	Identifier	imm		2441395	0					
ANR	2446330	InclusiveOrExpression	( ( insn & 0x04000000 ) >> 15 ) | ( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )		2441395	1		|			
ANR	2446331	ShiftExpression	( insn & 0x04000000 ) >> 15		2441395	0		>>			
ANR	2446332	BitAndExpression	insn & 0x04000000		2441395	0		&			
ANR	2446333	Identifier	insn		2441395	0					
ANR	2446334	PrimaryExpression	0x04000000		2441395	1					
ANR	2446335	PrimaryExpression	15		2441395	1					
ANR	2446336	InclusiveOrExpression	( ( insn & 0x7000 ) >> 4 ) | ( insn & 0xff )		2441395	1		|			
ANR	2446337	ShiftExpression	( insn & 0x7000 ) >> 4		2441395	0		>>			
ANR	2446338	BitAndExpression	insn & 0x7000		2441395	0		&			
ANR	2446339	Identifier	insn		2441395	0					
ANR	2446340	PrimaryExpression	0x7000		2441395	1					
ANR	2446341	PrimaryExpression	4		2441395	1					
ANR	2446342	BitAndExpression	insn & 0xff		2441395	1		&			
ANR	2446343	Identifier	insn		2441395	0					
ANR	2446344	PrimaryExpression	0xff		2441395	1					
ANR	2446345	IfStatement	if ( insn & ( 1 << 22 ) )		2441395	1					
ANR	2446346	Condition	insn & ( 1 << 22 )	1743:24:35667:35682	2441395	0	True				
ANR	2446347	BitAndExpression	insn & ( 1 << 22 )		2441395	0		&			
ANR	2446348	Identifier	insn		2441395	0					
ANR	2446349	ShiftExpression	1 << 22		2441395	1		<<			
ANR	2446350	PrimaryExpression	1		2441395	0					
ANR	2446351	PrimaryExpression	22		2441395	1					
ANR	2446352	CompoundStatement		1741:42:35600:35600	2441395	1					
ANR	2446353	ExpressionStatement	imm |= ( insn >> 4 ) & 0xf000	1747:24:35762:35789	2441395	0	True				
ANR	2446354	AssignmentExpression	imm |= ( insn >> 4 ) & 0xf000		2441395	0		|=			
ANR	2446355	Identifier	imm		2441395	0					
ANR	2446356	BitAndExpression	( insn >> 4 ) & 0xf000		2441395	1		&			
ANR	2446357	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2446358	Identifier	insn		2441395	0					
ANR	2446359	PrimaryExpression	4		2441395	1					
ANR	2446360	PrimaryExpression	0xf000		2441395	1					
ANR	2446361	IfStatement	if ( insn & ( 1 << 23 ) )		2441395	1					
ANR	2446362	Condition	insn & ( 1 << 23 )	1749:28:35820:35835	2441395	0	True				
ANR	2446363	BitAndExpression	insn & ( 1 << 23 )		2441395	0		&			
ANR	2446364	Identifier	insn		2441395	0					
ANR	2446365	ShiftExpression	1 << 23		2441395	1		<<			
ANR	2446366	PrimaryExpression	1		2441395	0					
ANR	2446367	PrimaryExpression	23		2441395	1					
ANR	2446368	CompoundStatement		1747:46:35753:35753	2441395	1					
ANR	2446369	ExpressionStatement	"tmp = load_reg ( s , rd )"	1753:28:35909:35930	2441395	0	True				
ANR	2446370	AssignmentExpression	"tmp = load_reg ( s , rd )"		2441395	0		=			
ANR	2446371	Identifier	tmp		2441395	0					
ANR	2446372	CallExpression	"load_reg ( s , rd )"		2441395	1					
ANR	2446373	Callee	load_reg		2441395	0					
ANR	2446374	Identifier	load_reg		2441395	0					
ANR	2446375	ArgumentList	s		2441395	1					
ANR	2446376	Argument	s		2441395	0					
ANR	2446377	Identifier	s		2441395	0					
ANR	2446378	Argument	rd		2441395	1					
ANR	2446379	Identifier	rd		2441395	0					
ANR	2446380	ExpressionStatement	"tcg_gen_ext16u_i32 ( tmp , tmp )"	1755:28:35961:35989	2441395	1	True				
ANR	2446381	CallExpression	"tcg_gen_ext16u_i32 ( tmp , tmp )"		2441395	0					
ANR	2446382	Callee	tcg_gen_ext16u_i32		2441395	0					
ANR	2446383	Identifier	tcg_gen_ext16u_i32		2441395	0					
ANR	2446384	ArgumentList	tmp		2441395	1					
ANR	2446385	Argument	tmp		2441395	0					
ANR	2446386	Identifier	tmp		2441395	0					
ANR	2446387	Argument	tmp		2441395	1					
ANR	2446388	Identifier	tmp		2441395	0					
ANR	2446389	ExpressionStatement	"tcg_gen_ori_i32 ( tmp , tmp , imm << 16 )"	1757:28:36020:36056	2441395	2	True				
ANR	2446390	CallExpression	"tcg_gen_ori_i32 ( tmp , tmp , imm << 16 )"		2441395	0					
ANR	2446391	Callee	tcg_gen_ori_i32		2441395	0					
ANR	2446392	Identifier	tcg_gen_ori_i32		2441395	0					
ANR	2446393	ArgumentList	tmp		2441395	1					
ANR	2446394	Argument	tmp		2441395	0					
ANR	2446395	Identifier	tmp		2441395	0					
ANR	2446396	Argument	tmp		2441395	1					
ANR	2446397	Identifier	tmp		2441395	0					
ANR	2446398	Argument	imm << 16		2441395	2					
ANR	2446399	ShiftExpression	imm << 16		2441395	0		<<			
ANR	2446400	Identifier	imm		2441395	0					
ANR	2446401	PrimaryExpression	16		2441395	1					
ANR	2446402	ElseStatement	else		2441395	0					
ANR	2446403	CompoundStatement		1757:31:36005:36005	2441395	0					
ANR	2446404	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1763:28:36161:36185	2441395	0	True				
ANR	2446405	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2446406	Identifier	tmp		2441395	0					
ANR	2446407	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2446408	Callee	tcg_temp_new_i32		2441395	0					
ANR	2446409	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2446410	ArgumentList			2441395	1					
ANR	2446411	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , imm )"	1765:28:36216:36242	2441395	1	True				
ANR	2446412	CallExpression	"tcg_gen_movi_i32 ( tmp , imm )"		2441395	0					
ANR	2446413	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2446414	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2446415	ArgumentList	tmp		2441395	1					
ANR	2446416	Argument	tmp		2441395	0					
ANR	2446417	Identifier	tmp		2441395	0					
ANR	2446418	Argument	imm		2441395	1					
ANR	2446419	Identifier	imm		2441395	0					
ANR	2446420	ElseStatement	else		2441395	0					
ANR	2446421	CompoundStatement		1767:27:36214:36214	2441395	0					
ANR	2446422	IfStatement	if ( rn == 15 )		2441395	0					
ANR	2446423	Condition	rn == 15	1773:28:36388:36395	2441395	0	True				
ANR	2446424	EqualityExpression	rn == 15		2441395	0		==			
ANR	2446425	Identifier	rn		2441395	0					
ANR	2446426	PrimaryExpression	15		2441395	1					
ANR	2446427	CompoundStatement		1771:38:36313:36313	2441395	1					
ANR	2446428	ExpressionStatement	offset = s -> pc & ~ ( uint32_t ) 3	1775:28:36429:36458	2441395	0	True				
ANR	2446429	AssignmentExpression	offset = s -> pc & ~ ( uint32_t ) 3		2441395	0		=			
ANR	2446430	Identifier	offset		2441395	0					
ANR	2446431	BitAndExpression	s -> pc & ~ ( uint32_t ) 3		2441395	1		&			
ANR	2446432	PtrMemberAccess	s -> pc		2441395	0					
ANR	2446433	Identifier	s		2441395	0					
ANR	2446434	Identifier	pc		2441395	1					
ANR	2446435	UnaryOperationExpression	~ ( uint32_t ) 3		2441395	1					
ANR	2446436	UnaryOperator	~		2441395	0					
ANR	2446437	CastExpression	( uint32_t ) 3		2441395	1					
ANR	2446438	CastTarget	uint32_t		2441395	0					
ANR	2446439	PrimaryExpression	3		2441395	1					
ANR	2446440	IfStatement	if ( insn & ( 1 << 23 ) )		2441395	1					
ANR	2446441	Condition	insn & ( 1 << 23 )	1777:32:36493:36508	2441395	0	True				
ANR	2446442	BitAndExpression	insn & ( 1 << 23 )		2441395	0		&			
ANR	2446443	Identifier	insn		2441395	0					
ANR	2446444	ShiftExpression	1 << 23		2441395	1		<<			
ANR	2446445	PrimaryExpression	1		2441395	0					
ANR	2446446	PrimaryExpression	23		2441395	1					
ANR	2446447	ExpressionStatement	offset -= imm	1779:32:36544:36557	2441395	1	True				
ANR	2446448	AssignmentExpression	offset -= imm		2441395	0		-=			
ANR	2446449	Identifier	offset		2441395	0					
ANR	2446450	Identifier	imm		2441395	1					
ANR	2446451	ElseStatement	else		2441395	0					
ANR	2446452	ExpressionStatement	offset += imm	1783:32:36626:36639	2441395	0	True				
ANR	2446453	AssignmentExpression	offset += imm		2441395	0		+=			
ANR	2446454	Identifier	offset		2441395	0					
ANR	2446455	Identifier	imm		2441395	1					
ANR	2446456	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1785:28:36670:36694	2441395	2	True				
ANR	2446457	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2446458	Identifier	tmp		2441395	0					
ANR	2446459	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2446460	Callee	tcg_temp_new_i32		2441395	0					
ANR	2446461	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2446462	ArgumentList			2441395	1					
ANR	2446463	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , offset )"	1787:28:36725:36754	2441395	3	True				
ANR	2446464	CallExpression	"tcg_gen_movi_i32 ( tmp , offset )"		2441395	0					
ANR	2446465	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2446466	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2446467	ArgumentList	tmp		2441395	1					
ANR	2446468	Argument	tmp		2441395	0					
ANR	2446469	Identifier	tmp		2441395	0					
ANR	2446470	Argument	offset		2441395	1					
ANR	2446471	Identifier	offset		2441395	0					
ANR	2446472	ElseStatement	else		2441395	0					
ANR	2446473	CompoundStatement		1787:31:36703:36703	2441395	0					
ANR	2446474	ExpressionStatement	"tmp = load_reg ( s , rn )"	1791:28:36819:36840	2441395	0	True				
ANR	2446475	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2446476	Identifier	tmp		2441395	0					
ANR	2446477	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2446478	Callee	load_reg		2441395	0					
ANR	2446479	Identifier	load_reg		2441395	0					
ANR	2446480	ArgumentList	s		2441395	1					
ANR	2446481	Argument	s		2441395	0					
ANR	2446482	Identifier	s		2441395	0					
ANR	2446483	Argument	rn		2441395	1					
ANR	2446484	Identifier	rn		2441395	0					
ANR	2446485	IfStatement	if ( insn & ( 1 << 23 ) )		2441395	1					
ANR	2446486	Condition	insn & ( 1 << 23 )	1793:32:36875:36890	2441395	0	True				
ANR	2446487	BitAndExpression	insn & ( 1 << 23 )		2441395	0		&			
ANR	2446488	Identifier	insn		2441395	0					
ANR	2446489	ShiftExpression	1 << 23		2441395	1		<<			
ANR	2446490	PrimaryExpression	1		2441395	0					
ANR	2446491	PrimaryExpression	23		2441395	1					
ANR	2446492	ExpressionStatement	"tcg_gen_subi_i32 ( tmp , tmp , imm )"	1795:32:36926:36957	2441395	1	True				
ANR	2446493	CallExpression	"tcg_gen_subi_i32 ( tmp , tmp , imm )"		2441395	0					
ANR	2446494	Callee	tcg_gen_subi_i32		2441395	0					
ANR	2446495	Identifier	tcg_gen_subi_i32		2441395	0					
ANR	2446496	ArgumentList	tmp		2441395	1					
ANR	2446497	Argument	tmp		2441395	0					
ANR	2446498	Identifier	tmp		2441395	0					
ANR	2446499	Argument	tmp		2441395	1					
ANR	2446500	Identifier	tmp		2441395	0					
ANR	2446501	Argument	imm		2441395	2					
ANR	2446502	Identifier	imm		2441395	0					
ANR	2446503	ElseStatement	else		2441395	0					
ANR	2446504	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , imm )"	1799:32:37026:37057	2441395	0	True				
ANR	2446505	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , imm )"		2441395	0					
ANR	2446506	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2446507	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2446508	ArgumentList	tmp		2441395	1					
ANR	2446509	Argument	tmp		2441395	0					
ANR	2446510	Identifier	tmp		2441395	0					
ANR	2446511	Argument	tmp		2441395	1					
ANR	2446512	Identifier	tmp		2441395	0					
ANR	2446513	Argument	imm		2441395	2					
ANR	2446514	Identifier	imm		2441395	0					
ANR	2446515	ExpressionStatement	"store_reg ( s , rd , tmp )"	1805:20:37130:37151	2441395	2	True				
ANR	2446516	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2446517	Callee	store_reg		2441395	0					
ANR	2446518	Identifier	store_reg		2441395	0					
ANR	2446519	ArgumentList	s		2441395	1					
ANR	2446520	Argument	s		2441395	0					
ANR	2446521	Identifier	s		2441395	0					
ANR	2446522	Argument	rd		2441395	1					
ANR	2446523	Identifier	rd		2441395	0					
ANR	2446524	Argument	tmp		2441395	2					
ANR	2446525	Identifier	tmp		2441395	0					
ANR	2446526	ElseStatement	else		2441395	0					
ANR	2446527	CompoundStatement		1809:16:37126:37145	2441395	0					
ANR	2446528	IdentifierDeclStatement	int shifter_out = 0 ;	1811:16:37211:37230	2441395	0	True				
ANR	2446529	IdentifierDecl	shifter_out = 0		2441395	0					
ANR	2446530	IdentifierDeclType	int		2441395	0					
ANR	2446531	Identifier	shifter_out		2441395	1					
ANR	2446532	AssignmentExpression	shifter_out = 0		2441395	2		=			
ANR	2446533	Identifier	shifter_out		2441395	0					
ANR	2446534	PrimaryExpression	0		2441395	1					
ANR	2446535	ExpressionStatement	shift = ( ( insn & 0x04000000 ) >> 23 ) | ( ( insn & 0x7000 ) >> 12 )	1815:16:37300:37361	2441395	1	True				
ANR	2446536	AssignmentExpression	shift = ( ( insn & 0x04000000 ) >> 23 ) | ( ( insn & 0x7000 ) >> 12 )		2441395	0		=			
ANR	2446537	Identifier	shift		2441395	0					
ANR	2446538	InclusiveOrExpression	( ( insn & 0x04000000 ) >> 23 ) | ( ( insn & 0x7000 ) >> 12 )		2441395	1		|			
ANR	2446539	ShiftExpression	( insn & 0x04000000 ) >> 23		2441395	0		>>			
ANR	2446540	BitAndExpression	insn & 0x04000000		2441395	0		&			
ANR	2446541	Identifier	insn		2441395	0					
ANR	2446542	PrimaryExpression	0x04000000		2441395	1					
ANR	2446543	PrimaryExpression	23		2441395	1					
ANR	2446544	ShiftExpression	( insn & 0x7000 ) >> 12		2441395	1		>>			
ANR	2446545	BitAndExpression	insn & 0x7000		2441395	0		&			
ANR	2446546	Identifier	insn		2441395	0					
ANR	2446547	PrimaryExpression	0x7000		2441395	1					
ANR	2446548	PrimaryExpression	12		2441395	1					
ANR	2446549	ExpressionStatement	imm = ( insn & 0xff )	1817:16:37380:37399	2441395	2	True				
ANR	2446550	AssignmentExpression	imm = ( insn & 0xff )		2441395	0		=			
ANR	2446551	Identifier	imm		2441395	0					
ANR	2446552	BitAndExpression	insn & 0xff		2441395	1		&			
ANR	2446553	Identifier	insn		2441395	0					
ANR	2446554	PrimaryExpression	0xff		2441395	1					
ANR	2446555	SwitchStatement	switch ( shift )		2441395	3					
ANR	2446556	Condition	shift	1819:24:37426:37430	2441395	0	True				
ANR	2446557	Identifier	shift		2441395	0					
ANR	2446558	CompoundStatement		1817:31:37348:37348	2441395	1					
ANR	2446559	Label	case 0 :	1821:16:37452:37458	2441395	0	True				
ANR	2446560	BreakStatement	break ;	1825:20:37533:37538	2441395	1	True				
ANR	2446561	Label	case 1 :	1827:16:37557:37563	2441395	2	True				
ANR	2446562	ExpressionStatement	imm |= imm << 16	1829:20:37601:37617	2441395	3	True				
ANR	2446563	AssignmentExpression	imm |= imm << 16		2441395	0		|=			
ANR	2446564	Identifier	imm		2441395	0					
ANR	2446565	ShiftExpression	imm << 16		2441395	1		<<			
ANR	2446566	Identifier	imm		2441395	0					
ANR	2446567	PrimaryExpression	16		2441395	1					
ANR	2446568	BreakStatement	break ;	1831:20:37640:37645	2441395	4	True				
ANR	2446569	Label	case 2 :	1833:16:37664:37670	2441395	5	True				
ANR	2446570	ExpressionStatement	imm |= imm << 16	1835:20:37708:37724	2441395	6	True				
ANR	2446571	AssignmentExpression	imm |= imm << 16		2441395	0		|=			
ANR	2446572	Identifier	imm		2441395	0					
ANR	2446573	ShiftExpression	imm << 16		2441395	1		<<			
ANR	2446574	Identifier	imm		2441395	0					
ANR	2446575	PrimaryExpression	16		2441395	1					
ANR	2446576	ExpressionStatement	imm <<= 8	1837:20:37747:37756	2441395	7	True				
ANR	2446577	AssignmentExpression	imm <<= 8		2441395	0		<<=			
ANR	2446578	Identifier	imm		2441395	0					
ANR	2446579	PrimaryExpression	8		2441395	1					
ANR	2446580	BreakStatement	break ;	1839:20:37779:37784	2441395	8	True				
ANR	2446581	Label	case 3 :	1841:16:37803:37809	2441395	9	True				
ANR	2446582	ExpressionStatement	imm |= imm << 16	1843:20:37847:37863	2441395	10	True				
ANR	2446583	AssignmentExpression	imm |= imm << 16		2441395	0		|=			
ANR	2446584	Identifier	imm		2441395	0					
ANR	2446585	ShiftExpression	imm << 16		2441395	1		<<			
ANR	2446586	Identifier	imm		2441395	0					
ANR	2446587	PrimaryExpression	16		2441395	1					
ANR	2446588	ExpressionStatement	imm |= imm << 8	1845:20:37886:37901	2441395	11	True				
ANR	2446589	AssignmentExpression	imm |= imm << 8		2441395	0		|=			
ANR	2446590	Identifier	imm		2441395	0					
ANR	2446591	ShiftExpression	imm << 8		2441395	1		<<			
ANR	2446592	Identifier	imm		2441395	0					
ANR	2446593	PrimaryExpression	8		2441395	1					
ANR	2446594	BreakStatement	break ;	1847:20:37924:37929	2441395	12	True				
ANR	2446595	Label	default :	1849:16:37948:37955	2441395	13	True				
ANR	2446596	Identifier	default		2441395	0					
ANR	2446597	ExpressionStatement	shift = ( shift << 1 ) | ( imm >> 7 )	1851:20:38003:38036	2441395	14	True				
ANR	2446598	AssignmentExpression	shift = ( shift << 1 ) | ( imm >> 7 )		2441395	0		=			
ANR	2446599	Identifier	shift		2441395	0					
ANR	2446600	InclusiveOrExpression	( shift << 1 ) | ( imm >> 7 )		2441395	1		|			
ANR	2446601	ShiftExpression	shift << 1		2441395	0		<<			
ANR	2446602	Identifier	shift		2441395	0					
ANR	2446603	PrimaryExpression	1		2441395	1					
ANR	2446604	ShiftExpression	imm >> 7		2441395	1		>>			
ANR	2446605	Identifier	imm		2441395	0					
ANR	2446606	PrimaryExpression	7		2441395	1					
ANR	2446607	ExpressionStatement	imm |= 0x80	1853:20:38059:38070	2441395	15	True				
ANR	2446608	AssignmentExpression	imm |= 0x80		2441395	0		|=			
ANR	2446609	Identifier	imm		2441395	0					
ANR	2446610	PrimaryExpression	0x80		2441395	1					
ANR	2446611	ExpressionStatement	imm = imm << ( 32 - shift )	1855:20:38093:38118	2441395	16	True				
ANR	2446612	AssignmentExpression	imm = imm << ( 32 - shift )		2441395	0		=			
ANR	2446613	Identifier	imm		2441395	0					
ANR	2446614	ShiftExpression	imm << ( 32 - shift )		2441395	1		<<			
ANR	2446615	Identifier	imm		2441395	0					
ANR	2446616	AdditiveExpression	32 - shift		2441395	1		-			
ANR	2446617	PrimaryExpression	32		2441395	0					
ANR	2446618	Identifier	shift		2441395	1					
ANR	2446619	ExpressionStatement	shifter_out = 1	1857:20:38141:38156	2441395	17	True				
ANR	2446620	AssignmentExpression	shifter_out = 1		2441395	0		=			
ANR	2446621	Identifier	shifter_out		2441395	0					
ANR	2446622	PrimaryExpression	1		2441395	1					
ANR	2446623	BreakStatement	break ;	1859:20:38179:38184	2441395	18	True				
ANR	2446624	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	1863:16:38222:38247	2441395	4	True				
ANR	2446625	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2446626	Identifier	tmp2		2441395	0					
ANR	2446627	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2446628	Callee	tcg_temp_new_i32		2441395	0					
ANR	2446629	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2446630	ArgumentList			2441395	1					
ANR	2446631	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , imm )"	1865:16:38266:38293	2441395	5	True				
ANR	2446632	CallExpression	"tcg_gen_movi_i32 ( tmp2 , imm )"		2441395	0					
ANR	2446633	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2446634	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2446635	ArgumentList	tmp2		2441395	1					
ANR	2446636	Argument	tmp2		2441395	0					
ANR	2446637	Identifier	tmp2		2441395	0					
ANR	2446638	Argument	imm		2441395	1					
ANR	2446639	Identifier	imm		2441395	0					
ANR	2446640	ExpressionStatement	rn = ( insn >> 16 ) & 0xf	1867:16:38312:38335	2441395	6	True				
ANR	2446641	AssignmentExpression	rn = ( insn >> 16 ) & 0xf		2441395	0		=			
ANR	2446642	Identifier	rn		2441395	0					
ANR	2446643	BitAndExpression	( insn >> 16 ) & 0xf		2441395	1		&			
ANR	2446644	ShiftExpression	insn >> 16		2441395	0		>>			
ANR	2446645	Identifier	insn		2441395	0					
ANR	2446646	PrimaryExpression	16		2441395	1					
ANR	2446647	PrimaryExpression	0xf		2441395	1					
ANR	2446648	IfStatement	if ( rn == 15 )		2441395	7					
ANR	2446649	Condition	rn == 15	1869:20:38358:38365	2441395	0	True				
ANR	2446650	EqualityExpression	rn == 15		2441395	0		==			
ANR	2446651	Identifier	rn		2441395	0					
ANR	2446652	PrimaryExpression	15		2441395	1					
ANR	2446653	CompoundStatement		1867:30:38283:38283	2441395	1					
ANR	2446654	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1871:20:38391:38415	2441395	0	True				
ANR	2446655	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2446656	Identifier	tmp		2441395	0					
ANR	2446657	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2446658	Callee	tcg_temp_new_i32		2441395	0					
ANR	2446659	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2446660	ArgumentList			2441395	1					
ANR	2446661	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	1873:20:38438:38462	2441395	1	True				
ANR	2446662	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2441395	0					
ANR	2446663	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2446664	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2446665	ArgumentList	tmp		2441395	1					
ANR	2446666	Argument	tmp		2441395	0					
ANR	2446667	Identifier	tmp		2441395	0					
ANR	2446668	Argument	0		2441395	1					
ANR	2446669	PrimaryExpression	0		2441395	0					
ANR	2446670	ElseStatement	else		2441395	0					
ANR	2446671	CompoundStatement		1873:23:38403:38403	2441395	0					
ANR	2446672	ExpressionStatement	"tmp = load_reg ( s , rn )"	1877:20:38511:38532	2441395	0	True				
ANR	2446673	AssignmentExpression	"tmp = load_reg ( s , rn )"		2441395	0		=			
ANR	2446674	Identifier	tmp		2441395	0					
ANR	2446675	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2446676	Callee	load_reg		2441395	0					
ANR	2446677	Identifier	load_reg		2441395	0					
ANR	2446678	ArgumentList	s		2441395	1					
ANR	2446679	Argument	s		2441395	0					
ANR	2446680	Identifier	s		2441395	0					
ANR	2446681	Argument	rn		2441395	1					
ANR	2446682	Identifier	rn		2441395	0					
ANR	2446683	ExpressionStatement	op = ( insn >> 21 ) & 0xf	1881:16:38570:38593	2441395	8	True				
ANR	2446684	AssignmentExpression	op = ( insn >> 21 ) & 0xf		2441395	0		=			
ANR	2446685	Identifier	op		2441395	0					
ANR	2446686	BitAndExpression	( insn >> 21 ) & 0xf		2441395	1		&			
ANR	2446687	ShiftExpression	insn >> 21		2441395	0		>>			
ANR	2446688	Identifier	insn		2441395	0					
ANR	2446689	PrimaryExpression	21		2441395	1					
ANR	2446690	PrimaryExpression	0xf		2441395	1					
ANR	2446691	IfStatement	"if ( gen_thumb2_data_op ( s , op , ( insn & ( 1 << 20 ) ) != 0 , shifter_out , tmp , tmp2 ) )"		2441395	9					
ANR	2446692	Condition	"gen_thumb2_data_op ( s , op , ( insn & ( 1 << 20 ) ) != 0 , shifter_out , tmp , tmp2 )"	1883:20:38616:38729	2441395	0	True				
ANR	2446693	CallExpression	"gen_thumb2_data_op ( s , op , ( insn & ( 1 << 20 ) ) != 0 , shifter_out , tmp , tmp2 )"		2441395	0					
ANR	2446694	Callee	gen_thumb2_data_op		2441395	0					
ANR	2446695	Identifier	gen_thumb2_data_op		2441395	0					
ANR	2446696	ArgumentList	s		2441395	1					
ANR	2446697	Argument	s		2441395	0					
ANR	2446698	Identifier	s		2441395	0					
ANR	2446699	Argument	op		2441395	1					
ANR	2446700	Identifier	op		2441395	0					
ANR	2446701	Argument	( insn & ( 1 << 20 ) ) != 0		2441395	2					
ANR	2446702	EqualityExpression	( insn & ( 1 << 20 ) ) != 0		2441395	0		!=			
ANR	2446703	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2446704	Identifier	insn		2441395	0					
ANR	2446705	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2446706	PrimaryExpression	1		2441395	0					
ANR	2446707	PrimaryExpression	20		2441395	1					
ANR	2446708	PrimaryExpression	0		2441395	1					
ANR	2446709	Argument	shifter_out		2441395	3					
ANR	2446710	Identifier	shifter_out		2441395	0					
ANR	2446711	Argument	tmp		2441395	4					
ANR	2446712	Identifier	tmp		2441395	0					
ANR	2446713	Argument	tmp2		2441395	5					
ANR	2446714	Identifier	tmp2		2441395	0					
ANR	2446715	GotoStatement	goto illegal_op ;	1887:20:38753:38768	2441395	1	True				
ANR	2446716	Identifier	illegal_op		2441395	0					
ANR	2446717	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	1889:16:38787:38810	2441395	10	True				
ANR	2446718	CallExpression	tcg_temp_free_i32 ( tmp2 )		2441395	0					
ANR	2446719	Callee	tcg_temp_free_i32		2441395	0					
ANR	2446720	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2446721	ArgumentList	tmp2		2441395	1					
ANR	2446722	Argument	tmp2		2441395	0					
ANR	2446723	Identifier	tmp2		2441395	0					
ANR	2446724	ExpressionStatement	rd = ( insn >> 8 ) & 0xf	1891:16:38829:38851	2441395	11	True				
ANR	2446725	AssignmentExpression	rd = ( insn >> 8 ) & 0xf		2441395	0		=			
ANR	2446726	Identifier	rd		2441395	0					
ANR	2446727	BitAndExpression	( insn >> 8 ) & 0xf		2441395	1		&			
ANR	2446728	ShiftExpression	insn >> 8		2441395	0		>>			
ANR	2446729	Identifier	insn		2441395	0					
ANR	2446730	PrimaryExpression	8		2441395	1					
ANR	2446731	PrimaryExpression	0xf		2441395	1					
ANR	2446732	IfStatement	if ( rd != 15 )		2441395	12					
ANR	2446733	Condition	rd != 15	1893:20:38874:38881	2441395	0	True				
ANR	2446734	EqualityExpression	rd != 15		2441395	0		!=			
ANR	2446735	Identifier	rd		2441395	0					
ANR	2446736	PrimaryExpression	15		2441395	1					
ANR	2446737	CompoundStatement		1891:30:38799:38799	2441395	1					
ANR	2446738	ExpressionStatement	"store_reg ( s , rd , tmp )"	1895:20:38907:38928	2441395	0	True				
ANR	2446739	CallExpression	"store_reg ( s , rd , tmp )"		2441395	0					
ANR	2446740	Callee	store_reg		2441395	0					
ANR	2446741	Identifier	store_reg		2441395	0					
ANR	2446742	ArgumentList	s		2441395	1					
ANR	2446743	Argument	s		2441395	0					
ANR	2446744	Identifier	s		2441395	0					
ANR	2446745	Argument	rd		2441395	1					
ANR	2446746	Identifier	rd		2441395	0					
ANR	2446747	Argument	tmp		2441395	2					
ANR	2446748	Identifier	tmp		2441395	0					
ANR	2446749	ElseStatement	else		2441395	0					
ANR	2446750	CompoundStatement		1895:23:38869:38869	2441395	0					
ANR	2446751	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1899:20:38977:38999	2441395	0	True				
ANR	2446752	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2446753	Callee	tcg_temp_free_i32		2441395	0					
ANR	2446754	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2446755	ArgumentList	tmp		2441395	1					
ANR	2446756	Argument	tmp		2441395	0					
ANR	2446757	Identifier	tmp		2441395	0					
ANR	2446758	BreakStatement	break ;	1907:8:39055:39060	2441395	28	True				
ANR	2446759	Label	case 12 :	1909:4:39067:39074	2441395	29	True				
ANR	2446760	CompoundStatement		1915:8:39101:39109	2441395	30					
ANR	2446761	IdentifierDeclStatement	int postinc = 0 ;	1913:8:39132:39147	2441395	0	True				
ANR	2446762	IdentifierDecl	postinc = 0		2441395	0					
ANR	2446763	IdentifierDeclType	int		2441395	0					
ANR	2446764	Identifier	postinc		2441395	1					
ANR	2446765	AssignmentExpression	postinc = 0		2441395	2		=			
ANR	2446766	Identifier	postinc		2441395	0					
ANR	2446767	PrimaryExpression	0		2441395	1					
ANR	2446768	IdentifierDeclStatement	int writeback = 0 ;	1915:8:39158:39175	2441395	1	True				
ANR	2446769	IdentifierDecl	writeback = 0		2441395	0					
ANR	2446770	IdentifierDeclType	int		2441395	0					
ANR	2446771	Identifier	writeback		2441395	1					
ANR	2446772	AssignmentExpression	writeback = 0		2441395	2		=			
ANR	2446773	Identifier	writeback		2441395	0					
ANR	2446774	PrimaryExpression	0		2441395	1					
ANR	2446775	IdentifierDeclStatement	int user ;	1917:8:39186:39194	2441395	2	True				
ANR	2446776	IdentifierDecl	user		2441395	0					
ANR	2446777	IdentifierDeclType	int		2441395	0					
ANR	2446778	Identifier	user		2441395	1					
ANR	2446779	IfStatement	if ( ( insn & 0x01100000 ) == 0x01000000 )		2441395	3					
ANR	2446780	Condition	( insn & 0x01100000 ) == 0x01000000	1919:12:39209:39241	2441395	0	True				
ANR	2446781	EqualityExpression	( insn & 0x01100000 ) == 0x01000000		2441395	0		==			
ANR	2446782	BitAndExpression	insn & 0x01100000		2441395	0		&			
ANR	2446783	Identifier	insn		2441395	0					
ANR	2446784	PrimaryExpression	0x01100000		2441395	1					
ANR	2446785	PrimaryExpression	0x01000000		2441395	1					
ANR	2446786	CompoundStatement		1917:47:39159:39159	2441395	1					
ANR	2446787	IfStatement	"if ( disas_neon_ls_insn ( env , s , insn ) )"		2441395	0					
ANR	2446788	Condition	"disas_neon_ls_insn ( env , s , insn )"	1921:16:39263:39294	2441395	0	True				
ANR	2446789	CallExpression	"disas_neon_ls_insn ( env , s , insn )"		2441395	0					
ANR	2446790	Callee	disas_neon_ls_insn		2441395	0					
ANR	2446791	Identifier	disas_neon_ls_insn		2441395	0					
ANR	2446792	ArgumentList	env		2441395	1					
ANR	2446793	Argument	env		2441395	0					
ANR	2446794	Identifier	env		2441395	0					
ANR	2446795	Argument	s		2441395	1					
ANR	2446796	Identifier	s		2441395	0					
ANR	2446797	Argument	insn		2441395	2					
ANR	2446798	Identifier	insn		2441395	0					
ANR	2446799	GotoStatement	goto illegal_op ;	1923:16:39314:39329	2441395	1	True				
ANR	2446800	Identifier	illegal_op		2441395	0					
ANR	2446801	BreakStatement	break ;	1925:12:39344:39349	2441395	1	True				
ANR	2446802	ExpressionStatement	op = ( ( insn >> 21 ) & 3 ) | ( ( insn >> 22 ) & 4 )	1929:8:39371:39415	2441395	4	True				
ANR	2446803	AssignmentExpression	op = ( ( insn >> 21 ) & 3 ) | ( ( insn >> 22 ) & 4 )		2441395	0		=			
ANR	2446804	Identifier	op		2441395	0					
ANR	2446805	InclusiveOrExpression	( ( insn >> 21 ) & 3 ) | ( ( insn >> 22 ) & 4 )		2441395	1		|			
ANR	2446806	BitAndExpression	( insn >> 21 ) & 3		2441395	0		&			
ANR	2446807	ShiftExpression	insn >> 21		2441395	0		>>			
ANR	2446808	Identifier	insn		2441395	0					
ANR	2446809	PrimaryExpression	21		2441395	1					
ANR	2446810	PrimaryExpression	3		2441395	1					
ANR	2446811	BitAndExpression	( insn >> 22 ) & 4		2441395	1		&			
ANR	2446812	ShiftExpression	insn >> 22		2441395	0		>>			
ANR	2446813	Identifier	insn		2441395	0					
ANR	2446814	PrimaryExpression	22		2441395	1					
ANR	2446815	PrimaryExpression	4		2441395	1					
ANR	2446816	IfStatement	if ( rs == 15 )		2441395	5					
ANR	2446817	Condition	rs == 15	1931:12:39430:39437	2441395	0	True				
ANR	2446818	EqualityExpression	rs == 15		2441395	0		==			
ANR	2446819	Identifier	rs		2441395	0					
ANR	2446820	PrimaryExpression	15		2441395	1					
ANR	2446821	CompoundStatement		1929:22:39355:39355	2441395	1					
ANR	2446822	IfStatement	if ( ! ( insn & ( 1 << 20 ) ) )		2441395	0					
ANR	2446823	Condition	! ( insn & ( 1 << 20 ) )	1933:16:39459:39477	2441395	0	True				
ANR	2446824	UnaryOperationExpression	! ( insn & ( 1 << 20 ) )		2441395	0					
ANR	2446825	UnaryOperator	!		2441395	0					
ANR	2446826	BitAndExpression	insn & ( 1 << 20 )		2441395	1		&			
ANR	2446827	Identifier	insn		2441395	0					
ANR	2446828	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2446829	PrimaryExpression	1		2441395	0					
ANR	2446830	PrimaryExpression	20		2441395	1					
ANR	2446831	CompoundStatement		1931:37:39395:39395	2441395	1					
ANR	2446832	GotoStatement	goto illegal_op ;	1935:16:39499:39514	2441395	0	True				
ANR	2446833	Identifier	illegal_op		2441395	0					
ANR	2446834	IfStatement	if ( op != 2 )		2441395	1					
ANR	2446835	Condition	op != 2	1939:16:39548:39554	2441395	0	True				
ANR	2446836	EqualityExpression	op != 2		2441395	0		!=			
ANR	2446837	Identifier	op		2441395	0					
ANR	2446838	PrimaryExpression	2		2441395	1					
ANR	2446839	CompoundStatement		1963:16:40216:40244	2441395	1					
ANR	2446840	IdentifierDeclStatement	int op1 = ( insn >> 23 ) & 3 ;	1963:16:40256:40282	2441395	0	True				
ANR	2446841	IdentifierDecl	op1 = ( insn >> 23 ) & 3		2441395	0					
ANR	2446842	IdentifierDeclType	int		2441395	0					
ANR	2446843	Identifier	op1		2441395	1					
ANR	2446844	AssignmentExpression	op1 = ( insn >> 23 ) & 3		2441395	2		=			
ANR	2446845	Identifier	op1		2441395	0					
ANR	2446846	BitAndExpression	( insn >> 23 ) & 3		2441395	1		&			
ANR	2446847	ShiftExpression	insn >> 23		2441395	0		>>			
ANR	2446848	Identifier	insn		2441395	0					
ANR	2446849	PrimaryExpression	23		2441395	1					
ANR	2446850	PrimaryExpression	3		2441395	1					
ANR	2446851	IdentifierDeclStatement	int op2 = ( insn >> 6 ) & 0x3f ;	1965:16:40301:40329	2441395	1	True				
ANR	2446852	IdentifierDecl	op2 = ( insn >> 6 ) & 0x3f		2441395	0					
ANR	2446853	IdentifierDeclType	int		2441395	0					
ANR	2446854	Identifier	op2		2441395	1					
ANR	2446855	AssignmentExpression	op2 = ( insn >> 6 ) & 0x3f		2441395	2		=			
ANR	2446856	Identifier	op2		2441395	0					
ANR	2446857	BitAndExpression	( insn >> 6 ) & 0x3f		2441395	1		&			
ANR	2446858	ShiftExpression	insn >> 6		2441395	0		>>			
ANR	2446859	Identifier	insn		2441395	0					
ANR	2446860	PrimaryExpression	6		2441395	1					
ANR	2446861	PrimaryExpression	0x3f		2441395	1					
ANR	2446862	IfStatement	if ( op & 2 )		2441395	2					
ANR	2446863	Condition	op & 2	1967:20:40352:40357	2441395	0	True				
ANR	2446864	BitAndExpression	op & 2		2441395	0		&			
ANR	2446865	Identifier	op		2441395	0					
ANR	2446866	PrimaryExpression	2		2441395	1					
ANR	2446867	CompoundStatement		1965:28:40275:40275	2441395	1					
ANR	2446868	GotoStatement	goto illegal_op ;	1969:20:40383:40398	2441395	0	True				
ANR	2446869	Identifier	illegal_op		2441395	0					
ANR	2446870	IfStatement	if ( rn == 15 )		2441395	3					
ANR	2446871	Condition	rn == 15	1973:20:40440:40447	2441395	0	True				
ANR	2446872	EqualityExpression	rn == 15		2441395	0		==			
ANR	2446873	Identifier	rn		2441395	0					
ANR	2446874	PrimaryExpression	15		2441395	1					
ANR	2446875	CompoundStatement		1971:30:40365:40365	2441395	1					
ANR	2446876	ReturnStatement	return 0 ;	1981:20:40604:40612	2441395	0	True				
ANR	2446877	PrimaryExpression	0		2441395	0					
ANR	2446878	IfStatement	if ( op1 & 1 )		2441395	4					
ANR	2446879	Condition	op1 & 1	1985:20:40654:40660	2441395	0	True				
ANR	2446880	BitAndExpression	op1 & 1		2441395	0		&			
ANR	2446881	Identifier	op1		2441395	0					
ANR	2446882	PrimaryExpression	1		2441395	1					
ANR	2446883	CompoundStatement		1983:29:40578:40578	2441395	1					
ANR	2446884	ReturnStatement	return 0 ;	1987:20:40686:40694	2441395	0	True				
ANR	2446885	PrimaryExpression	0		2441395	0					
ANR	2446886	IfStatement	if ( ( op2 == 0 ) || ( ( op2 & 0x3c ) == 0x30 ) )		2441395	5					
ANR	2446887	Condition	( op2 == 0 ) || ( ( op2 & 0x3c ) == 0x30 )	1991:20:40775:40810	2441395	0	True				
ANR	2446888	OrExpression	( op2 == 0 ) || ( ( op2 & 0x3c ) == 0x30 )		2441395	0		||			
ANR	2446889	EqualityExpression	op2 == 0		2441395	0		==			
ANR	2446890	Identifier	op2		2441395	0					
ANR	2446891	PrimaryExpression	0		2441395	1					
ANR	2446892	EqualityExpression	( op2 & 0x3c ) == 0x30		2441395	1		==			
ANR	2446893	BitAndExpression	op2 & 0x3c		2441395	0		&			
ANR	2446894	Identifier	op2		2441395	0					
ANR	2446895	PrimaryExpression	0x3c		2441395	1					
ANR	2446896	PrimaryExpression	0x30		2441395	1					
ANR	2446897	CompoundStatement		1989:58:40728:40728	2441395	1					
ANR	2446898	ReturnStatement	return 0 ;	1993:20:40836:40844	2441395	0	True				
ANR	2446899	PrimaryExpression	0		2441395	0					
ANR	2446900	ReturnStatement	return 1 ;	1999:16:40977:40985	2441395	6	True				
ANR	2446901	PrimaryExpression	1		2441395	0					
ANR	2446902	ExpressionStatement	user = IS_USER ( s )	2005:8:41022:41039	2441395	6	True				
ANR	2446903	AssignmentExpression	user = IS_USER ( s )		2441395	0		=			
ANR	2446904	Identifier	user		2441395	0					
ANR	2446905	CallExpression	IS_USER ( s )		2441395	1					
ANR	2446906	Callee	IS_USER		2441395	0					
ANR	2446907	Identifier	IS_USER		2441395	0					
ANR	2446908	ArgumentList	s		2441395	1					
ANR	2446909	Argument	s		2441395	0					
ANR	2446910	Identifier	s		2441395	0					
ANR	2446911	IfStatement	if ( rn == 15 )		2441395	7					
ANR	2446912	Condition	rn == 15	2007:12:41054:41061	2441395	0	True				
ANR	2446913	EqualityExpression	rn == 15		2441395	0		==			
ANR	2446914	Identifier	rn		2441395	0					
ANR	2446915	PrimaryExpression	15		2441395	1					
ANR	2446916	CompoundStatement		2005:22:40979:40979	2441395	1					
ANR	2446917	ExpressionStatement	addr = tcg_temp_new_i32 ( )	2009:12:41079:41104	2441395	0	True				
ANR	2446918	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2446919	Identifier	addr		2441395	0					
ANR	2446920	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2446921	Callee	tcg_temp_new_i32		2441395	0					
ANR	2446922	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2446923	ArgumentList			2441395	1					
ANR	2446924	ExpressionStatement	imm = s -> pc & 0xfffffffc	2015:12:41213:41237	2441395	1	True				
ANR	2446925	AssignmentExpression	imm = s -> pc & 0xfffffffc		2441395	0		=			
ANR	2446926	Identifier	imm		2441395	0					
ANR	2446927	BitAndExpression	s -> pc & 0xfffffffc		2441395	1		&			
ANR	2446928	PtrMemberAccess	s -> pc		2441395	0					
ANR	2446929	Identifier	s		2441395	0					
ANR	2446930	Identifier	pc		2441395	1					
ANR	2446931	PrimaryExpression	0xfffffffc		2441395	1					
ANR	2446932	IfStatement	if ( insn & ( 1 << 23 ) )		2441395	2					
ANR	2446933	Condition	insn & ( 1 << 23 )	2017:16:41256:41271	2441395	0	True				
ANR	2446934	BitAndExpression	insn & ( 1 << 23 )		2441395	0		&			
ANR	2446935	Identifier	insn		2441395	0					
ANR	2446936	ShiftExpression	1 << 23		2441395	1		<<			
ANR	2446937	PrimaryExpression	1		2441395	0					
ANR	2446938	PrimaryExpression	23		2441395	1					
ANR	2446939	ExpressionStatement	imm += insn & 0xfff	2019:16:41291:41310	2441395	1	True				
ANR	2446940	AssignmentExpression	imm += insn & 0xfff		2441395	0		+=			
ANR	2446941	Identifier	imm		2441395	0					
ANR	2446942	BitAndExpression	insn & 0xfff		2441395	1		&			
ANR	2446943	Identifier	insn		2441395	0					
ANR	2446944	PrimaryExpression	0xfff		2441395	1					
ANR	2446945	ElseStatement	else		2441395	0					
ANR	2446946	ExpressionStatement	imm -= insn & 0xfff	2023:16:41347:41366	2441395	0	True				
ANR	2446947	AssignmentExpression	imm -= insn & 0xfff		2441395	0		-=			
ANR	2446948	Identifier	imm		2441395	0					
ANR	2446949	BitAndExpression	insn & 0xfff		2441395	1		&			
ANR	2446950	Identifier	insn		2441395	0					
ANR	2446951	PrimaryExpression	0xfff		2441395	1					
ANR	2446952	ExpressionStatement	"tcg_gen_movi_i32 ( addr , imm )"	2025:12:41381:41408	2441395	3	True				
ANR	2446953	CallExpression	"tcg_gen_movi_i32 ( addr , imm )"		2441395	0					
ANR	2446954	Callee	tcg_gen_movi_i32		2441395	0					
ANR	2446955	Identifier	tcg_gen_movi_i32		2441395	0					
ANR	2446956	ArgumentList	addr		2441395	1					
ANR	2446957	Argument	addr		2441395	0					
ANR	2446958	Identifier	addr		2441395	0					
ANR	2446959	Argument	imm		2441395	1					
ANR	2446960	Identifier	imm		2441395	0					
ANR	2446961	ElseStatement	else		2441395	0					
ANR	2446962	CompoundStatement		2025:15:41341:41341	2441395	0					
ANR	2446963	ExpressionStatement	"addr = load_reg ( s , rn )"	2029:12:41441:41463	2441395	0	True				
ANR	2446964	AssignmentExpression	"addr = load_reg ( s , rn )"		2441395	0		=			
ANR	2446965	Identifier	addr		2441395	0					
ANR	2446966	CallExpression	"load_reg ( s , rn )"		2441395	1					
ANR	2446967	Callee	load_reg		2441395	0					
ANR	2446968	Identifier	load_reg		2441395	0					
ANR	2446969	ArgumentList	s		2441395	1					
ANR	2446970	Argument	s		2441395	0					
ANR	2446971	Identifier	s		2441395	0					
ANR	2446972	Argument	rn		2441395	1					
ANR	2446973	Identifier	rn		2441395	0					
ANR	2446974	IfStatement	if ( insn & ( 1 << 23 ) )		2441395	1					
ANR	2446975	Condition	insn & ( 1 << 23 )	2031:16:41482:41497	2441395	0	True				
ANR	2446976	BitAndExpression	insn & ( 1 << 23 )		2441395	0		&			
ANR	2446977	Identifier	insn		2441395	0					
ANR	2446978	ShiftExpression	1 << 23		2441395	1		<<			
ANR	2446979	PrimaryExpression	1		2441395	0					
ANR	2446980	PrimaryExpression	23		2441395	1					
ANR	2446981	CompoundStatement		2029:34:41415:41415	2441395	1					
ANR	2446982	ExpressionStatement	imm = insn & 0xfff	2035:16:41560:41578	2441395	0	True				
ANR	2446983	AssignmentExpression	imm = insn & 0xfff		2441395	0		=			
ANR	2446984	Identifier	imm		2441395	0					
ANR	2446985	BitAndExpression	insn & 0xfff		2441395	1		&			
ANR	2446986	Identifier	insn		2441395	0					
ANR	2446987	PrimaryExpression	0xfff		2441395	1					
ANR	2446988	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	2037:16:41597:41630	2441395	1	True				
ANR	2446989	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2441395	0					
ANR	2446990	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2446991	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2446992	ArgumentList	addr		2441395	1					
ANR	2446993	Argument	addr		2441395	0					
ANR	2446994	Identifier	addr		2441395	0					
ANR	2446995	Argument	addr		2441395	1					
ANR	2446996	Identifier	addr		2441395	0					
ANR	2446997	Argument	imm		2441395	2					
ANR	2446998	Identifier	imm		2441395	0					
ANR	2446999	ElseStatement	else		2441395	0					
ANR	2447000	CompoundStatement		2037:19:41567:41567	2441395	0					
ANR	2447001	ExpressionStatement	imm = insn & 0xff	2041:16:41671:41688	2441395	0	True				
ANR	2447002	AssignmentExpression	imm = insn & 0xff		2441395	0		=			
ANR	2447003	Identifier	imm		2441395	0					
ANR	2447004	BitAndExpression	insn & 0xff		2441395	1		&			
ANR	2447005	Identifier	insn		2441395	0					
ANR	2447006	PrimaryExpression	0xff		2441395	1					
ANR	2447007	SwitchStatement	switch ( ( insn >> 8 ) & 0xf )		2441395	1					
ANR	2447008	Condition	( insn >> 8 ) & 0xf	2043:24:41715:41731	2441395	0	True				
ANR	2447009	BitAndExpression	( insn >> 8 ) & 0xf		2441395	0		&			
ANR	2447010	ShiftExpression	insn >> 8		2441395	0		>>			
ANR	2447011	Identifier	insn		2441395	0					
ANR	2447012	PrimaryExpression	8		2441395	1					
ANR	2447013	PrimaryExpression	0xf		2441395	1					
ANR	2447014	CompoundStatement		2041:43:41649:41649	2441395	1					
ANR	2447015	Label	case 0x0 :	2045:16:41753:41761	2441395	0	True				
ANR	2447016	ExpressionStatement	shift = ( insn >> 4 ) & 0xf	2047:20:41809:41834	2441395	1	True				
ANR	2447017	AssignmentExpression	shift = ( insn >> 4 ) & 0xf		2441395	0		=			
ANR	2447018	Identifier	shift		2441395	0					
ANR	2447019	BitAndExpression	( insn >> 4 ) & 0xf		2441395	1		&			
ANR	2447020	ShiftExpression	insn >> 4		2441395	0		>>			
ANR	2447021	Identifier	insn		2441395	0					
ANR	2447022	PrimaryExpression	4		2441395	1					
ANR	2447023	PrimaryExpression	0xf		2441395	1					
ANR	2447024	IfStatement	if ( shift > 3 )		2441395	2					
ANR	2447025	Condition	shift > 3	2049:24:41861:41869	2441395	0	True				
ANR	2447026	RelationalExpression	shift > 3		2441395	0		>			
ANR	2447027	Identifier	shift		2441395	0					
ANR	2447028	PrimaryExpression	3		2441395	1					
ANR	2447029	CompoundStatement		2047:35:41787:41787	2441395	1					
ANR	2447030	ExpressionStatement	tcg_temp_free_i32 ( addr )	2051:24:41899:41922	2441395	0	True				
ANR	2447031	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2447032	Callee	tcg_temp_free_i32		2441395	0					
ANR	2447033	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2447034	ArgumentList	addr		2441395	1					
ANR	2447035	Argument	addr		2441395	0					
ANR	2447036	Identifier	addr		2441395	0					
ANR	2447037	GotoStatement	goto illegal_op ;	2053:24:41949:41964	2441395	1	True				
ANR	2447038	Identifier	illegal_op		2441395	0					
ANR	2447039	ExpressionStatement	"tmp = load_reg ( s , rm )"	2057:20:42010:42031	2441395	3	True				
ANR	2447040	AssignmentExpression	"tmp = load_reg ( s , rm )"		2441395	0		=			
ANR	2447041	Identifier	tmp		2441395	0					
ANR	2447042	CallExpression	"load_reg ( s , rm )"		2441395	1					
ANR	2447043	Callee	load_reg		2441395	0					
ANR	2447044	Identifier	load_reg		2441395	0					
ANR	2447045	ArgumentList	s		2441395	1					
ANR	2447046	Argument	s		2441395	0					
ANR	2447047	Identifier	s		2441395	0					
ANR	2447048	Argument	rm		2441395	1					
ANR	2447049	Identifier	rm		2441395	0					
ANR	2447050	IfStatement	if ( shift )		2441395	4					
ANR	2447051	Condition	shift	2059:24:42058:42062	2441395	0	True				
ANR	2447052	Identifier	shift		2441395	0					
ANR	2447053	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , tmp , shift )"	2061:24:42090:42123	2441395	1	True				
ANR	2447054	CallExpression	"tcg_gen_shli_i32 ( tmp , tmp , shift )"		2441395	0					
ANR	2447055	Callee	tcg_gen_shli_i32		2441395	0					
ANR	2447056	Identifier	tcg_gen_shli_i32		2441395	0					
ANR	2447057	ArgumentList	tmp		2441395	1					
ANR	2447058	Argument	tmp		2441395	0					
ANR	2447059	Identifier	tmp		2441395	0					
ANR	2447060	Argument	tmp		2441395	1					
ANR	2447061	Identifier	tmp		2441395	0					
ANR	2447062	Argument	shift		2441395	2					
ANR	2447063	Identifier	shift		2441395	0					
ANR	2447064	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	2063:20:42146:42178	2441395	5	True				
ANR	2447065	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2441395	0					
ANR	2447066	Callee	tcg_gen_add_i32		2441395	0					
ANR	2447067	Identifier	tcg_gen_add_i32		2441395	0					
ANR	2447068	ArgumentList	addr		2441395	1					
ANR	2447069	Argument	addr		2441395	0					
ANR	2447070	Identifier	addr		2441395	0					
ANR	2447071	Argument	addr		2441395	1					
ANR	2447072	Identifier	addr		2441395	0					
ANR	2447073	Argument	tmp		2441395	2					
ANR	2447074	Identifier	tmp		2441395	0					
ANR	2447075	ExpressionStatement	tcg_temp_free_i32 ( tmp )	2065:20:42201:42223	2441395	6	True				
ANR	2447076	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2447077	Callee	tcg_temp_free_i32		2441395	0					
ANR	2447078	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2447079	ArgumentList	tmp		2441395	1					
ANR	2447080	Argument	tmp		2441395	0					
ANR	2447081	Identifier	tmp		2441395	0					
ANR	2447082	BreakStatement	break ;	2067:20:42246:42251	2441395	7	True				
ANR	2447083	Label	case 0xc :	2069:16:42270:42278	2441395	8	True				
ANR	2447084	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - imm )"	2071:20:42325:42359	2441395	9	True				
ANR	2447085	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - imm )"		2441395	0					
ANR	2447086	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2447087	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2447088	ArgumentList	addr		2441395	1					
ANR	2447089	Argument	addr		2441395	0					
ANR	2447090	Identifier	addr		2441395	0					
ANR	2447091	Argument	addr		2441395	1					
ANR	2447092	Identifier	addr		2441395	0					
ANR	2447093	Argument	- imm		2441395	2					
ANR	2447094	UnaryOperationExpression	- imm		2441395	0					
ANR	2447095	UnaryOperator	-		2441395	0					
ANR	2447096	Identifier	imm		2441395	1					
ANR	2447097	BreakStatement	break ;	2073:20:42382:42387	2441395	10	True				
ANR	2447098	Label	case 0xe :	2075:16:42406:42414	2441395	11	True				
ANR	2447099	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	2077:20:42460:42493	2441395	12	True				
ANR	2447100	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2441395	0					
ANR	2447101	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2447102	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2447103	ArgumentList	addr		2441395	1					
ANR	2447104	Argument	addr		2441395	0					
ANR	2447105	Identifier	addr		2441395	0					
ANR	2447106	Argument	addr		2441395	1					
ANR	2447107	Identifier	addr		2441395	0					
ANR	2447108	Argument	imm		2441395	2					
ANR	2447109	Identifier	imm		2441395	0					
ANR	2447110	ExpressionStatement	user = 1	2079:20:42516:42524	2441395	13	True				
ANR	2447111	AssignmentExpression	user = 1		2441395	0		=			
ANR	2447112	Identifier	user		2441395	0					
ANR	2447113	PrimaryExpression	1		2441395	1					
ANR	2447114	BreakStatement	break ;	2081:20:42547:42552	2441395	14	True				
ANR	2447115	Label	case 0x9 :	2083:16:42571:42579	2441395	15	True				
ANR	2447116	ExpressionStatement	imm = - imm	2085:20:42625:42635	2441395	16	True				
ANR	2447117	AssignmentExpression	imm = - imm		2441395	0		=			
ANR	2447118	Identifier	imm		2441395	0					
ANR	2447119	UnaryOperationExpression	- imm		2441395	1					
ANR	2447120	UnaryOperator	-		2441395	0					
ANR	2447121	Identifier	imm		2441395	1					
ANR	2447122	Label	case 0xb :	2089:16:42696:42704	2441395	17	True				
ANR	2447123	ExpressionStatement	postinc = 1	2091:20:42750:42761	2441395	18	True				
ANR	2447124	AssignmentExpression	postinc = 1		2441395	0		=			
ANR	2447125	Identifier	postinc		2441395	0					
ANR	2447126	PrimaryExpression	1		2441395	1					
ANR	2447127	ExpressionStatement	writeback = 1	2093:20:42784:42797	2441395	19	True				
ANR	2447128	AssignmentExpression	writeback = 1		2441395	0		=			
ANR	2447129	Identifier	writeback		2441395	0					
ANR	2447130	PrimaryExpression	1		2441395	1					
ANR	2447131	BreakStatement	break ;	2095:20:42820:42825	2441395	20	True				
ANR	2447132	Label	case 0xd :	2097:16:42844:42852	2441395	21	True				
ANR	2447133	ExpressionStatement	imm = - imm	2099:20:42897:42907	2441395	22	True				
ANR	2447134	AssignmentExpression	imm = - imm		2441395	0		=			
ANR	2447135	Identifier	imm		2441395	0					
ANR	2447136	UnaryOperationExpression	- imm		2441395	1					
ANR	2447137	UnaryOperator	-		2441395	0					
ANR	2447138	Identifier	imm		2441395	1					
ANR	2447139	Label	case 0xf :	2103:16:42968:42976	2441395	23	True				
ANR	2447140	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	2105:20:43021:43054	2441395	24	True				
ANR	2447141	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2441395	0					
ANR	2447142	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2447143	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2447144	ArgumentList	addr		2441395	1					
ANR	2447145	Argument	addr		2441395	0					
ANR	2447146	Identifier	addr		2441395	0					
ANR	2447147	Argument	addr		2441395	1					
ANR	2447148	Identifier	addr		2441395	0					
ANR	2447149	Argument	imm		2441395	2					
ANR	2447150	Identifier	imm		2441395	0					
ANR	2447151	ExpressionStatement	writeback = 1	2107:20:43077:43090	2441395	25	True				
ANR	2447152	AssignmentExpression	writeback = 1		2441395	0		=			
ANR	2447153	Identifier	writeback		2441395	0					
ANR	2447154	PrimaryExpression	1		2441395	1					
ANR	2447155	BreakStatement	break ;	2109:20:43113:43118	2441395	26	True				
ANR	2447156	Label	default :	2111:16:43137:43144	2441395	27	True				
ANR	2447157	Identifier	default		2441395	0					
ANR	2447158	ExpressionStatement	tcg_temp_free_i32 ( addr )	2113:20:43167:43190	2441395	28	True				
ANR	2447159	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2447160	Callee	tcg_temp_free_i32		2441395	0					
ANR	2447161	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2447162	ArgumentList	addr		2441395	1					
ANR	2447163	Argument	addr		2441395	0					
ANR	2447164	Identifier	addr		2441395	0					
ANR	2447165	GotoStatement	goto illegal_op ;	2115:20:43213:43228	2441395	29	True				
ANR	2447166	Identifier	illegal_op		2441395	0					
ANR	2447167	IfStatement	if ( insn & ( 1 << 20 ) )		2441395	8					
ANR	2447168	Condition	insn & ( 1 << 20 )	2123:12:43288:43303	2441395	0	True				
ANR	2447169	BitAndExpression	insn & ( 1 << 20 )		2441395	0		&			
ANR	2447170	Identifier	insn		2441395	0					
ANR	2447171	ShiftExpression	1 << 20		2441395	1		<<			
ANR	2447172	PrimaryExpression	1		2441395	0					
ANR	2447173	PrimaryExpression	20		2441395	1					
ANR	2447174	CompoundStatement		2121:30:43221:43221	2441395	1					
ANR	2447175	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	2127:12:43347:43371	2441395	0	True				
ANR	2447176	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2441395	0		=			
ANR	2447177	Identifier	tmp		2441395	0					
ANR	2447178	CallExpression	tcg_temp_new_i32 ( )		2441395	1					
ANR	2447179	Callee	tcg_temp_new_i32		2441395	0					
ANR	2447180	Identifier	tcg_temp_new_i32		2441395	0					
ANR	2447181	ArgumentList			2441395	1					
ANR	2447182	SwitchStatement	switch ( op )		2441395	1					
ANR	2447183	Condition	op	2129:20:43394:43395	2441395	0	True				
ANR	2447184	Identifier	op		2441395	0					
ANR	2447185	CompoundStatement		2127:24:43313:43313	2441395	1					
ANR	2447186	Label	case 0 :	2131:12:43413:43419	2441395	0	True				
ANR	2447187	ExpressionStatement	"tcg_gen_qemu_ld8u ( tmp , addr , user )"	2133:16:43438:43472	2441395	1	True				
ANR	2447188	CallExpression	"tcg_gen_qemu_ld8u ( tmp , addr , user )"		2441395	0					
ANR	2447189	Callee	tcg_gen_qemu_ld8u		2441395	0					
ANR	2447190	Identifier	tcg_gen_qemu_ld8u		2441395	0					
ANR	2447191	ArgumentList	tmp		2441395	1					
ANR	2447192	Argument	tmp		2441395	0					
ANR	2447193	Identifier	tmp		2441395	0					
ANR	2447194	Argument	addr		2441395	1					
ANR	2447195	Identifier	addr		2441395	0					
ANR	2447196	Argument	user		2441395	2					
ANR	2447197	Identifier	user		2441395	0					
ANR	2447198	BreakStatement	break ;	2135:16:43491:43496	2441395	2	True				
ANR	2447199	Label	case 4 :	2137:12:43511:43517	2441395	3	True				
ANR	2447200	ExpressionStatement	"tcg_gen_qemu_ld8s ( tmp , addr , user )"	2139:16:43536:43570	2441395	4	True				
ANR	2447201	CallExpression	"tcg_gen_qemu_ld8s ( tmp , addr , user )"		2441395	0					
ANR	2447202	Callee	tcg_gen_qemu_ld8s		2441395	0					
ANR	2447203	Identifier	tcg_gen_qemu_ld8s		2441395	0					
ANR	2447204	ArgumentList	tmp		2441395	1					
ANR	2447205	Argument	tmp		2441395	0					
ANR	2447206	Identifier	tmp		2441395	0					
ANR	2447207	Argument	addr		2441395	1					
ANR	2447208	Identifier	addr		2441395	0					
ANR	2447209	Argument	user		2441395	2					
ANR	2447210	Identifier	user		2441395	0					
ANR	2447211	BreakStatement	break ;	2141:16:43589:43594	2441395	5	True				
ANR	2447212	Label	case 1 :	2143:12:43609:43615	2441395	6	True				
ANR	2447213	ExpressionStatement	"tcg_gen_qemu_ld16u ( tmp , addr , user )"	2145:16:43634:43669	2441395	7	True				
ANR	2447214	CallExpression	"tcg_gen_qemu_ld16u ( tmp , addr , user )"		2441395	0					
ANR	2447215	Callee	tcg_gen_qemu_ld16u		2441395	0					
ANR	2447216	Identifier	tcg_gen_qemu_ld16u		2441395	0					
ANR	2447217	ArgumentList	tmp		2441395	1					
ANR	2447218	Argument	tmp		2441395	0					
ANR	2447219	Identifier	tmp		2441395	0					
ANR	2447220	Argument	addr		2441395	1					
ANR	2447221	Identifier	addr		2441395	0					
ANR	2447222	Argument	user		2441395	2					
ANR	2447223	Identifier	user		2441395	0					
ANR	2447224	BreakStatement	break ;	2147:16:43688:43693	2441395	8	True				
ANR	2447225	Label	case 5 :	2149:12:43708:43714	2441395	9	True				
ANR	2447226	ExpressionStatement	"tcg_gen_qemu_ld16s ( tmp , addr , user )"	2151:16:43733:43768	2441395	10	True				
ANR	2447227	CallExpression	"tcg_gen_qemu_ld16s ( tmp , addr , user )"		2441395	0					
ANR	2447228	Callee	tcg_gen_qemu_ld16s		2441395	0					
ANR	2447229	Identifier	tcg_gen_qemu_ld16s		2441395	0					
ANR	2447230	ArgumentList	tmp		2441395	1					
ANR	2447231	Argument	tmp		2441395	0					
ANR	2447232	Identifier	tmp		2441395	0					
ANR	2447233	Argument	addr		2441395	1					
ANR	2447234	Identifier	addr		2441395	0					
ANR	2447235	Argument	user		2441395	2					
ANR	2447236	Identifier	user		2441395	0					
ANR	2447237	BreakStatement	break ;	2153:16:43787:43792	2441395	11	True				
ANR	2447238	Label	case 2 :	2155:12:43807:43813	2441395	12	True				
ANR	2447239	ExpressionStatement	"tcg_gen_qemu_ld32u ( tmp , addr , user )"	2157:16:43832:43867	2441395	13	True				
ANR	2447240	CallExpression	"tcg_gen_qemu_ld32u ( tmp , addr , user )"		2441395	0					
ANR	2447241	Callee	tcg_gen_qemu_ld32u		2441395	0					
ANR	2447242	Identifier	tcg_gen_qemu_ld32u		2441395	0					
ANR	2447243	ArgumentList	tmp		2441395	1					
ANR	2447244	Argument	tmp		2441395	0					
ANR	2447245	Identifier	tmp		2441395	0					
ANR	2447246	Argument	addr		2441395	1					
ANR	2447247	Identifier	addr		2441395	0					
ANR	2447248	Argument	user		2441395	2					
ANR	2447249	Identifier	user		2441395	0					
ANR	2447250	BreakStatement	break ;	2159:16:43886:43891	2441395	14	True				
ANR	2447251	Label	default :	2161:12:43906:43913	2441395	15	True				
ANR	2447252	Identifier	default		2441395	0					
ANR	2447253	ExpressionStatement	tcg_temp_free_i32 ( tmp )	2163:16:43932:43954	2441395	16	True				
ANR	2447254	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2447255	Callee	tcg_temp_free_i32		2441395	0					
ANR	2447256	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2447257	ArgumentList	tmp		2441395	1					
ANR	2447258	Argument	tmp		2441395	0					
ANR	2447259	Identifier	tmp		2441395	0					
ANR	2447260	ExpressionStatement	tcg_temp_free_i32 ( addr )	2165:16:43973:43996	2441395	17	True				
ANR	2447261	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2447262	Callee	tcg_temp_free_i32		2441395	0					
ANR	2447263	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2447264	ArgumentList	addr		2441395	1					
ANR	2447265	Argument	addr		2441395	0					
ANR	2447266	Identifier	addr		2441395	0					
ANR	2447267	GotoStatement	goto illegal_op ;	2167:16:44015:44030	2441395	18	True				
ANR	2447268	Identifier	illegal_op		2441395	0					
ANR	2447269	IfStatement	if ( rs == 15 )		2441395	2					
ANR	2447270	Condition	rs == 15	2171:16:44064:44071	2441395	0	True				
ANR	2447271	EqualityExpression	rs == 15		2441395	0		==			
ANR	2447272	Identifier	rs		2441395	0					
ANR	2447273	PrimaryExpression	15		2441395	1					
ANR	2447274	CompoundStatement		2169:26:43989:43989	2441395	1					
ANR	2447275	ExpressionStatement	"gen_bx ( s , tmp )"	2173:16:44093:44107	2441395	0	True				
ANR	2447276	CallExpression	"gen_bx ( s , tmp )"		2441395	0					
ANR	2447277	Callee	gen_bx		2441395	0					
ANR	2447278	Identifier	gen_bx		2441395	0					
ANR	2447279	ArgumentList	s		2441395	1					
ANR	2447280	Argument	s		2441395	0					
ANR	2447281	Identifier	s		2441395	0					
ANR	2447282	Argument	tmp		2441395	1					
ANR	2447283	Identifier	tmp		2441395	0					
ANR	2447284	ElseStatement	else		2441395	0					
ANR	2447285	CompoundStatement		2173:19:44044:44044	2441395	0					
ANR	2447286	ExpressionStatement	"store_reg ( s , rs , tmp )"	2177:16:44148:44169	2441395	0	True				
ANR	2447287	CallExpression	"store_reg ( s , rs , tmp )"		2441395	0					
ANR	2447288	Callee	store_reg		2441395	0					
ANR	2447289	Identifier	store_reg		2441395	0					
ANR	2447290	ArgumentList	s		2441395	1					
ANR	2447291	Argument	s		2441395	0					
ANR	2447292	Identifier	s		2441395	0					
ANR	2447293	Argument	rs		2441395	1					
ANR	2447294	Identifier	rs		2441395	0					
ANR	2447295	Argument	tmp		2441395	2					
ANR	2447296	Identifier	tmp		2441395	0					
ANR	2447297	ElseStatement	else		2441395	0					
ANR	2447298	CompoundStatement		2179:15:44117:44117	2441395	0					
ANR	2447299	ExpressionStatement	"tmp = load_reg ( s , rs )"	2185:12:44244:44265	2441395	0	True				
ANR	2447300	AssignmentExpression	"tmp = load_reg ( s , rs )"		2441395	0		=			
ANR	2447301	Identifier	tmp		2441395	0					
ANR	2447302	CallExpression	"load_reg ( s , rs )"		2441395	1					
ANR	2447303	Callee	load_reg		2441395	0					
ANR	2447304	Identifier	load_reg		2441395	0					
ANR	2447305	ArgumentList	s		2441395	1					
ANR	2447306	Argument	s		2441395	0					
ANR	2447307	Identifier	s		2441395	0					
ANR	2447308	Argument	rs		2441395	1					
ANR	2447309	Identifier	rs		2441395	0					
ANR	2447310	SwitchStatement	switch ( op )		2441395	1					
ANR	2447311	Condition	op	2187:20:44288:44289	2441395	0	True				
ANR	2447312	Identifier	op		2441395	0					
ANR	2447313	CompoundStatement		2185:24:44207:44207	2441395	1					
ANR	2447314	Label	case 0 :	2189:12:44307:44313	2441395	0	True				
ANR	2447315	ExpressionStatement	"tcg_gen_qemu_st8 ( tmp , addr , user )"	2191:16:44332:44365	2441395	1	True				
ANR	2447316	CallExpression	"tcg_gen_qemu_st8 ( tmp , addr , user )"		2441395	0					
ANR	2447317	Callee	tcg_gen_qemu_st8		2441395	0					
ANR	2447318	Identifier	tcg_gen_qemu_st8		2441395	0					
ANR	2447319	ArgumentList	tmp		2441395	1					
ANR	2447320	Argument	tmp		2441395	0					
ANR	2447321	Identifier	tmp		2441395	0					
ANR	2447322	Argument	addr		2441395	1					
ANR	2447323	Identifier	addr		2441395	0					
ANR	2447324	Argument	user		2441395	2					
ANR	2447325	Identifier	user		2441395	0					
ANR	2447326	BreakStatement	break ;	2193:16:44384:44389	2441395	2	True				
ANR	2447327	Label	case 1 :	2195:12:44404:44410	2441395	3	True				
ANR	2447328	ExpressionStatement	"tcg_gen_qemu_st16 ( tmp , addr , user )"	2197:16:44429:44463	2441395	4	True				
ANR	2447329	CallExpression	"tcg_gen_qemu_st16 ( tmp , addr , user )"		2441395	0					
ANR	2447330	Callee	tcg_gen_qemu_st16		2441395	0					
ANR	2447331	Identifier	tcg_gen_qemu_st16		2441395	0					
ANR	2447332	ArgumentList	tmp		2441395	1					
ANR	2447333	Argument	tmp		2441395	0					
ANR	2447334	Identifier	tmp		2441395	0					
ANR	2447335	Argument	addr		2441395	1					
ANR	2447336	Identifier	addr		2441395	0					
ANR	2447337	Argument	user		2441395	2					
ANR	2447338	Identifier	user		2441395	0					
ANR	2447339	BreakStatement	break ;	2199:16:44482:44487	2441395	5	True				
ANR	2447340	Label	case 2 :	2201:12:44502:44508	2441395	6	True				
ANR	2447341	ExpressionStatement	"tcg_gen_qemu_st32 ( tmp , addr , user )"	2203:16:44527:44561	2441395	7	True				
ANR	2447342	CallExpression	"tcg_gen_qemu_st32 ( tmp , addr , user )"		2441395	0					
ANR	2447343	Callee	tcg_gen_qemu_st32		2441395	0					
ANR	2447344	Identifier	tcg_gen_qemu_st32		2441395	0					
ANR	2447345	ArgumentList	tmp		2441395	1					
ANR	2447346	Argument	tmp		2441395	0					
ANR	2447347	Identifier	tmp		2441395	0					
ANR	2447348	Argument	addr		2441395	1					
ANR	2447349	Identifier	addr		2441395	0					
ANR	2447350	Argument	user		2441395	2					
ANR	2447351	Identifier	user		2441395	0					
ANR	2447352	BreakStatement	break ;	2205:16:44580:44585	2441395	8	True				
ANR	2447353	Label	default :	2207:12:44600:44607	2441395	9	True				
ANR	2447354	Identifier	default		2441395	0					
ANR	2447355	ExpressionStatement	tcg_temp_free_i32 ( tmp )	2209:16:44626:44648	2441395	10	True				
ANR	2447356	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2447357	Callee	tcg_temp_free_i32		2441395	0					
ANR	2447358	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2447359	ArgumentList	tmp		2441395	1					
ANR	2447360	Argument	tmp		2441395	0					
ANR	2447361	Identifier	tmp		2441395	0					
ANR	2447362	ExpressionStatement	tcg_temp_free_i32 ( addr )	2211:16:44667:44690	2441395	11	True				
ANR	2447363	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2447364	Callee	tcg_temp_free_i32		2441395	0					
ANR	2447365	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2447366	ArgumentList	addr		2441395	1					
ANR	2447367	Argument	addr		2441395	0					
ANR	2447368	Identifier	addr		2441395	0					
ANR	2447369	GotoStatement	goto illegal_op ;	2213:16:44709:44724	2441395	12	True				
ANR	2447370	Identifier	illegal_op		2441395	0					
ANR	2447371	ExpressionStatement	tcg_temp_free_i32 ( tmp )	2217:12:44754:44776	2441395	2	True				
ANR	2447372	CallExpression	tcg_temp_free_i32 ( tmp )		2441395	0					
ANR	2447373	Callee	tcg_temp_free_i32		2441395	0					
ANR	2447374	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2447375	ArgumentList	tmp		2441395	1					
ANR	2447376	Argument	tmp		2441395	0					
ANR	2447377	Identifier	tmp		2441395	0					
ANR	2447378	IfStatement	if ( postinc )		2441395	9					
ANR	2447379	Condition	postinc	2221:12:44802:44808	2441395	0	True				
ANR	2447380	Identifier	postinc		2441395	0					
ANR	2447381	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , imm )"	2223:12:44824:44857	2441395	1	True				
ANR	2447382	CallExpression	"tcg_gen_addi_i32 ( addr , addr , imm )"		2441395	0					
ANR	2447383	Callee	tcg_gen_addi_i32		2441395	0					
ANR	2447384	Identifier	tcg_gen_addi_i32		2441395	0					
ANR	2447385	ArgumentList	addr		2441395	1					
ANR	2447386	Argument	addr		2441395	0					
ANR	2447387	Identifier	addr		2441395	0					
ANR	2447388	Argument	addr		2441395	1					
ANR	2447389	Identifier	addr		2441395	0					
ANR	2447390	Argument	imm		2441395	2					
ANR	2447391	Identifier	imm		2441395	0					
ANR	2447392	IfStatement	if ( writeback )		2441395	10					
ANR	2447393	Condition	writeback	2225:12:44872:44880	2441395	0	True				
ANR	2447394	Identifier	writeback		2441395	0					
ANR	2447395	CompoundStatement		2223:23:44798:44798	2441395	1					
ANR	2447396	ExpressionStatement	"store_reg ( s , rn , addr )"	2227:12:44898:44920	2441395	0	True				
ANR	2447397	CallExpression	"store_reg ( s , rn , addr )"		2441395	0					
ANR	2447398	Callee	store_reg		2441395	0					
ANR	2447399	Identifier	store_reg		2441395	0					
ANR	2447400	ArgumentList	s		2441395	1					
ANR	2447401	Argument	s		2441395	0					
ANR	2447402	Identifier	s		2441395	0					
ANR	2447403	Argument	rn		2441395	1					
ANR	2447404	Identifier	rn		2441395	0					
ANR	2447405	Argument	addr		2441395	2					
ANR	2447406	Identifier	addr		2441395	0					
ANR	2447407	ElseStatement	else		2441395	0					
ANR	2447408	CompoundStatement		2227:15:44853:44853	2441395	0					
ANR	2447409	ExpressionStatement	tcg_temp_free_i32 ( addr )	2231:12:44953:44976	2441395	0	True				
ANR	2447410	CallExpression	tcg_temp_free_i32 ( addr )		2441395	0					
ANR	2447411	Callee	tcg_temp_free_i32		2441395	0					
ANR	2447412	Identifier	tcg_temp_free_i32		2441395	0					
ANR	2447413	ArgumentList	addr		2441395	1					
ANR	2447414	Argument	addr		2441395	0					
ANR	2447415	Identifier	addr		2441395	0					
ANR	2447416	BreakStatement	break ;	2237:8:45009:45014	2441395	31	True				
ANR	2447417	Label	default :	2239:4:45021:45028	2441395	32	True				
ANR	2447418	Identifier	default		2441395	0					
ANR	2447419	GotoStatement	goto illegal_op ;	2241:8:45039:45054	2441395	33	True				
ANR	2447420	Identifier	illegal_op		2441395	0					
ANR	2447421	ReturnStatement	return 0 ;	2245:4:45068:45076	2441395	21	True				
ANR	2447422	PrimaryExpression	0		2441395	0					
ANR	2447423	Label	illegal_op :	2247:0:45079:45089	2441395	22	True				
ANR	2447424	Identifier	illegal_op		2441395	0					
ANR	2447425	ReturnStatement	return 1 ;	2249:4:45096:45104	2441395	23	True				
ANR	2447426	PrimaryExpression	1		2441395	0					
ANR	2447427	ReturnType	static int		2441395	1					
ANR	2447428	Identifier	disas_thumb2_insn		2441395	2					
ANR	2447429	ParameterList	"CPUARMState * env , DisasContext * s , uint16_t insn_hw1"		2441395	3					
ANR	2447430	Parameter	CPUARMState * env	1:29:29:44	2441395	0	True				
ANR	2447431	ParameterType	CPUARMState *		2441395	0					
ANR	2447432	Identifier	env		2441395	1					
ANR	2447433	Parameter	DisasContext * s	1:47:47:61	2441395	1	True				
ANR	2447434	ParameterType	DisasContext *		2441395	0					
ANR	2447435	Identifier	s		2441395	1					
ANR	2447436	Parameter	uint16_t insn_hw1	1:64:64:80	2441395	2	True				
ANR	2447437	ParameterType	uint16_t		2441395	0					
ANR	2447438	Identifier	insn_hw1		2441395	1					
ANR	2447439	CFGEntryNode	ENTRY		2441395		True				
ANR	2447440	CFGExitNode	EXIT		2441395		True				
ANR	2447441	Symbol	tmp64		2441395						
ANR	2447442	Symbol	shift		2441395						
ANR	2447443	Symbol	* cpu_R		2441395						
ANR	2447444	Symbol	postinc		2441395						
ANR	2447445	Symbol	gen_muls_i64_i32		2441395						
ANR	2447446	Symbol	disas_neon_ls_insn		2441395						
ANR	2447447	Symbol	cpu_env		2441395						
ANR	2447448	Symbol	tmp		2441395						
ANR	2447449	Symbol	ARM_FEATURE_THUMB2		2441395						
ANR	2447450	Symbol	loaded_var		2441395						
ANR	2447451	Symbol	arm_feature		2441395						
ANR	2447452	Symbol	CPUARMState		2441395						
ANR	2447453	Symbol	gen_addq_msw		2441395						
ANR	2447454	Symbol	offset		2441395						
ANR	2447455	Symbol	disas_neon_data_insn		2441395						
ANR	2447456	Symbol	arm_lduw_code		2441395						
ANR	2447457	Symbol	tcg_temp_new_i64		2441395						
ANR	2447458	Symbol	CPSR_A		2441395						
ANR	2447459	Symbol	tcg_temp_local_new_i32		2441395						
ANR	2447460	Symbol	~TARGET_PAGE_MASK		2441395						
ANR	2447461	Symbol	tcg_const_i32		2441395						
ANR	2447462	Symbol	CPSR_F		2441395						
ANR	2447463	Symbol	rd		2441395						
ANR	2447464	Symbol	CPSR_I		2441395						
ANR	2447465	Symbol	gen_new_label		2441395						
ANR	2447466	Symbol	conds		2441395						
ANR	2447467	Symbol	gen_subq_msw		2441395						
ANR	2447468	Symbol	rm		2441395						
ANR	2447469	Symbol	rn		2441395						
ANR	2447470	Symbol	s -> condjmp		2441395						
ANR	2447471	Symbol	load_reg		2441395						
ANR	2447472	Symbol	shiftop		2441395						
ANR	2447473	Symbol	rs		2441395						
ANR	2447474	Symbol	insn_hw1		2441395						
ANR	2447475	Symbol	thumb2_logic_op		2441395						
ANR	2447476	Symbol	shifter_out		2441395						
ANR	2447477	Symbol	imm		2441395						
ANR	2447478	Symbol	tcg_temp_new_i32		2441395						
ANR	2447479	Symbol	gen_set_psr		2441395						
ANR	2447480	Symbol	spsr		2441395						
ANR	2447481	Symbol	tmp3		2441395						
ANR	2447482	Symbol	s -> pc		2441395						
ANR	2447483	Symbol	tmp2		2441395						
ANR	2447484	Symbol	loaded_base		2441395						
ANR	2447485	Symbol	IS_M		2441395						
ANR	2447486	Symbol	offsetof		2441395						
ANR	2447487	Symbol	addr		2441395						
ANR	2447488	Symbol	cpu_R		2441395						
ANR	2447489	Symbol	GE		2441395						
ANR	2447490	Symbol	disas_coproc_insn		2441395						
ANR	2447491	Symbol	ARM_FEATURE_M		2441395						
ANR	2447492	Symbol	op		2441395						
ANR	2447493	Symbol	s -> bswap_code		2441395						
ANR	2447494	Symbol	s -> condlabel		2441395						
ANR	2447495	Symbol	i		2441395						
ANR	2447496	Symbol	gen_thumb2_data_op		2441395						
ANR	2447497	Symbol	logic_cc		2441395						
ANR	2447498	Symbol	IS_USER		2441395						
ANR	2447499	Symbol	env		2441395						
ANR	2447500	Symbol	load_cpu_field		2441395						
ANR	2447501	Symbol	op2		2441395						
ANR	2447502	Symbol	insn		2441395						
ANR	2447503	Symbol	op1		2441395						
ANR	2447504	Symbol	s		2441395						
ANR	2447505	Symbol	gen_mulu_i64_i32		2441395						
ANR	2447506	Symbol	~3		2441395						
ANR	2447507	Symbol	writeback		2441395						
ANR	2447508	Symbol	ARM_FEATURE_THUMB_DIV		2441395						
ANR	2447509	Symbol	* s		2441395						
ANR	2447510	Symbol	msr_mask		2441395						
ANR	2447511	Symbol	user		2441395						
