/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*159 cases */, 95|128,43/*5599*/, TARGET_VAL(ISD::OR),// ->5604
/*5*/         OPC_Scope, 101|128,5/*741*/, /*->749*/ // 17 children in Scope
/*8*/           OPC_MoveChild0,
/*9*/           OPC_Scope, 74, /*->85*/ // 9 children in Scope
/*11*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14*/            OPC_MoveChild0,
/*15*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18*/            OPC_RecordChild0, // #0 = $Rm
/*19*/            OPC_CheckChild1Integer, 24, 
/*21*/            OPC_CheckChild1Type, MVT::i32,
/*23*/            OPC_MoveParent,
/*24*/            OPC_CheckChild1Integer, 16, 
/*26*/            OPC_CheckChild1Type, MVT::i32,
/*28*/            OPC_MoveParent,
/*29*/            OPC_MoveChild1,
/*30*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*33*/            OPC_MoveChild0,
/*34*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*37*/            OPC_CheckChild0Same, 0,
/*39*/            OPC_CheckChild1Integer, 8, 
/*41*/            OPC_CheckChild1Type, MVT::i32,
/*43*/            OPC_MoveParent,
/*44*/            OPC_MoveParent,
/*45*/            OPC_CheckType, MVT::i32,
/*47*/            OPC_Scope, 17, /*->66*/ // 2 children in Scope
/*49*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*51*/              OPC_EmitInteger, MVT::i32, 14, 
/*54*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*66*/            /*Scope*/ 17, /*->84*/
/*67*/              OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*69*/              OPC_EmitInteger, MVT::i32, 14, 
/*72*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*84*/            0, /*End of Scope*/
/*85*/          /*Scope*/ 74, /*->160*/
/*86*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*89*/            OPC_MoveChild0,
/*90*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*93*/            OPC_RecordChild0, // #0 = $Rm
/*94*/            OPC_CheckChild1Integer, 8, 
/*96*/            OPC_CheckChild1Type, MVT::i32,
/*98*/            OPC_MoveParent,
/*99*/            OPC_MoveParent,
/*100*/           OPC_MoveChild1,
/*101*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*104*/           OPC_MoveChild0,
/*105*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*108*/           OPC_CheckChild0Same, 0,
/*110*/           OPC_CheckChild1Integer, 24, 
/*112*/           OPC_CheckChild1Type, MVT::i32,
/*114*/           OPC_MoveParent,
/*115*/           OPC_CheckChild1Integer, 16, 
/*117*/           OPC_CheckChild1Type, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_CheckType, MVT::i32,
/*122*/           OPC_Scope, 17, /*->141*/ // 2 children in Scope
/*124*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*126*/             OPC_EmitInteger, MVT::i32, 14, 
/*129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*132*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*141*/           /*Scope*/ 17, /*->159*/
/*142*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*144*/             OPC_EmitInteger, MVT::i32, 14, 
/*147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*150*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*159*/           0, /*End of Scope*/
/*160*/         /*Scope*/ 53, /*->214*/
/*161*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*165*/           OPC_RecordChild0, // #0 = $Rn
/*166*/           OPC_MoveParent,
/*167*/           OPC_MoveChild1,
/*168*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*174*/           OPC_MoveChild0,
/*175*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*178*/           OPC_RecordChild0, // #1 = $Rm
/*179*/           OPC_RecordChild1, // #2 = $sh
/*180*/           OPC_MoveChild1,
/*181*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*184*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*186*/           OPC_CheckType, MVT::i32,
/*188*/           OPC_MoveParent,
/*189*/           OPC_MoveParent,
/*190*/           OPC_MoveParent,
/*191*/           OPC_CheckType, MVT::i32,
/*193*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*195*/           OPC_EmitConvertToTarget, 2,
/*197*/           OPC_EmitInteger, MVT::i32, 14, 
/*200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*214*/         /*Scope*/ 94, /*->309*/
/*215*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*221*/           OPC_RecordChild0, // #0 = $Rn
/*222*/           OPC_MoveParent,
/*223*/           OPC_MoveChild1,
/*224*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*228*/           OPC_MoveChild0,
/*229*/           OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->269
/*233*/             OPC_RecordChild0, // #1 = $Rm
/*234*/             OPC_RecordChild1, // #2 = $sh
/*235*/             OPC_MoveChild1,
/*236*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*239*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*241*/             OPC_CheckType, MVT::i32,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveParent,
/*245*/             OPC_MoveParent,
/*246*/             OPC_CheckType, MVT::i32,
/*248*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*250*/             OPC_EmitConvertToTarget, 2,
/*252*/             OPC_EmitInteger, MVT::i32, 14, 
/*255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*258*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*269*/           /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->308
/*272*/             OPC_RecordChild0, // #1 = $src2
/*273*/             OPC_RecordChild1, // #2 = $sh
/*274*/             OPC_MoveChild1,
/*275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*278*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*280*/             OPC_CheckType, MVT::i32,
/*282*/             OPC_MoveParent,
/*283*/             OPC_MoveParent,
/*284*/             OPC_MoveParent,
/*285*/             OPC_CheckType, MVT::i32,
/*287*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*289*/             OPC_EmitConvertToTarget, 2,
/*291*/             OPC_EmitInteger, MVT::i32, 14, 
/*294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*297*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*308*/           0, // EndSwitchOpcode
/*309*/         /*Scope*/ 53, /*->363*/
/*310*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*314*/           OPC_RecordChild0, // #0 = $Rn
/*315*/           OPC_MoveParent,
/*316*/           OPC_MoveChild1,
/*317*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*323*/           OPC_MoveChild0,
/*324*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*327*/           OPC_RecordChild0, // #1 = $Rm
/*328*/           OPC_RecordChild1, // #2 = $sh
/*329*/           OPC_MoveChild1,
/*330*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*333*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*335*/           OPC_CheckType, MVT::i32,
/*337*/           OPC_MoveParent,
/*338*/           OPC_MoveParent,
/*339*/           OPC_MoveParent,
/*340*/           OPC_CheckType, MVT::i32,
/*342*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*344*/           OPC_EmitConvertToTarget, 2,
/*346*/           OPC_EmitInteger, MVT::i32, 14, 
/*349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*352*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*363*/         /*Scope*/ 17|128,1/*145*/, /*->510*/
/*365*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*371*/           OPC_Scope, 88, /*->461*/ // 2 children in Scope
/*373*/             OPC_RecordChild0, // #0 = $Rn
/*374*/             OPC_MoveParent,
/*375*/             OPC_MoveChild1,
/*376*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*380*/             OPC_MoveChild0,
/*381*/             OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->421
/*385*/               OPC_RecordChild0, // #1 = $Rm
/*386*/               OPC_RecordChild1, // #2 = $sh
/*387*/               OPC_MoveChild1,
/*388*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*391*/               OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*393*/               OPC_CheckType, MVT::i32,
/*395*/               OPC_MoveParent,
/*396*/               OPC_MoveParent,
/*397*/               OPC_MoveParent,
/*398*/               OPC_CheckType, MVT::i32,
/*400*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*402*/               OPC_EmitConvertToTarget, 2,
/*404*/               OPC_EmitInteger, MVT::i32, 14, 
/*407*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*410*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*421*/             /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->460
/*424*/               OPC_RecordChild0, // #1 = $src2
/*425*/               OPC_RecordChild1, // #2 = $sh
/*426*/               OPC_MoveChild1,
/*427*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*430*/               OPC_CheckPredicate, 2, // Predicate_imm1_15
/*432*/               OPC_CheckType, MVT::i32,
/*434*/               OPC_MoveParent,
/*435*/               OPC_MoveParent,
/*436*/               OPC_MoveParent,
/*437*/               OPC_CheckType, MVT::i32,
/*439*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*441*/               OPC_EmitConvertToTarget, 2,
/*443*/               OPC_EmitInteger, MVT::i32, 14, 
/*446*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*449*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*460*/             0, // EndSwitchOpcode
/*461*/           /*Scope*/ 47, /*->509*/
/*462*/             OPC_MoveChild0,
/*463*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*466*/             OPC_RecordChild0, // #0 = $Rm
/*467*/             OPC_RecordChild1, // #1 = $sh
/*468*/             OPC_MoveChild1,
/*469*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*472*/             OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*474*/             OPC_CheckType, MVT::i32,
/*476*/             OPC_MoveParent,
/*477*/             OPC_MoveParent,
/*478*/             OPC_MoveParent,
/*479*/             OPC_MoveChild1,
/*480*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*484*/             OPC_RecordChild0, // #2 = $Rn
/*485*/             OPC_MoveParent,
/*486*/             OPC_CheckType, MVT::i32,
/*488*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*490*/             OPC_EmitConvertToTarget, 1,
/*492*/             OPC_EmitInteger, MVT::i32, 14, 
/*495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*498*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*509*/           0, /*End of Scope*/
/*510*/         /*Scope*/ 53, /*->564*/
/*511*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*515*/           OPC_MoveChild0,
/*516*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*519*/           OPC_RecordChild0, // #0 = $Rm
/*520*/           OPC_RecordChild1, // #1 = $sh
/*521*/           OPC_MoveChild1,
/*522*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*525*/           OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*527*/           OPC_CheckType, MVT::i32,
/*529*/           OPC_MoveParent,
/*530*/           OPC_MoveParent,
/*531*/           OPC_MoveParent,
/*532*/           OPC_MoveChild1,
/*533*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*539*/           OPC_RecordChild0, // #2 = $Rn
/*540*/           OPC_MoveParent,
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitInteger, MVT::i32, 14, 
/*550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*553*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*564*/         /*Scope*/ 53, /*->618*/
/*565*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*571*/           OPC_MoveChild0,
/*572*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*575*/           OPC_RecordChild0, // #0 = $Rm
/*576*/           OPC_RecordChild1, // #1 = $sh
/*577*/           OPC_MoveChild1,
/*578*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*581*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*583*/           OPC_CheckType, MVT::i32,
/*585*/           OPC_MoveParent,
/*586*/           OPC_MoveParent,
/*587*/           OPC_MoveParent,
/*588*/           OPC_MoveChild1,
/*589*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*593*/           OPC_RecordChild0, // #2 = $Rn
/*594*/           OPC_MoveParent,
/*595*/           OPC_CheckType, MVT::i32,
/*597*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*599*/           OPC_EmitConvertToTarget, 1,
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*618*/         /*Scope*/ 0|128,1/*128*/, /*->748*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild0,
/*625*/           OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRA),// ->674
/*629*/             OPC_RecordChild0, // #0 = $Rm
/*630*/             OPC_RecordChild1, // #1 = $sh
/*631*/             OPC_MoveChild1,
/*632*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*635*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*637*/             OPC_CheckType, MVT::i32,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild1,
/*643*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*649*/             OPC_RecordChild0, // #2 = $Rn
/*650*/             OPC_MoveParent,
/*651*/             OPC_CheckType, MVT::i32,
/*653*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*655*/             OPC_EmitConvertToTarget, 1,
/*657*/             OPC_EmitInteger, MVT::i32, 14, 
/*660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*674*/           /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SRL),// ->747
/*677*/             OPC_RecordChild0, // #0 = $src2
/*678*/             OPC_RecordChild1, // #1 = $sh
/*679*/             OPC_MoveChild1,
/*680*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*683*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*685*/             OPC_CheckType, MVT::i32,
/*687*/             OPC_MoveParent,
/*688*/             OPC_MoveParent,
/*689*/             OPC_MoveParent,
/*690*/             OPC_MoveChild1,
/*691*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*697*/             OPC_RecordChild0, // #2 = $src1
/*698*/             OPC_MoveParent,
/*699*/             OPC_CheckType, MVT::i32,
/*701*/             OPC_Scope, 21, /*->724*/ // 2 children in Scope
/*703*/               OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*705*/               OPC_EmitConvertToTarget, 1,
/*707*/               OPC_EmitInteger, MVT::i32, 14, 
/*710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*713*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*724*/             /*Scope*/ 21, /*->746*/
/*725*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*727*/               OPC_EmitConvertToTarget, 1,
/*729*/               OPC_EmitInteger, MVT::i32, 14, 
/*732*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*735*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*746*/             0, /*End of Scope*/
/*747*/           0, // EndSwitchOpcode
/*748*/         0, /*End of Scope*/
/*749*/       /*Scope*/ 46, /*->796*/
/*750*/         OPC_RecordChild0, // #0 = $Rn
/*751*/         OPC_MoveChild1,
/*752*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*755*/         OPC_RecordChild0, // #1 = $ShiftedRm
/*756*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*767*/         OPC_MoveParent,
/*768*/         OPC_CheckType, MVT::i32,
/*770*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*772*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*775*/         OPC_EmitInteger, MVT::i32, 14, 
/*778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*784*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*796*/       /*Scope*/ 66|128,5/*706*/, /*->1504*/
/*798*/         OPC_MoveChild0,
/*799*/         OPC_Scope, 45, /*->846*/ // 11 children in Scope
/*801*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*804*/           OPC_RecordChild0, // #0 = $ShiftedRm
/*805*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*816*/           OPC_MoveParent,
/*817*/           OPC_RecordChild1, // #1 = $Rn
/*818*/           OPC_CheckType, MVT::i32,
/*820*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*822*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*825*/           OPC_EmitInteger, MVT::i32, 14, 
/*828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*834*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*846*/         /*Scope*/ 65, /*->912*/
/*847*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*851*/           OPC_RecordChild0, // #0 = $Rn
/*852*/           OPC_MoveParent,
/*853*/           OPC_MoveChild1,
/*854*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*860*/           OPC_RecordChild0, // #1 = $Rm
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckType, MVT::i32,
/*864*/           OPC_Scope, 22, /*->888*/ // 2 children in Scope
/*866*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*868*/             OPC_EmitInteger, MVT::i32, 0, 
/*871*/             OPC_EmitInteger, MVT::i32, 14, 
/*874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*877*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*888*/           /*Scope*/ 22, /*->911*/
/*889*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*891*/             OPC_EmitInteger, MVT::i32, 0, 
/*894*/             OPC_EmitInteger, MVT::i32, 14, 
/*897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*900*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*911*/           0, /*End of Scope*/
/*912*/         /*Scope*/ 65, /*->978*/
/*913*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*919*/           OPC_RecordChild0, // #0 = $Rm
/*920*/           OPC_MoveParent,
/*921*/           OPC_MoveChild1,
/*922*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*926*/           OPC_RecordChild0, // #1 = $Rn
/*927*/           OPC_MoveParent,
/*928*/           OPC_CheckType, MVT::i32,
/*930*/           OPC_Scope, 22, /*->954*/ // 2 children in Scope
/*932*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*934*/             OPC_EmitInteger, MVT::i32, 0, 
/*937*/             OPC_EmitInteger, MVT::i32, 14, 
/*940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*954*/           /*Scope*/ 22, /*->977*/
/*955*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*957*/             OPC_EmitInteger, MVT::i32, 0, 
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*977*/           0, /*End of Scope*/
/*978*/         /*Scope*/ 45, /*->1024*/
/*979*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*983*/           OPC_RecordChild0, // #0 = $Rn
/*984*/           OPC_MoveParent,
/*985*/           OPC_MoveChild1,
/*986*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*989*/           OPC_RecordChild0, // #1 = $Rm
/*990*/           OPC_RecordChild1, // #2 = $sh
/*991*/           OPC_MoveChild1,
/*992*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*995*/           OPC_CheckPredicate, 3, // Predicate_imm16_31
/*997*/           OPC_CheckType, MVT::i32,
/*999*/           OPC_MoveParent,
/*1000*/          OPC_MoveParent,
/*1001*/          OPC_CheckType, MVT::i32,
/*1003*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1005*/          OPC_EmitConvertToTarget, 2,
/*1007*/          OPC_EmitInteger, MVT::i32, 14, 
/*1010*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1013*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1024*/        /*Scope*/ 87, /*->1112*/
/*1025*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1031*/          OPC_RecordChild0, // #0 = $src1
/*1032*/          OPC_MoveParent,
/*1033*/          OPC_MoveChild1,
/*1034*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1073
/*1038*/            OPC_RecordChild0, // #1 = $src2
/*1039*/            OPC_RecordChild1, // #2 = $sh
/*1040*/            OPC_MoveChild1,
/*1041*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1044*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1046*/            OPC_CheckType, MVT::i32,
/*1048*/            OPC_MoveParent,
/*1049*/            OPC_MoveParent,
/*1050*/            OPC_CheckType, MVT::i32,
/*1052*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1054*/            OPC_EmitConvertToTarget, 2,
/*1056*/            OPC_EmitInteger, MVT::i32, 14, 
/*1059*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1062*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1073*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1111
/*1076*/            OPC_RecordChild0, // #1 = $src2
/*1077*/            OPC_RecordChild1, // #2 = $sh
/*1078*/            OPC_MoveChild1,
/*1079*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1082*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1084*/            OPC_CheckType, MVT::i32,
/*1086*/            OPC_MoveParent,
/*1087*/            OPC_MoveParent,
/*1088*/            OPC_CheckType, MVT::i32,
/*1090*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1092*/            OPC_EmitConvertToTarget, 2,
/*1094*/            OPC_EmitInteger, MVT::i32, 14, 
/*1097*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1100*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1111*/          0, // EndSwitchOpcode
/*1112*/        /*Scope*/ 45, /*->1158*/
/*1113*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1117*/          OPC_RecordChild0, // #0 = $src1
/*1118*/          OPC_MoveParent,
/*1119*/          OPC_MoveChild1,
/*1120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1123*/          OPC_RecordChild0, // #1 = $src2
/*1124*/          OPC_RecordChild1, // #2 = $sh
/*1125*/          OPC_MoveChild1,
/*1126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1129*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1131*/          OPC_CheckType, MVT::i32,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_MoveParent,
/*1135*/          OPC_CheckType, MVT::i32,
/*1137*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1139*/          OPC_EmitConvertToTarget, 2,
/*1141*/          OPC_EmitInteger, MVT::i32, 14, 
/*1144*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1147*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1158*/        /*Scope*/ 87, /*->1246*/
/*1159*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1165*/          OPC_RecordChild0, // #0 = $src1
/*1166*/          OPC_MoveParent,
/*1167*/          OPC_MoveChild1,
/*1168*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1207
/*1172*/            OPC_RecordChild0, // #1 = $src2
/*1173*/            OPC_RecordChild1, // #2 = $sh
/*1174*/            OPC_MoveChild1,
/*1175*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1178*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1180*/            OPC_CheckType, MVT::i32,
/*1182*/            OPC_MoveParent,
/*1183*/            OPC_MoveParent,
/*1184*/            OPC_CheckType, MVT::i32,
/*1186*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1188*/            OPC_EmitConvertToTarget, 2,
/*1190*/            OPC_EmitInteger, MVT::i32, 14, 
/*1193*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1196*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1207*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1245
/*1210*/            OPC_RecordChild0, // #1 = $src2
/*1211*/            OPC_RecordChild1, // #2 = $sh
/*1212*/            OPC_MoveChild1,
/*1213*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1216*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1218*/            OPC_CheckType, MVT::i32,
/*1220*/            OPC_MoveParent,
/*1221*/            OPC_MoveParent,
/*1222*/            OPC_CheckType, MVT::i32,
/*1224*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1226*/            OPC_EmitConvertToTarget, 2,
/*1228*/            OPC_EmitInteger, MVT::i32, 14, 
/*1231*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1234*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1245*/          0, // EndSwitchOpcode
/*1246*/        /*Scope*/ 70, /*->1317*/
/*1247*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1250*/          OPC_RecordChild0, // #0 = $Rm
/*1251*/          OPC_RecordChild1, // #1 = $sh
/*1252*/          OPC_MoveChild1,
/*1253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1256*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1258*/          OPC_CheckType, MVT::i32,
/*1260*/          OPC_MoveParent,
/*1261*/          OPC_MoveParent,
/*1262*/          OPC_MoveChild1,
/*1263*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1267*/          OPC_RecordChild0, // #2 = $Rn
/*1268*/          OPC_MoveParent,
/*1269*/          OPC_CheckType, MVT::i32,
/*1271*/          OPC_Scope, 21, /*->1294*/ // 2 children in Scope
/*1273*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1275*/            OPC_EmitConvertToTarget, 1,
/*1277*/            OPC_EmitInteger, MVT::i32, 14, 
/*1280*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1283*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1294*/          /*Scope*/ 21, /*->1316*/
/*1295*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1297*/            OPC_EmitConvertToTarget, 1,
/*1299*/            OPC_EmitInteger, MVT::i32, 14, 
/*1302*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1305*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1316*/          0, /*End of Scope*/
/*1317*/        /*Scope*/ 72, /*->1390*/
/*1318*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1321*/          OPC_RecordChild0, // #0 = $src2
/*1322*/          OPC_RecordChild1, // #1 = $sh
/*1323*/          OPC_MoveChild1,
/*1324*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1327*/          OPC_CheckPredicate, 4, // Predicate_imm16
/*1329*/          OPC_CheckType, MVT::i32,
/*1331*/          OPC_MoveParent,
/*1332*/          OPC_MoveParent,
/*1333*/          OPC_MoveChild1,
/*1334*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1340*/          OPC_RecordChild0, // #2 = $src1
/*1341*/          OPC_MoveParent,
/*1342*/          OPC_CheckType, MVT::i32,
/*1344*/          OPC_Scope, 21, /*->1367*/ // 2 children in Scope
/*1346*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1348*/            OPC_EmitConvertToTarget, 1,
/*1350*/            OPC_EmitInteger, MVT::i32, 14, 
/*1353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1356*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1367*/          /*Scope*/ 21, /*->1389*/
/*1368*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1370*/            OPC_EmitConvertToTarget, 1,
/*1372*/            OPC_EmitInteger, MVT::i32, 14, 
/*1375*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1378*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1389*/          0, /*End of Scope*/
/*1390*/        /*Scope*/ 72, /*->1463*/
/*1391*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1394*/          OPC_RecordChild0, // #0 = $src2
/*1395*/          OPC_RecordChild1, // #1 = $sh
/*1396*/          OPC_MoveChild1,
/*1397*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1400*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1402*/          OPC_CheckType, MVT::i32,
/*1404*/          OPC_MoveParent,
/*1405*/          OPC_MoveParent,
/*1406*/          OPC_MoveChild1,
/*1407*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1413*/          OPC_RecordChild0, // #2 = $src1
/*1414*/          OPC_MoveParent,
/*1415*/          OPC_CheckType, MVT::i32,
/*1417*/          OPC_Scope, 21, /*->1440*/ // 2 children in Scope
/*1419*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1421*/            OPC_EmitConvertToTarget, 1,
/*1423*/            OPC_EmitInteger, MVT::i32, 14, 
/*1426*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1429*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1440*/          /*Scope*/ 21, /*->1462*/
/*1441*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1443*/            OPC_EmitConvertToTarget, 1,
/*1445*/            OPC_EmitInteger, MVT::i32, 14, 
/*1448*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1451*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1462*/          0, /*End of Scope*/
/*1463*/        /*Scope*/ 39, /*->1503*/
/*1464*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1468*/          OPC_RecordChild0, // #0 = $src
/*1469*/          OPC_MoveParent,
/*1470*/          OPC_RecordChild1, // #1 = $imm
/*1471*/          OPC_MoveChild1,
/*1472*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1475*/          OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1477*/          OPC_MoveParent,
/*1478*/          OPC_CheckType, MVT::i32,
/*1480*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*1482*/          OPC_EmitConvertToTarget, 1,
/*1484*/          OPC_EmitNodeXForm, 0, 2, // hi16
/*1487*/          OPC_EmitInteger, MVT::i32, 14, 
/*1490*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1503*/        0, /*End of Scope*/
/*1504*/      /*Scope*/ 31, /*->1536*/
/*1505*/        OPC_RecordChild0, // #0 = $Rn
/*1506*/        OPC_RecordChild1, // #1 = $shift
/*1507*/        OPC_CheckType, MVT::i32,
/*1509*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1511*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1514*/        OPC_EmitInteger, MVT::i32, 14, 
/*1517*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1520*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1523*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1536*/      /*Scope*/ 40, /*->1577*/
/*1537*/        OPC_MoveChild0,
/*1538*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1542*/        OPC_RecordChild0, // #0 = $src
/*1543*/        OPC_MoveParent,
/*1544*/        OPC_RecordChild1, // #1 = $imm
/*1545*/        OPC_MoveChild1,
/*1546*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1549*/        OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1551*/        OPC_MoveParent,
/*1552*/        OPC_CheckType, MVT::i32,
/*1554*/        OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*1556*/        OPC_EmitConvertToTarget, 1,
/*1558*/        OPC_EmitNodeXForm, 0, 2, // hi16
/*1561*/        OPC_EmitInteger, MVT::i32, 14, 
/*1564*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1567*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1577*/      /*Scope*/ 8|128,1/*136*/, /*->1715*/
/*1579*/        OPC_RecordChild0, // #0 = $Rn
/*1580*/        OPC_Scope, 50, /*->1632*/ // 3 children in Scope
/*1582*/          OPC_MoveChild1,
/*1583*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1586*/          OPC_RecordChild0, // #1 = $imm
/*1587*/          OPC_MoveChild0,
/*1588*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1591*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1593*/          OPC_MoveParent,
/*1594*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1605*/          OPC_MoveParent,
/*1606*/          OPC_CheckType, MVT::i32,
/*1608*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1610*/          OPC_EmitConvertToTarget, 1,
/*1612*/          OPC_EmitInteger, MVT::i32, 14, 
/*1615*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1618*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1621*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1632*/        /*Scope*/ 30, /*->1663*/
/*1633*/          OPC_RecordChild1, // #1 = $Rn
/*1634*/          OPC_CheckType, MVT::i32,
/*1636*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1638*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1641*/          OPC_EmitInteger, MVT::i32, 14, 
/*1644*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1663*/        /*Scope*/ 50, /*->1714*/
/*1664*/          OPC_MoveChild1,
/*1665*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1668*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1679*/          OPC_RecordChild1, // #1 = $imm
/*1680*/          OPC_MoveChild1,
/*1681*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1684*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1686*/          OPC_MoveParent,
/*1687*/          OPC_MoveParent,
/*1688*/          OPC_CheckType, MVT::i32,
/*1690*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1692*/          OPC_EmitConvertToTarget, 1,
/*1694*/          OPC_EmitInteger, MVT::i32, 14, 
/*1697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1700*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1703*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1714*/        0, /*End of Scope*/
/*1715*/      /*Scope*/ 102, /*->1818*/
/*1716*/        OPC_MoveChild0,
/*1717*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1720*/        OPC_Scope, 47, /*->1769*/ // 2 children in Scope
/*1722*/          OPC_RecordChild0, // #0 = $imm
/*1723*/          OPC_MoveChild0,
/*1724*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1727*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1729*/          OPC_MoveParent,
/*1730*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1741*/          OPC_MoveParent,
/*1742*/          OPC_RecordChild1, // #1 = $Rn
/*1743*/          OPC_CheckType, MVT::i32,
/*1745*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1747*/          OPC_EmitConvertToTarget, 0,
/*1749*/          OPC_EmitInteger, MVT::i32, 14, 
/*1752*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1755*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1758*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1769*/        /*Scope*/ 47, /*->1817*/
/*1770*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1781*/          OPC_RecordChild1, // #0 = $imm
/*1782*/          OPC_MoveChild1,
/*1783*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1786*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1788*/          OPC_MoveParent,
/*1789*/          OPC_MoveParent,
/*1790*/          OPC_RecordChild1, // #1 = $Rn
/*1791*/          OPC_CheckType, MVT::i32,
/*1793*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1795*/          OPC_EmitConvertToTarget, 0,
/*1797*/          OPC_EmitInteger, MVT::i32, 14, 
/*1800*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1803*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1806*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1817*/        0, /*End of Scope*/
/*1818*/      /*Scope*/ 31|128,1/*159*/, /*->1979*/
/*1820*/        OPC_RecordChild0, // #0 = $Rn
/*1821*/        OPC_Scope, 113, /*->1936*/ // 2 children in Scope
/*1823*/          OPC_RecordChild1, // #1 = $shift
/*1824*/          OPC_CheckType, MVT::i32,
/*1826*/          OPC_Scope, 26, /*->1854*/ // 4 children in Scope
/*1828*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1830*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*1833*/            OPC_EmitInteger, MVT::i32, 14, 
/*1836*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1842*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1854*/          /*Scope*/ 26, /*->1881*/
/*1855*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1857*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1860*/            OPC_EmitInteger, MVT::i32, 14, 
/*1863*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1866*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1869*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1881*/          /*Scope*/ 26, /*->1908*/
/*1882*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1884*/            OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*1887*/            OPC_EmitInteger, MVT::i32, 14, 
/*1890*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1893*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1896*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1908*/          /*Scope*/ 26, /*->1935*/
/*1909*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1911*/            OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1914*/            OPC_EmitInteger, MVT::i32, 14, 
/*1917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1923*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1935*/          0, /*End of Scope*/
/*1936*/        /*Scope*/ 41, /*->1978*/
/*1937*/          OPC_MoveChild1,
/*1938*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1941*/          OPC_RecordChild0, // #1 = $Rm
/*1942*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1953*/          OPC_MoveParent,
/*1954*/          OPC_CheckType, MVT::i32,
/*1956*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1958*/          OPC_EmitInteger, MVT::i32, 14, 
/*1961*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1964*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1967*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*1978*/        0, /*End of Scope*/
/*1979*/      /*Scope*/ 42, /*->2022*/
/*1980*/        OPC_MoveChild0,
/*1981*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1984*/        OPC_RecordChild0, // #0 = $Rm
/*1985*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1996*/        OPC_MoveParent,
/*1997*/        OPC_RecordChild1, // #1 = $Rn
/*1998*/        OPC_CheckType, MVT::i32,
/*2000*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2002*/        OPC_EmitInteger, MVT::i32, 14, 
/*2005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2022*/      /*Scope*/ 59, /*->2082*/
/*2023*/        OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*2029*/        OPC_RecordChild0, // #0 = $src
/*2030*/        OPC_CheckType, MVT::i32,
/*2032*/        OPC_Scope, 23, /*->2057*/ // 2 children in Scope
/*2034*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*2036*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2041*/          OPC_EmitInteger, MVT::i32, 14, 
/*2044*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2047*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*2057*/        /*Scope*/ 23, /*->2081*/
/*2058*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2060*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2065*/          OPC_EmitInteger, MVT::i32, 14, 
/*2068*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2071*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*2081*/        0, /*End of Scope*/
/*2082*/      /*Scope*/ 50|128,1/*178*/, /*->2262*/
/*2084*/        OPC_RecordChild0, // #0 = $Rn
/*2085*/        OPC_RecordChild1, // #1 = $imm
/*2086*/        OPC_Scope, 99, /*->2187*/ // 2 children in Scope
/*2088*/          OPC_MoveChild1,
/*2089*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2092*/          OPC_Scope, 29, /*->2123*/ // 3 children in Scope
/*2094*/            OPC_CheckPredicate, 7, // Predicate_mod_imm
/*2096*/            OPC_MoveParent,
/*2097*/            OPC_CheckType, MVT::i32,
/*2099*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2101*/            OPC_EmitConvertToTarget, 1,
/*2103*/            OPC_EmitInteger, MVT::i32, 14, 
/*2106*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2112*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2123*/          /*Scope*/ 29, /*->2153*/
/*2124*/            OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*2126*/            OPC_MoveParent,
/*2127*/            OPC_CheckType, MVT::i32,
/*2129*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2131*/            OPC_EmitConvertToTarget, 1,
/*2133*/            OPC_EmitInteger, MVT::i32, 14, 
/*2136*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2139*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2142*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*2153*/          /*Scope*/ 32, /*->2186*/
/*2154*/            OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*2156*/            OPC_MoveParent,
/*2157*/            OPC_CheckType, MVT::i32,
/*2159*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2161*/            OPC_EmitConvertToTarget, 1,
/*2163*/            OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*2166*/            OPC_EmitInteger, MVT::i32, 14, 
/*2169*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2175*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*2186*/          0, /*End of Scope*/
/*2187*/        /*Scope*/ 73, /*->2261*/
/*2188*/          OPC_CheckType, MVT::i32,
/*2190*/          OPC_Scope, 22, /*->2214*/ // 3 children in Scope
/*2192*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2194*/            OPC_EmitInteger, MVT::i32, 14, 
/*2197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2203*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*2214*/          /*Scope*/ 22, /*->2237*/
/*2215*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2217*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2220*/            OPC_EmitInteger, MVT::i32, 14, 
/*2223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::tORR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*2237*/          /*Scope*/ 22, /*->2260*/
/*2238*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2240*/            OPC_EmitInteger, MVT::i32, 14, 
/*2243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2246*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2249*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2260*/          0, /*End of Scope*/
/*2261*/        0, /*End of Scope*/
/*2262*/      /*Scope*/ 126|128,22/*2942*/, /*->5206*/
/*2264*/        OPC_MoveChild0,
/*2265*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2268*/        OPC_Scope, 13|128,5/*653*/, /*->2924*/ // 8 children in Scope
/*2271*/          OPC_RecordChild0, // #0 = $Vn
/*2272*/          OPC_Scope, 94|128,3/*478*/, /*->2753*/ // 2 children in Scope
/*2275*/            OPC_RecordChild1, // #1 = $Vd
/*2276*/            OPC_MoveParent,
/*2277*/            OPC_MoveChild1,
/*2278*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2281*/            OPC_Scope, 44|128,1/*172*/, /*->2456*/ // 4 children in Scope
/*2284*/              OPC_RecordChild0, // #2 = $Vm
/*2285*/              OPC_MoveChild1,
/*2286*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2289*/              OPC_Scope, 119, /*->2410*/ // 2 children in Scope
/*2291*/                OPC_CheckChild0Same, 1,
/*2293*/                OPC_MoveChild1,
/*2294*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2297*/                OPC_MoveChild0,
/*2298*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2301*/                OPC_MoveChild0,
/*2302*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2305*/                OPC_MoveParent,
/*2306*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2308*/                OPC_SwitchType /*2 cases */, 48, MVT::v8i8,// ->2359
/*2311*/                  OPC_MoveParent,
/*2312*/                  OPC_MoveParent,
/*2313*/                  OPC_MoveParent,
/*2314*/                  OPC_MoveParent,
/*2315*/                  OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->2337
/*2318*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2320*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2323*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2326*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2337*/                  /*SwitchType*/ 19, MVT::v1i64,// ->2358
/*2339*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2341*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2344*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2347*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*2358*/                  0, // EndSwitchType
/*2359*/                /*SwitchType*/ 48, MVT::v16i8,// ->2409
/*2361*/                  OPC_MoveParent,
/*2362*/                  OPC_MoveParent,
/*2363*/                  OPC_MoveParent,
/*2364*/                  OPC_MoveParent,
/*2365*/                  OPC_SwitchType /*2 cases */, 19, MVT::v4i32,// ->2387
/*2368*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2370*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2373*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2376*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*2387*/                  /*SwitchType*/ 19, MVT::v2i64,// ->2408
/*2389*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2391*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2394*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2397*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*2408*/                  0, // EndSwitchType
/*2409*/                0, // EndSwitchType
/*2410*/              /*Scope*/ 44, /*->2455*/
/*2411*/                OPC_MoveChild0,
/*2412*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2415*/                OPC_MoveChild0,
/*2416*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2419*/                OPC_MoveChild0,
/*2420*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2423*/                OPC_MoveParent,
/*2424*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2426*/                OPC_CheckType, MVT::v8i8,
/*2428*/                OPC_MoveParent,
/*2429*/                OPC_MoveParent,
/*2430*/                OPC_CheckChild1Same, 1,
/*2432*/                OPC_MoveParent,
/*2433*/                OPC_MoveParent,
/*2434*/                OPC_CheckType, MVT::v2i32,
/*2436*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2438*/                OPC_EmitInteger, MVT::i32, 14, 
/*2441*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2444*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2455*/              0, /*End of Scope*/
/*2456*/            /*Scope*/ 98, /*->2555*/
/*2457*/              OPC_MoveChild0,
/*2458*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2461*/              OPC_Scope, 45, /*->2508*/ // 2 children in Scope
/*2463*/                OPC_CheckChild0Same, 1,
/*2465*/                OPC_MoveChild1,
/*2466*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2469*/                OPC_MoveChild0,
/*2470*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2473*/                OPC_MoveChild0,
/*2474*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2477*/                OPC_MoveParent,
/*2478*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2480*/                OPC_CheckType, MVT::v8i8,
/*2482*/                OPC_MoveParent,
/*2483*/                OPC_MoveParent,
/*2484*/                OPC_MoveParent,
/*2485*/                OPC_RecordChild1, // #2 = $Vm
/*2486*/                OPC_MoveParent,
/*2487*/                OPC_CheckType, MVT::v2i32,
/*2489*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2491*/                OPC_EmitInteger, MVT::i32, 14, 
/*2494*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2508*/              /*Scope*/ 45, /*->2554*/
/*2509*/                OPC_MoveChild0,
/*2510*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2513*/                OPC_MoveChild0,
/*2514*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2517*/                OPC_MoveChild0,
/*2518*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2521*/                OPC_MoveParent,
/*2522*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2524*/                OPC_CheckType, MVT::v8i8,
/*2526*/                OPC_MoveParent,
/*2527*/                OPC_MoveParent,
/*2528*/                OPC_CheckChild1Same, 1,
/*2530*/                OPC_MoveParent,
/*2531*/                OPC_RecordChild1, // #2 = $Vm
/*2532*/                OPC_MoveParent,
/*2533*/                OPC_CheckType, MVT::v2i32,
/*2535*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2537*/                OPC_EmitInteger, MVT::i32, 14, 
/*2540*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2543*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2554*/              0, /*End of Scope*/
/*2555*/            /*Scope*/ 97, /*->2653*/
/*2556*/              OPC_RecordChild0, // #2 = $Vm
/*2557*/              OPC_MoveChild1,
/*2558*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2561*/              OPC_Scope, 44, /*->2607*/ // 2 children in Scope
/*2563*/                OPC_CheckChild0Same, 0,
/*2565*/                OPC_MoveChild1,
/*2566*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2569*/                OPC_MoveChild0,
/*2570*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2573*/                OPC_MoveChild0,
/*2574*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2577*/                OPC_MoveParent,
/*2578*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2580*/                OPC_CheckType, MVT::v8i8,
/*2582*/                OPC_MoveParent,
/*2583*/                OPC_MoveParent,
/*2584*/                OPC_MoveParent,
/*2585*/                OPC_MoveParent,
/*2586*/                OPC_CheckType, MVT::v2i32,
/*2588*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2590*/                OPC_EmitInteger, MVT::i32, 14, 
/*2593*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2607*/              /*Scope*/ 44, /*->2652*/
/*2608*/                OPC_MoveChild0,
/*2609*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2612*/                OPC_MoveChild0,
/*2613*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2616*/                OPC_MoveChild0,
/*2617*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2620*/                OPC_MoveParent,
/*2621*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2623*/                OPC_CheckType, MVT::v8i8,
/*2625*/                OPC_MoveParent,
/*2626*/                OPC_MoveParent,
/*2627*/                OPC_CheckChild1Same, 0,
/*2629*/                OPC_MoveParent,
/*2630*/                OPC_MoveParent,
/*2631*/                OPC_CheckType, MVT::v2i32,
/*2633*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2635*/                OPC_EmitInteger, MVT::i32, 14, 
/*2638*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2641*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2652*/              0, /*End of Scope*/
/*2653*/            /*Scope*/ 98, /*->2752*/
/*2654*/              OPC_MoveChild0,
/*2655*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2658*/              OPC_Scope, 45, /*->2705*/ // 2 children in Scope
/*2660*/                OPC_CheckChild0Same, 0,
/*2662*/                OPC_MoveChild1,
/*2663*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2666*/                OPC_MoveChild0,
/*2667*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2670*/                OPC_MoveChild0,
/*2671*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2674*/                OPC_MoveParent,
/*2675*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2677*/                OPC_CheckType, MVT::v8i8,
/*2679*/                OPC_MoveParent,
/*2680*/                OPC_MoveParent,
/*2681*/                OPC_MoveParent,
/*2682*/                OPC_RecordChild1, // #2 = $Vm
/*2683*/                OPC_MoveParent,
/*2684*/                OPC_CheckType, MVT::v2i32,
/*2686*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2688*/                OPC_EmitInteger, MVT::i32, 14, 
/*2691*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2694*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2705*/              /*Scope*/ 45, /*->2751*/
/*2706*/                OPC_MoveChild0,
/*2707*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2710*/                OPC_MoveChild0,
/*2711*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2714*/                OPC_MoveChild0,
/*2715*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2718*/                OPC_MoveParent,
/*2719*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2721*/                OPC_CheckType, MVT::v8i8,
/*2723*/                OPC_MoveParent,
/*2724*/                OPC_MoveParent,
/*2725*/                OPC_CheckChild1Same, 0,
/*2727*/                OPC_MoveParent,
/*2728*/                OPC_RecordChild1, // #2 = $Vm
/*2729*/                OPC_MoveParent,
/*2730*/                OPC_CheckType, MVT::v2i32,
/*2732*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2734*/                OPC_EmitInteger, MVT::i32, 14, 
/*2737*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2740*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2751*/              0, /*End of Scope*/
/*2752*/            0, /*End of Scope*/
/*2753*/          /*Scope*/ 40|128,1/*168*/, /*->2923*/
/*2755*/            OPC_MoveChild1,
/*2756*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2759*/            OPC_Scope, 80, /*->2841*/ // 2 children in Scope
/*2761*/              OPC_RecordChild0, // #1 = $Vd
/*2762*/              OPC_MoveChild1,
/*2763*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2766*/              OPC_MoveChild0,
/*2767*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2770*/              OPC_MoveChild0,
/*2771*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2774*/              OPC_MoveParent,
/*2775*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2777*/              OPC_CheckType, MVT::v8i8,
/*2779*/              OPC_MoveParent,
/*2780*/              OPC_MoveParent,
/*2781*/              OPC_MoveParent,
/*2782*/              OPC_MoveParent,
/*2783*/              OPC_MoveChild1,
/*2784*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2787*/              OPC_Scope, 25, /*->2814*/ // 2 children in Scope
/*2789*/                OPC_RecordChild0, // #2 = $Vn
/*2790*/                OPC_CheckChild1Same, 1,
/*2792*/                OPC_MoveParent,
/*2793*/                OPC_CheckType, MVT::v2i32,
/*2795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2797*/                OPC_EmitInteger, MVT::i32, 14, 
/*2800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2814*/              /*Scope*/ 25, /*->2840*/
/*2815*/                OPC_CheckChild0Same, 1,
/*2817*/                OPC_RecordChild1, // #2 = $Vn
/*2818*/                OPC_MoveParent,
/*2819*/                OPC_CheckType, MVT::v2i32,
/*2821*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2823*/                OPC_EmitInteger, MVT::i32, 14, 
/*2826*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2829*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2840*/              0, /*End of Scope*/
/*2841*/            /*Scope*/ 80, /*->2922*/
/*2842*/              OPC_MoveChild0,
/*2843*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2846*/              OPC_MoveChild0,
/*2847*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2850*/              OPC_MoveChild0,
/*2851*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2854*/              OPC_MoveParent,
/*2855*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2857*/              OPC_CheckType, MVT::v8i8,
/*2859*/              OPC_MoveParent,
/*2860*/              OPC_MoveParent,
/*2861*/              OPC_RecordChild1, // #1 = $Vd
/*2862*/              OPC_MoveParent,
/*2863*/              OPC_MoveParent,
/*2864*/              OPC_MoveChild1,
/*2865*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2868*/              OPC_Scope, 25, /*->2895*/ // 2 children in Scope
/*2870*/                OPC_RecordChild0, // #2 = $Vn
/*2871*/                OPC_CheckChild1Same, 1,
/*2873*/                OPC_MoveParent,
/*2874*/                OPC_CheckType, MVT::v2i32,
/*2876*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2878*/                OPC_EmitInteger, MVT::i32, 14, 
/*2881*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2884*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2895*/              /*Scope*/ 25, /*->2921*/
/*2896*/                OPC_CheckChild0Same, 1,
/*2898*/                OPC_RecordChild1, // #2 = $Vn
/*2899*/                OPC_MoveParent,
/*2900*/                OPC_CheckType, MVT::v2i32,
/*2902*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2904*/                OPC_EmitInteger, MVT::i32, 14, 
/*2907*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2910*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2921*/              0, /*End of Scope*/
/*2922*/            0, /*End of Scope*/
/*2923*/          0, /*End of Scope*/
/*2924*/        /*Scope*/ 42|128,1/*170*/, /*->3096*/
/*2926*/          OPC_MoveChild0,
/*2927*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2930*/          OPC_Scope, 81, /*->3013*/ // 2 children in Scope
/*2932*/            OPC_RecordChild0, // #0 = $Vd
/*2933*/            OPC_MoveChild1,
/*2934*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2937*/            OPC_MoveChild0,
/*2938*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2941*/            OPC_MoveChild0,
/*2942*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2948*/            OPC_CheckType, MVT::v8i8,
/*2950*/            OPC_MoveParent,
/*2951*/            OPC_MoveParent,
/*2952*/            OPC_MoveParent,
/*2953*/            OPC_RecordChild1, // #1 = $Vm
/*2954*/            OPC_MoveParent,
/*2955*/            OPC_MoveChild1,
/*2956*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2959*/            OPC_Scope, 25, /*->2986*/ // 2 children in Scope
/*2961*/              OPC_RecordChild0, // #2 = $Vn
/*2962*/              OPC_CheckChild1Same, 0,
/*2964*/              OPC_MoveParent,
/*2965*/              OPC_CheckType, MVT::v2i32,
/*2967*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2969*/              OPC_EmitInteger, MVT::i32, 14, 
/*2972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2986*/            /*Scope*/ 25, /*->3012*/
/*2987*/              OPC_CheckChild0Same, 0,
/*2989*/              OPC_RecordChild1, // #2 = $Vn
/*2990*/              OPC_MoveParent,
/*2991*/              OPC_CheckType, MVT::v2i32,
/*2993*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2995*/              OPC_EmitInteger, MVT::i32, 14, 
/*2998*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3001*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3012*/            0, /*End of Scope*/
/*3013*/          /*Scope*/ 81, /*->3095*/
/*3014*/            OPC_MoveChild0,
/*3015*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3018*/            OPC_MoveChild0,
/*3019*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3022*/            OPC_MoveChild0,
/*3023*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3026*/            OPC_MoveParent,
/*3027*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3029*/            OPC_CheckType, MVT::v8i8,
/*3031*/            OPC_MoveParent,
/*3032*/            OPC_MoveParent,
/*3033*/            OPC_RecordChild1, // #0 = $Vd
/*3034*/            OPC_MoveParent,
/*3035*/            OPC_RecordChild1, // #1 = $Vm
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild1,
/*3038*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3041*/            OPC_Scope, 25, /*->3068*/ // 2 children in Scope
/*3043*/              OPC_RecordChild0, // #2 = $Vn
/*3044*/              OPC_CheckChild1Same, 0,
/*3046*/              OPC_MoveParent,
/*3047*/              OPC_CheckType, MVT::v2i32,
/*3049*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3051*/              OPC_EmitInteger, MVT::i32, 14, 
/*3054*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3057*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3068*/            /*Scope*/ 25, /*->3094*/
/*3069*/              OPC_CheckChild0Same, 0,
/*3071*/              OPC_RecordChild1, // #2 = $Vn
/*3072*/              OPC_MoveParent,
/*3073*/              OPC_CheckType, MVT::v2i32,
/*3075*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3077*/              OPC_EmitInteger, MVT::i32, 14, 
/*3080*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3094*/            0, /*End of Scope*/
/*3095*/          0, /*End of Scope*/
/*3096*/        /*Scope*/ 17|128,4/*529*/, /*->3627*/
/*3098*/          OPC_RecordChild0, // #0 = $Vn
/*3099*/          OPC_Scope, 98|128,2/*354*/, /*->3456*/ // 2 children in Scope
/*3102*/            OPC_RecordChild1, // #1 = $Vd
/*3103*/            OPC_MoveParent,
/*3104*/            OPC_MoveChild1,
/*3105*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3108*/            OPC_Scope, 49, /*->3159*/ // 4 children in Scope
/*3110*/              OPC_RecordChild0, // #2 = $Vm
/*3111*/              OPC_MoveChild1,
/*3112*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3115*/              OPC_MoveChild0,
/*3116*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3119*/              OPC_MoveChild0,
/*3120*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3123*/              OPC_MoveChild0,
/*3124*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3127*/              OPC_MoveParent,
/*3128*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3130*/              OPC_CheckType, MVT::v8i8,
/*3132*/              OPC_MoveParent,
/*3133*/              OPC_MoveParent,
/*3134*/              OPC_CheckChild1Same, 1,
/*3136*/              OPC_MoveParent,
/*3137*/              OPC_MoveParent,
/*3138*/              OPC_CheckType, MVT::v1i64,
/*3140*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3142*/              OPC_EmitInteger, MVT::i32, 14, 
/*3145*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3148*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3159*/            /*Scope*/ 98, /*->3258*/
/*3160*/              OPC_MoveChild0,
/*3161*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3164*/              OPC_Scope, 45, /*->3211*/ // 2 children in Scope
/*3166*/                OPC_CheckChild0Same, 1,
/*3168*/                OPC_MoveChild1,
/*3169*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3172*/                OPC_MoveChild0,
/*3173*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3176*/                OPC_MoveChild0,
/*3177*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3180*/                OPC_MoveParent,
/*3181*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3183*/                OPC_CheckType, MVT::v8i8,
/*3185*/                OPC_MoveParent,
/*3186*/                OPC_MoveParent,
/*3187*/                OPC_MoveParent,
/*3188*/                OPC_RecordChild1, // #2 = $Vm
/*3189*/                OPC_MoveParent,
/*3190*/                OPC_CheckType, MVT::v1i64,
/*3192*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3194*/                OPC_EmitInteger, MVT::i32, 14, 
/*3197*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3200*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3211*/              /*Scope*/ 45, /*->3257*/
/*3212*/                OPC_MoveChild0,
/*3213*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3216*/                OPC_MoveChild0,
/*3217*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3220*/                OPC_MoveChild0,
/*3221*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3224*/                OPC_MoveParent,
/*3225*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3227*/                OPC_CheckType, MVT::v8i8,
/*3229*/                OPC_MoveParent,
/*3230*/                OPC_MoveParent,
/*3231*/                OPC_CheckChild1Same, 1,
/*3233*/                OPC_MoveParent,
/*3234*/                OPC_RecordChild1, // #2 = $Vm
/*3235*/                OPC_MoveParent,
/*3236*/                OPC_CheckType, MVT::v1i64,
/*3238*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3240*/                OPC_EmitInteger, MVT::i32, 14, 
/*3243*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3246*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3257*/              0, /*End of Scope*/
/*3258*/            /*Scope*/ 97, /*->3356*/
/*3259*/              OPC_RecordChild0, // #2 = $Vm
/*3260*/              OPC_MoveChild1,
/*3261*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3264*/              OPC_Scope, 44, /*->3310*/ // 2 children in Scope
/*3266*/                OPC_CheckChild0Same, 0,
/*3268*/                OPC_MoveChild1,
/*3269*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3272*/                OPC_MoveChild0,
/*3273*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3276*/                OPC_MoveChild0,
/*3277*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3280*/                OPC_MoveParent,
/*3281*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3283*/                OPC_CheckType, MVT::v8i8,
/*3285*/                OPC_MoveParent,
/*3286*/                OPC_MoveParent,
/*3287*/                OPC_MoveParent,
/*3288*/                OPC_MoveParent,
/*3289*/                OPC_CheckType, MVT::v1i64,
/*3291*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3293*/                OPC_EmitInteger, MVT::i32, 14, 
/*3296*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3299*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3310*/              /*Scope*/ 44, /*->3355*/
/*3311*/                OPC_MoveChild0,
/*3312*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3315*/                OPC_MoveChild0,
/*3316*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3319*/                OPC_MoveChild0,
/*3320*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3323*/                OPC_MoveParent,
/*3324*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3326*/                OPC_CheckType, MVT::v8i8,
/*3328*/                OPC_MoveParent,
/*3329*/                OPC_MoveParent,
/*3330*/                OPC_CheckChild1Same, 0,
/*3332*/                OPC_MoveParent,
/*3333*/                OPC_MoveParent,
/*3334*/                OPC_CheckType, MVT::v1i64,
/*3336*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3338*/                OPC_EmitInteger, MVT::i32, 14, 
/*3341*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3344*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3355*/              0, /*End of Scope*/
/*3356*/            /*Scope*/ 98, /*->3455*/
/*3357*/              OPC_MoveChild0,
/*3358*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3361*/              OPC_Scope, 45, /*->3408*/ // 2 children in Scope
/*3363*/                OPC_CheckChild0Same, 0,
/*3365*/                OPC_MoveChild1,
/*3366*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3369*/                OPC_MoveChild0,
/*3370*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3373*/                OPC_MoveChild0,
/*3374*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3377*/                OPC_MoveParent,
/*3378*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3380*/                OPC_CheckType, MVT::v8i8,
/*3382*/                OPC_MoveParent,
/*3383*/                OPC_MoveParent,
/*3384*/                OPC_MoveParent,
/*3385*/                OPC_RecordChild1, // #2 = $Vm
/*3386*/                OPC_MoveParent,
/*3387*/                OPC_CheckType, MVT::v1i64,
/*3389*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3391*/                OPC_EmitInteger, MVT::i32, 14, 
/*3394*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3397*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3408*/              /*Scope*/ 45, /*->3454*/
/*3409*/                OPC_MoveChild0,
/*3410*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3413*/                OPC_MoveChild0,
/*3414*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3417*/                OPC_MoveChild0,
/*3418*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3421*/                OPC_MoveParent,
/*3422*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3424*/                OPC_CheckType, MVT::v8i8,
/*3426*/                OPC_MoveParent,
/*3427*/                OPC_MoveParent,
/*3428*/                OPC_CheckChild1Same, 0,
/*3430*/                OPC_MoveParent,
/*3431*/                OPC_RecordChild1, // #2 = $Vm
/*3432*/                OPC_MoveParent,
/*3433*/                OPC_CheckType, MVT::v1i64,
/*3435*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3437*/                OPC_EmitInteger, MVT::i32, 14, 
/*3440*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3443*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3454*/              0, /*End of Scope*/
/*3455*/            0, /*End of Scope*/
/*3456*/          /*Scope*/ 40|128,1/*168*/, /*->3626*/
/*3458*/            OPC_MoveChild1,
/*3459*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3462*/            OPC_Scope, 80, /*->3544*/ // 2 children in Scope
/*3464*/              OPC_RecordChild0, // #1 = $Vd
/*3465*/              OPC_MoveChild1,
/*3466*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3469*/              OPC_MoveChild0,
/*3470*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3473*/              OPC_MoveChild0,
/*3474*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3477*/              OPC_MoveParent,
/*3478*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3480*/              OPC_CheckType, MVT::v8i8,
/*3482*/              OPC_MoveParent,
/*3483*/              OPC_MoveParent,
/*3484*/              OPC_MoveParent,
/*3485*/              OPC_MoveParent,
/*3486*/              OPC_MoveChild1,
/*3487*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3490*/              OPC_Scope, 25, /*->3517*/ // 2 children in Scope
/*3492*/                OPC_RecordChild0, // #2 = $Vn
/*3493*/                OPC_CheckChild1Same, 1,
/*3495*/                OPC_MoveParent,
/*3496*/                OPC_CheckType, MVT::v1i64,
/*3498*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3500*/                OPC_EmitInteger, MVT::i32, 14, 
/*3503*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3506*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3517*/              /*Scope*/ 25, /*->3543*/
/*3518*/                OPC_CheckChild0Same, 1,
/*3520*/                OPC_RecordChild1, // #2 = $Vn
/*3521*/                OPC_MoveParent,
/*3522*/                OPC_CheckType, MVT::v1i64,
/*3524*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3526*/                OPC_EmitInteger, MVT::i32, 14, 
/*3529*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3532*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3543*/              0, /*End of Scope*/
/*3544*/            /*Scope*/ 80, /*->3625*/
/*3545*/              OPC_MoveChild0,
/*3546*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3549*/              OPC_MoveChild0,
/*3550*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3553*/              OPC_MoveChild0,
/*3554*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3557*/              OPC_MoveParent,
/*3558*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3560*/              OPC_CheckType, MVT::v8i8,
/*3562*/              OPC_MoveParent,
/*3563*/              OPC_MoveParent,
/*3564*/              OPC_RecordChild1, // #1 = $Vd
/*3565*/              OPC_MoveParent,
/*3566*/              OPC_MoveParent,
/*3567*/              OPC_MoveChild1,
/*3568*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3571*/              OPC_Scope, 25, /*->3598*/ // 2 children in Scope
/*3573*/                OPC_RecordChild0, // #2 = $Vn
/*3574*/                OPC_CheckChild1Same, 1,
/*3576*/                OPC_MoveParent,
/*3577*/                OPC_CheckType, MVT::v1i64,
/*3579*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3581*/                OPC_EmitInteger, MVT::i32, 14, 
/*3584*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3587*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3598*/              /*Scope*/ 25, /*->3624*/
/*3599*/                OPC_CheckChild0Same, 1,
/*3601*/                OPC_RecordChild1, // #2 = $Vn
/*3602*/                OPC_MoveParent,
/*3603*/                OPC_CheckType, MVT::v1i64,
/*3605*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3607*/                OPC_EmitInteger, MVT::i32, 14, 
/*3610*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3613*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3624*/              0, /*End of Scope*/
/*3625*/            0, /*End of Scope*/
/*3626*/          0, /*End of Scope*/
/*3627*/        /*Scope*/ 42|128,1/*170*/, /*->3799*/
/*3629*/          OPC_MoveChild0,
/*3630*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3633*/          OPC_Scope, 81, /*->3716*/ // 2 children in Scope
/*3635*/            OPC_RecordChild0, // #0 = $Vd
/*3636*/            OPC_MoveChild1,
/*3637*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3640*/            OPC_MoveChild0,
/*3641*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3644*/            OPC_MoveChild0,
/*3645*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3651*/            OPC_CheckType, MVT::v8i8,
/*3653*/            OPC_MoveParent,
/*3654*/            OPC_MoveParent,
/*3655*/            OPC_MoveParent,
/*3656*/            OPC_RecordChild1, // #1 = $Vm
/*3657*/            OPC_MoveParent,
/*3658*/            OPC_MoveChild1,
/*3659*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3662*/            OPC_Scope, 25, /*->3689*/ // 2 children in Scope
/*3664*/              OPC_RecordChild0, // #2 = $Vn
/*3665*/              OPC_CheckChild1Same, 0,
/*3667*/              OPC_MoveParent,
/*3668*/              OPC_CheckType, MVT::v1i64,
/*3670*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3672*/              OPC_EmitInteger, MVT::i32, 14, 
/*3675*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3678*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3689*/            /*Scope*/ 25, /*->3715*/
/*3690*/              OPC_CheckChild0Same, 0,
/*3692*/              OPC_RecordChild1, // #2 = $Vn
/*3693*/              OPC_MoveParent,
/*3694*/              OPC_CheckType, MVT::v1i64,
/*3696*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3698*/              OPC_EmitInteger, MVT::i32, 14, 
/*3701*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3704*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3715*/            0, /*End of Scope*/
/*3716*/          /*Scope*/ 81, /*->3798*/
/*3717*/            OPC_MoveChild0,
/*3718*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3721*/            OPC_MoveChild0,
/*3722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3725*/            OPC_MoveChild0,
/*3726*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3729*/            OPC_MoveParent,
/*3730*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3732*/            OPC_CheckType, MVT::v8i8,
/*3734*/            OPC_MoveParent,
/*3735*/            OPC_MoveParent,
/*3736*/            OPC_RecordChild1, // #0 = $Vd
/*3737*/            OPC_MoveParent,
/*3738*/            OPC_RecordChild1, // #1 = $Vm
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveChild1,
/*3741*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3744*/            OPC_Scope, 25, /*->3771*/ // 2 children in Scope
/*3746*/              OPC_RecordChild0, // #2 = $Vn
/*3747*/              OPC_CheckChild1Same, 0,
/*3749*/              OPC_MoveParent,
/*3750*/              OPC_CheckType, MVT::v1i64,
/*3752*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3754*/              OPC_EmitInteger, MVT::i32, 14, 
/*3757*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3760*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3771*/            /*Scope*/ 25, /*->3797*/
/*3772*/              OPC_CheckChild0Same, 0,
/*3774*/              OPC_RecordChild1, // #2 = $Vn
/*3775*/              OPC_MoveParent,
/*3776*/              OPC_CheckType, MVT::v1i64,
/*3778*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3780*/              OPC_EmitInteger, MVT::i32, 14, 
/*3783*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3786*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3797*/            0, /*End of Scope*/
/*3798*/          0, /*End of Scope*/
/*3799*/        /*Scope*/ 17|128,4/*529*/, /*->4330*/
/*3801*/          OPC_RecordChild0, // #0 = $Vn
/*3802*/          OPC_Scope, 98|128,2/*354*/, /*->4159*/ // 2 children in Scope
/*3805*/            OPC_RecordChild1, // #1 = $Vd
/*3806*/            OPC_MoveParent,
/*3807*/            OPC_MoveChild1,
/*3808*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3811*/            OPC_Scope, 49, /*->3862*/ // 4 children in Scope
/*3813*/              OPC_RecordChild0, // #2 = $Vm
/*3814*/              OPC_MoveChild1,
/*3815*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3818*/              OPC_MoveChild0,
/*3819*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3822*/              OPC_MoveChild0,
/*3823*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3826*/              OPC_MoveChild0,
/*3827*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3830*/              OPC_MoveParent,
/*3831*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3833*/              OPC_CheckType, MVT::v16i8,
/*3835*/              OPC_MoveParent,
/*3836*/              OPC_MoveParent,
/*3837*/              OPC_CheckChild1Same, 1,
/*3839*/              OPC_MoveParent,
/*3840*/              OPC_MoveParent,
/*3841*/              OPC_CheckType, MVT::v4i32,
/*3843*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3845*/              OPC_EmitInteger, MVT::i32, 14, 
/*3848*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3851*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3862*/            /*Scope*/ 98, /*->3961*/
/*3863*/              OPC_MoveChild0,
/*3864*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3867*/              OPC_Scope, 45, /*->3914*/ // 2 children in Scope
/*3869*/                OPC_CheckChild0Same, 1,
/*3871*/                OPC_MoveChild1,
/*3872*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3875*/                OPC_MoveChild0,
/*3876*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3879*/                OPC_MoveChild0,
/*3880*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3883*/                OPC_MoveParent,
/*3884*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3886*/                OPC_CheckType, MVT::v16i8,
/*3888*/                OPC_MoveParent,
/*3889*/                OPC_MoveParent,
/*3890*/                OPC_MoveParent,
/*3891*/                OPC_RecordChild1, // #2 = $Vm
/*3892*/                OPC_MoveParent,
/*3893*/                OPC_CheckType, MVT::v4i32,
/*3895*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3897*/                OPC_EmitInteger, MVT::i32, 14, 
/*3900*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3903*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3914*/              /*Scope*/ 45, /*->3960*/
/*3915*/                OPC_MoveChild0,
/*3916*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3919*/                OPC_MoveChild0,
/*3920*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3923*/                OPC_MoveChild0,
/*3924*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3927*/                OPC_MoveParent,
/*3928*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3930*/                OPC_CheckType, MVT::v16i8,
/*3932*/                OPC_MoveParent,
/*3933*/                OPC_MoveParent,
/*3934*/                OPC_CheckChild1Same, 1,
/*3936*/                OPC_MoveParent,
/*3937*/                OPC_RecordChild1, // #2 = $Vm
/*3938*/                OPC_MoveParent,
/*3939*/                OPC_CheckType, MVT::v4i32,
/*3941*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3943*/                OPC_EmitInteger, MVT::i32, 14, 
/*3946*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3949*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3960*/              0, /*End of Scope*/
/*3961*/            /*Scope*/ 97, /*->4059*/
/*3962*/              OPC_RecordChild0, // #2 = $Vm
/*3963*/              OPC_MoveChild1,
/*3964*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3967*/              OPC_Scope, 44, /*->4013*/ // 2 children in Scope
/*3969*/                OPC_CheckChild0Same, 0,
/*3971*/                OPC_MoveChild1,
/*3972*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3975*/                OPC_MoveChild0,
/*3976*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3979*/                OPC_MoveChild0,
/*3980*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3983*/                OPC_MoveParent,
/*3984*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3986*/                OPC_CheckType, MVT::v16i8,
/*3988*/                OPC_MoveParent,
/*3989*/                OPC_MoveParent,
/*3990*/                OPC_MoveParent,
/*3991*/                OPC_MoveParent,
/*3992*/                OPC_CheckType, MVT::v4i32,
/*3994*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3996*/                OPC_EmitInteger, MVT::i32, 14, 
/*3999*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4002*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4013*/              /*Scope*/ 44, /*->4058*/
/*4014*/                OPC_MoveChild0,
/*4015*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4018*/                OPC_MoveChild0,
/*4019*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4022*/                OPC_MoveChild0,
/*4023*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4026*/                OPC_MoveParent,
/*4027*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4029*/                OPC_CheckType, MVT::v16i8,
/*4031*/                OPC_MoveParent,
/*4032*/                OPC_MoveParent,
/*4033*/                OPC_CheckChild1Same, 0,
/*4035*/                OPC_MoveParent,
/*4036*/                OPC_MoveParent,
/*4037*/                OPC_CheckType, MVT::v4i32,
/*4039*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4041*/                OPC_EmitInteger, MVT::i32, 14, 
/*4044*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4047*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4058*/              0, /*End of Scope*/
/*4059*/            /*Scope*/ 98, /*->4158*/
/*4060*/              OPC_MoveChild0,
/*4061*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4064*/              OPC_Scope, 45, /*->4111*/ // 2 children in Scope
/*4066*/                OPC_CheckChild0Same, 0,
/*4068*/                OPC_MoveChild1,
/*4069*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4072*/                OPC_MoveChild0,
/*4073*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4076*/                OPC_MoveChild0,
/*4077*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4080*/                OPC_MoveParent,
/*4081*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4083*/                OPC_CheckType, MVT::v16i8,
/*4085*/                OPC_MoveParent,
/*4086*/                OPC_MoveParent,
/*4087*/                OPC_MoveParent,
/*4088*/                OPC_RecordChild1, // #2 = $Vm
/*4089*/                OPC_MoveParent,
/*4090*/                OPC_CheckType, MVT::v4i32,
/*4092*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4094*/                OPC_EmitInteger, MVT::i32, 14, 
/*4097*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4100*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4111*/              /*Scope*/ 45, /*->4157*/
/*4112*/                OPC_MoveChild0,
/*4113*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4116*/                OPC_MoveChild0,
/*4117*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4120*/                OPC_MoveChild0,
/*4121*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4124*/                OPC_MoveParent,
/*4125*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4127*/                OPC_CheckType, MVT::v16i8,
/*4129*/                OPC_MoveParent,
/*4130*/                OPC_MoveParent,
/*4131*/                OPC_CheckChild1Same, 0,
/*4133*/                OPC_MoveParent,
/*4134*/                OPC_RecordChild1, // #2 = $Vm
/*4135*/                OPC_MoveParent,
/*4136*/                OPC_CheckType, MVT::v4i32,
/*4138*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4140*/                OPC_EmitInteger, MVT::i32, 14, 
/*4143*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4146*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4157*/              0, /*End of Scope*/
/*4158*/            0, /*End of Scope*/
/*4159*/          /*Scope*/ 40|128,1/*168*/, /*->4329*/
/*4161*/            OPC_MoveChild1,
/*4162*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4165*/            OPC_Scope, 80, /*->4247*/ // 2 children in Scope
/*4167*/              OPC_RecordChild0, // #1 = $Vd
/*4168*/              OPC_MoveChild1,
/*4169*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4172*/              OPC_MoveChild0,
/*4173*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4176*/              OPC_MoveChild0,
/*4177*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4180*/              OPC_MoveParent,
/*4181*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4183*/              OPC_CheckType, MVT::v16i8,
/*4185*/              OPC_MoveParent,
/*4186*/              OPC_MoveParent,
/*4187*/              OPC_MoveParent,
/*4188*/              OPC_MoveParent,
/*4189*/              OPC_MoveChild1,
/*4190*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4193*/              OPC_Scope, 25, /*->4220*/ // 2 children in Scope
/*4195*/                OPC_RecordChild0, // #2 = $Vn
/*4196*/                OPC_CheckChild1Same, 1,
/*4198*/                OPC_MoveParent,
/*4199*/                OPC_CheckType, MVT::v4i32,
/*4201*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4203*/                OPC_EmitInteger, MVT::i32, 14, 
/*4206*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4209*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4220*/              /*Scope*/ 25, /*->4246*/
/*4221*/                OPC_CheckChild0Same, 1,
/*4223*/                OPC_RecordChild1, // #2 = $Vn
/*4224*/                OPC_MoveParent,
/*4225*/                OPC_CheckType, MVT::v4i32,
/*4227*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4229*/                OPC_EmitInteger, MVT::i32, 14, 
/*4232*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4235*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4246*/              0, /*End of Scope*/
/*4247*/            /*Scope*/ 80, /*->4328*/
/*4248*/              OPC_MoveChild0,
/*4249*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4252*/              OPC_MoveChild0,
/*4253*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4256*/              OPC_MoveChild0,
/*4257*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4260*/              OPC_MoveParent,
/*4261*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4263*/              OPC_CheckType, MVT::v16i8,
/*4265*/              OPC_MoveParent,
/*4266*/              OPC_MoveParent,
/*4267*/              OPC_RecordChild1, // #1 = $Vd
/*4268*/              OPC_MoveParent,
/*4269*/              OPC_MoveParent,
/*4270*/              OPC_MoveChild1,
/*4271*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4274*/              OPC_Scope, 25, /*->4301*/ // 2 children in Scope
/*4276*/                OPC_RecordChild0, // #2 = $Vn
/*4277*/                OPC_CheckChild1Same, 1,
/*4279*/                OPC_MoveParent,
/*4280*/                OPC_CheckType, MVT::v4i32,
/*4282*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4284*/                OPC_EmitInteger, MVT::i32, 14, 
/*4287*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4290*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4301*/              /*Scope*/ 25, /*->4327*/
/*4302*/                OPC_CheckChild0Same, 1,
/*4304*/                OPC_RecordChild1, // #2 = $Vn
/*4305*/                OPC_MoveParent,
/*4306*/                OPC_CheckType, MVT::v4i32,
/*4308*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4310*/                OPC_EmitInteger, MVT::i32, 14, 
/*4313*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4316*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4327*/              0, /*End of Scope*/
/*4328*/            0, /*End of Scope*/
/*4329*/          0, /*End of Scope*/
/*4330*/        /*Scope*/ 42|128,1/*170*/, /*->4502*/
/*4332*/          OPC_MoveChild0,
/*4333*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4336*/          OPC_Scope, 81, /*->4419*/ // 2 children in Scope
/*4338*/            OPC_RecordChild0, // #0 = $Vd
/*4339*/            OPC_MoveChild1,
/*4340*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4343*/            OPC_MoveChild0,
/*4344*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4347*/            OPC_MoveChild0,
/*4348*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4351*/            OPC_MoveParent,
/*4352*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4354*/            OPC_CheckType, MVT::v16i8,
/*4356*/            OPC_MoveParent,
/*4357*/            OPC_MoveParent,
/*4358*/            OPC_MoveParent,
/*4359*/            OPC_RecordChild1, // #1 = $Vm
/*4360*/            OPC_MoveParent,
/*4361*/            OPC_MoveChild1,
/*4362*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4365*/            OPC_Scope, 25, /*->4392*/ // 2 children in Scope
/*4367*/              OPC_RecordChild0, // #2 = $Vn
/*4368*/              OPC_CheckChild1Same, 0,
/*4370*/              OPC_MoveParent,
/*4371*/              OPC_CheckType, MVT::v4i32,
/*4373*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4375*/              OPC_EmitInteger, MVT::i32, 14, 
/*4378*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4381*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4392*/            /*Scope*/ 25, /*->4418*/
/*4393*/              OPC_CheckChild0Same, 0,
/*4395*/              OPC_RecordChild1, // #2 = $Vn
/*4396*/              OPC_MoveParent,
/*4397*/              OPC_CheckType, MVT::v4i32,
/*4399*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4401*/              OPC_EmitInteger, MVT::i32, 14, 
/*4404*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4418*/            0, /*End of Scope*/
/*4419*/          /*Scope*/ 81, /*->4501*/
/*4420*/            OPC_MoveChild0,
/*4421*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4424*/            OPC_MoveChild0,
/*4425*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4428*/            OPC_MoveChild0,
/*4429*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4432*/            OPC_MoveParent,
/*4433*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4435*/            OPC_CheckType, MVT::v16i8,
/*4437*/            OPC_MoveParent,
/*4438*/            OPC_MoveParent,
/*4439*/            OPC_RecordChild1, // #0 = $Vd
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_RecordChild1, // #1 = $Vm
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild1,
/*4444*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4447*/            OPC_Scope, 25, /*->4474*/ // 2 children in Scope
/*4449*/              OPC_RecordChild0, // #2 = $Vn
/*4450*/              OPC_CheckChild1Same, 0,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_CheckType, MVT::v4i32,
/*4455*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4457*/              OPC_EmitInteger, MVT::i32, 14, 
/*4460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4463*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4474*/            /*Scope*/ 25, /*->4500*/
/*4475*/              OPC_CheckChild0Same, 0,
/*4477*/              OPC_RecordChild1, // #2 = $Vn
/*4478*/              OPC_MoveParent,
/*4479*/              OPC_CheckType, MVT::v4i32,
/*4481*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4483*/              OPC_EmitInteger, MVT::i32, 14, 
/*4486*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4489*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4500*/            0, /*End of Scope*/
/*4501*/          0, /*End of Scope*/
/*4502*/        /*Scope*/ 17|128,4/*529*/, /*->5033*/
/*4504*/          OPC_RecordChild0, // #0 = $Vn
/*4505*/          OPC_Scope, 98|128,2/*354*/, /*->4862*/ // 2 children in Scope
/*4508*/            OPC_RecordChild1, // #1 = $Vd
/*4509*/            OPC_MoveParent,
/*4510*/            OPC_MoveChild1,
/*4511*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4514*/            OPC_Scope, 49, /*->4565*/ // 4 children in Scope
/*4516*/              OPC_RecordChild0, // #2 = $Vm
/*4517*/              OPC_MoveChild1,
/*4518*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4521*/              OPC_MoveChild0,
/*4522*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4525*/              OPC_MoveChild0,
/*4526*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4529*/              OPC_MoveChild0,
/*4530*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4533*/              OPC_MoveParent,
/*4534*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4536*/              OPC_CheckType, MVT::v16i8,
/*4538*/              OPC_MoveParent,
/*4539*/              OPC_MoveParent,
/*4540*/              OPC_CheckChild1Same, 1,
/*4542*/              OPC_MoveParent,
/*4543*/              OPC_MoveParent,
/*4544*/              OPC_CheckType, MVT::v2i64,
/*4546*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4548*/              OPC_EmitInteger, MVT::i32, 14, 
/*4551*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4554*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4565*/            /*Scope*/ 98, /*->4664*/
/*4566*/              OPC_MoveChild0,
/*4567*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4570*/              OPC_Scope, 45, /*->4617*/ // 2 children in Scope
/*4572*/                OPC_CheckChild0Same, 1,
/*4574*/                OPC_MoveChild1,
/*4575*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4578*/                OPC_MoveChild0,
/*4579*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4582*/                OPC_MoveChild0,
/*4583*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4586*/                OPC_MoveParent,
/*4587*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4589*/                OPC_CheckType, MVT::v16i8,
/*4591*/                OPC_MoveParent,
/*4592*/                OPC_MoveParent,
/*4593*/                OPC_MoveParent,
/*4594*/                OPC_RecordChild1, // #2 = $Vm
/*4595*/                OPC_MoveParent,
/*4596*/                OPC_CheckType, MVT::v2i64,
/*4598*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4600*/                OPC_EmitInteger, MVT::i32, 14, 
/*4603*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4606*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4617*/              /*Scope*/ 45, /*->4663*/
/*4618*/                OPC_MoveChild0,
/*4619*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4622*/                OPC_MoveChild0,
/*4623*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4626*/                OPC_MoveChild0,
/*4627*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4630*/                OPC_MoveParent,
/*4631*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4633*/                OPC_CheckType, MVT::v16i8,
/*4635*/                OPC_MoveParent,
/*4636*/                OPC_MoveParent,
/*4637*/                OPC_CheckChild1Same, 1,
/*4639*/                OPC_MoveParent,
/*4640*/                OPC_RecordChild1, // #2 = $Vm
/*4641*/                OPC_MoveParent,
/*4642*/                OPC_CheckType, MVT::v2i64,
/*4644*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4646*/                OPC_EmitInteger, MVT::i32, 14, 
/*4649*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4652*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4663*/              0, /*End of Scope*/
/*4664*/            /*Scope*/ 97, /*->4762*/
/*4665*/              OPC_RecordChild0, // #2 = $Vm
/*4666*/              OPC_MoveChild1,
/*4667*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4670*/              OPC_Scope, 44, /*->4716*/ // 2 children in Scope
/*4672*/                OPC_CheckChild0Same, 0,
/*4674*/                OPC_MoveChild1,
/*4675*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4678*/                OPC_MoveChild0,
/*4679*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4682*/                OPC_MoveChild0,
/*4683*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4686*/                OPC_MoveParent,
/*4687*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4689*/                OPC_CheckType, MVT::v16i8,
/*4691*/                OPC_MoveParent,
/*4692*/                OPC_MoveParent,
/*4693*/                OPC_MoveParent,
/*4694*/                OPC_MoveParent,
/*4695*/                OPC_CheckType, MVT::v2i64,
/*4697*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4699*/                OPC_EmitInteger, MVT::i32, 14, 
/*4702*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4705*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4716*/              /*Scope*/ 44, /*->4761*/
/*4717*/                OPC_MoveChild0,
/*4718*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4721*/                OPC_MoveChild0,
/*4722*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4725*/                OPC_MoveChild0,
/*4726*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4729*/                OPC_MoveParent,
/*4730*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4732*/                OPC_CheckType, MVT::v16i8,
/*4734*/                OPC_MoveParent,
/*4735*/                OPC_MoveParent,
/*4736*/                OPC_CheckChild1Same, 0,
/*4738*/                OPC_MoveParent,
/*4739*/                OPC_MoveParent,
/*4740*/                OPC_CheckType, MVT::v2i64,
/*4742*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4744*/                OPC_EmitInteger, MVT::i32, 14, 
/*4747*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4750*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4761*/              0, /*End of Scope*/
/*4762*/            /*Scope*/ 98, /*->4861*/
/*4763*/              OPC_MoveChild0,
/*4764*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4767*/              OPC_Scope, 45, /*->4814*/ // 2 children in Scope
/*4769*/                OPC_CheckChild0Same, 0,
/*4771*/                OPC_MoveChild1,
/*4772*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4775*/                OPC_MoveChild0,
/*4776*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4779*/                OPC_MoveChild0,
/*4780*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4783*/                OPC_MoveParent,
/*4784*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4786*/                OPC_CheckType, MVT::v16i8,
/*4788*/                OPC_MoveParent,
/*4789*/                OPC_MoveParent,
/*4790*/                OPC_MoveParent,
/*4791*/                OPC_RecordChild1, // #2 = $Vm
/*4792*/                OPC_MoveParent,
/*4793*/                OPC_CheckType, MVT::v2i64,
/*4795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4797*/                OPC_EmitInteger, MVT::i32, 14, 
/*4800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4814*/              /*Scope*/ 45, /*->4860*/
/*4815*/                OPC_MoveChild0,
/*4816*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4819*/                OPC_MoveChild0,
/*4820*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4823*/                OPC_MoveChild0,
/*4824*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4827*/                OPC_MoveParent,
/*4828*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4830*/                OPC_CheckType, MVT::v16i8,
/*4832*/                OPC_MoveParent,
/*4833*/                OPC_MoveParent,
/*4834*/                OPC_CheckChild1Same, 0,
/*4836*/                OPC_MoveParent,
/*4837*/                OPC_RecordChild1, // #2 = $Vm
/*4838*/                OPC_MoveParent,
/*4839*/                OPC_CheckType, MVT::v2i64,
/*4841*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4843*/                OPC_EmitInteger, MVT::i32, 14, 
/*4846*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4849*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4860*/              0, /*End of Scope*/
/*4861*/            0, /*End of Scope*/
/*4862*/          /*Scope*/ 40|128,1/*168*/, /*->5032*/
/*4864*/            OPC_MoveChild1,
/*4865*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4868*/            OPC_Scope, 80, /*->4950*/ // 2 children in Scope
/*4870*/              OPC_RecordChild0, // #1 = $Vd
/*4871*/              OPC_MoveChild1,
/*4872*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4875*/              OPC_MoveChild0,
/*4876*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4879*/              OPC_MoveChild0,
/*4880*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4883*/              OPC_MoveParent,
/*4884*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4886*/              OPC_CheckType, MVT::v16i8,
/*4888*/              OPC_MoveParent,
/*4889*/              OPC_MoveParent,
/*4890*/              OPC_MoveParent,
/*4891*/              OPC_MoveParent,
/*4892*/              OPC_MoveChild1,
/*4893*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4896*/              OPC_Scope, 25, /*->4923*/ // 2 children in Scope
/*4898*/                OPC_RecordChild0, // #2 = $Vn
/*4899*/                OPC_CheckChild1Same, 1,
/*4901*/                OPC_MoveParent,
/*4902*/                OPC_CheckType, MVT::v2i64,
/*4904*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4906*/                OPC_EmitInteger, MVT::i32, 14, 
/*4909*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4912*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4923*/              /*Scope*/ 25, /*->4949*/
/*4924*/                OPC_CheckChild0Same, 1,
/*4926*/                OPC_RecordChild1, // #2 = $Vn
/*4927*/                OPC_MoveParent,
/*4928*/                OPC_CheckType, MVT::v2i64,
/*4930*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4932*/                OPC_EmitInteger, MVT::i32, 14, 
/*4935*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4938*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4949*/              0, /*End of Scope*/
/*4950*/            /*Scope*/ 80, /*->5031*/
/*4951*/              OPC_MoveChild0,
/*4952*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4955*/              OPC_MoveChild0,
/*4956*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4959*/              OPC_MoveChild0,
/*4960*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4963*/              OPC_MoveParent,
/*4964*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4966*/              OPC_CheckType, MVT::v16i8,
/*4968*/              OPC_MoveParent,
/*4969*/              OPC_MoveParent,
/*4970*/              OPC_RecordChild1, // #1 = $Vd
/*4971*/              OPC_MoveParent,
/*4972*/              OPC_MoveParent,
/*4973*/              OPC_MoveChild1,
/*4974*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4977*/              OPC_Scope, 25, /*->5004*/ // 2 children in Scope
/*4979*/                OPC_RecordChild0, // #2 = $Vn
/*4980*/                OPC_CheckChild1Same, 1,
/*4982*/                OPC_MoveParent,
/*4983*/                OPC_CheckType, MVT::v2i64,
/*4985*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4987*/                OPC_EmitInteger, MVT::i32, 14, 
/*4990*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4993*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5004*/              /*Scope*/ 25, /*->5030*/
/*5005*/                OPC_CheckChild0Same, 1,
/*5007*/                OPC_RecordChild1, // #2 = $Vn
/*5008*/                OPC_MoveParent,
/*5009*/                OPC_CheckType, MVT::v2i64,
/*5011*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5013*/                OPC_EmitInteger, MVT::i32, 14, 
/*5016*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5019*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5030*/              0, /*End of Scope*/
/*5031*/            0, /*End of Scope*/
/*5032*/          0, /*End of Scope*/
/*5033*/        /*Scope*/ 42|128,1/*170*/, /*->5205*/
/*5035*/          OPC_MoveChild0,
/*5036*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5039*/          OPC_Scope, 81, /*->5122*/ // 2 children in Scope
/*5041*/            OPC_RecordChild0, // #0 = $Vd
/*5042*/            OPC_MoveChild1,
/*5043*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5046*/            OPC_MoveChild0,
/*5047*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5050*/            OPC_MoveChild0,
/*5051*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5054*/            OPC_MoveParent,
/*5055*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5057*/            OPC_CheckType, MVT::v16i8,
/*5059*/            OPC_MoveParent,
/*5060*/            OPC_MoveParent,
/*5061*/            OPC_MoveParent,
/*5062*/            OPC_RecordChild1, // #1 = $Vm
/*5063*/            OPC_MoveParent,
/*5064*/            OPC_MoveChild1,
/*5065*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5068*/            OPC_Scope, 25, /*->5095*/ // 2 children in Scope
/*5070*/              OPC_RecordChild0, // #2 = $Vn
/*5071*/              OPC_CheckChild1Same, 0,
/*5073*/              OPC_MoveParent,
/*5074*/              OPC_CheckType, MVT::v2i64,
/*5076*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5078*/              OPC_EmitInteger, MVT::i32, 14, 
/*5081*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5084*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5095*/            /*Scope*/ 25, /*->5121*/
/*5096*/              OPC_CheckChild0Same, 0,
/*5098*/              OPC_RecordChild1, // #2 = $Vn
/*5099*/              OPC_MoveParent,
/*5100*/              OPC_CheckType, MVT::v2i64,
/*5102*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5104*/              OPC_EmitInteger, MVT::i32, 14, 
/*5107*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5110*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5121*/            0, /*End of Scope*/
/*5122*/          /*Scope*/ 81, /*->5204*/
/*5123*/            OPC_MoveChild0,
/*5124*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5127*/            OPC_MoveChild0,
/*5128*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5131*/            OPC_MoveChild0,
/*5132*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5135*/            OPC_MoveParent,
/*5136*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5138*/            OPC_CheckType, MVT::v16i8,
/*5140*/            OPC_MoveParent,
/*5141*/            OPC_MoveParent,
/*5142*/            OPC_RecordChild1, // #0 = $Vd
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_RecordChild1, // #1 = $Vm
/*5145*/            OPC_MoveParent,
/*5146*/            OPC_MoveChild1,
/*5147*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5150*/            OPC_Scope, 25, /*->5177*/ // 2 children in Scope
/*5152*/              OPC_RecordChild0, // #2 = $Vn
/*5153*/              OPC_CheckChild1Same, 0,
/*5155*/              OPC_MoveParent,
/*5156*/              OPC_CheckType, MVT::v2i64,
/*5158*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5160*/              OPC_EmitInteger, MVT::i32, 14, 
/*5163*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5166*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5177*/            /*Scope*/ 25, /*->5203*/
/*5178*/              OPC_CheckChild0Same, 0,
/*5180*/              OPC_RecordChild1, // #2 = $Vn
/*5181*/              OPC_MoveParent,
/*5182*/              OPC_CheckType, MVT::v2i64,
/*5184*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5186*/              OPC_EmitInteger, MVT::i32, 14, 
/*5189*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5192*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5203*/            0, /*End of Scope*/
/*5204*/          0, /*End of Scope*/
/*5205*/        0, /*End of Scope*/
/*5206*/      /*Scope*/ 118, /*->5325*/
/*5207*/        OPC_RecordChild0, // #0 = $Vn
/*5208*/        OPC_MoveChild1,
/*5209*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5212*/        OPC_Scope, 68, /*->5282*/ // 2 children in Scope
/*5214*/          OPC_RecordChild0, // #1 = $Vm
/*5215*/          OPC_MoveChild1,
/*5216*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5219*/          OPC_MoveChild0,
/*5220*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5223*/          OPC_MoveChild0,
/*5224*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5227*/          OPC_MoveParent,
/*5228*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5230*/          OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->5256
/*5233*/            OPC_MoveParent,
/*5234*/            OPC_MoveParent,
/*5235*/            OPC_MoveParent,
/*5236*/            OPC_CheckType, MVT::v2i32,
/*5238*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5240*/            OPC_EmitInteger, MVT::i32, 14, 
/*5243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5246*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5256*/          /*SwitchType*/ 23, MVT::v16i8,// ->5281
/*5258*/            OPC_MoveParent,
/*5259*/            OPC_MoveParent,
/*5260*/            OPC_MoveParent,
/*5261*/            OPC_CheckType, MVT::v4i32,
/*5263*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5265*/            OPC_EmitInteger, MVT::i32, 14, 
/*5268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5271*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5281*/          0, // EndSwitchType
/*5282*/        /*Scope*/ 41, /*->5324*/
/*5283*/          OPC_MoveChild0,
/*5284*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5287*/          OPC_MoveChild0,
/*5288*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5291*/          OPC_MoveChild0,
/*5292*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5295*/          OPC_MoveParent,
/*5296*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5298*/          OPC_CheckType, MVT::v8i8,
/*5300*/          OPC_MoveParent,
/*5301*/          OPC_MoveParent,
/*5302*/          OPC_RecordChild1, // #1 = $Vm
/*5303*/          OPC_MoveParent,
/*5304*/          OPC_CheckType, MVT::v2i32,
/*5306*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5308*/          OPC_EmitInteger, MVT::i32, 14, 
/*5311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5314*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5324*/        0, /*End of Scope*/
/*5325*/      /*Scope*/ 92, /*->5418*/
/*5326*/        OPC_MoveChild0,
/*5327*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5330*/        OPC_Scope, 42, /*->5374*/ // 2 children in Scope
/*5332*/          OPC_RecordChild0, // #0 = $Vm
/*5333*/          OPC_MoveChild1,
/*5334*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5337*/          OPC_MoveChild0,
/*5338*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5341*/          OPC_MoveChild0,
/*5342*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5345*/          OPC_MoveParent,
/*5346*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5348*/          OPC_CheckType, MVT::v8i8,
/*5350*/          OPC_MoveParent,
/*5351*/          OPC_MoveParent,
/*5352*/          OPC_MoveParent,
/*5353*/          OPC_RecordChild1, // #1 = $Vn
/*5354*/          OPC_CheckType, MVT::v2i32,
/*5356*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5358*/          OPC_EmitInteger, MVT::i32, 14, 
/*5361*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5364*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5374*/        /*Scope*/ 42, /*->5417*/
/*5375*/          OPC_MoveChild0,
/*5376*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5379*/          OPC_MoveChild0,
/*5380*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5383*/          OPC_MoveChild0,
/*5384*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5387*/          OPC_MoveParent,
/*5388*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5390*/          OPC_CheckType, MVT::v8i8,
/*5392*/          OPC_MoveParent,
/*5393*/          OPC_MoveParent,
/*5394*/          OPC_RecordChild1, // #0 = $Vm
/*5395*/          OPC_MoveParent,
/*5396*/          OPC_RecordChild1, // #1 = $Vn
/*5397*/          OPC_CheckType, MVT::v2i32,
/*5399*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5401*/          OPC_EmitInteger, MVT::i32, 14, 
/*5404*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5407*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5417*/        0, /*End of Scope*/
/*5418*/      /*Scope*/ 46, /*->5465*/
/*5419*/        OPC_RecordChild0, // #0 = $Vn
/*5420*/        OPC_MoveChild1,
/*5421*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5424*/        OPC_MoveChild0,
/*5425*/        OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5428*/        OPC_MoveChild0,
/*5429*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5432*/        OPC_MoveChild0,
/*5433*/        OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5436*/        OPC_MoveParent,
/*5437*/        OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5439*/        OPC_CheckType, MVT::v16i8,
/*5441*/        OPC_MoveParent,
/*5442*/        OPC_MoveParent,
/*5443*/        OPC_RecordChild1, // #1 = $Vm
/*5444*/        OPC_MoveParent,
/*5445*/        OPC_CheckType, MVT::v4i32,
/*5447*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5449*/        OPC_EmitInteger, MVT::i32, 14, 
/*5452*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5455*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5465*/      /*Scope*/ 92, /*->5558*/
/*5466*/        OPC_MoveChild0,
/*5467*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5470*/        OPC_Scope, 42, /*->5514*/ // 2 children in Scope
/*5472*/          OPC_RecordChild0, // #0 = $Vm
/*5473*/          OPC_MoveChild1,
/*5474*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5477*/          OPC_MoveChild0,
/*5478*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5481*/          OPC_MoveChild0,
/*5482*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5485*/          OPC_MoveParent,
/*5486*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5488*/          OPC_CheckType, MVT::v16i8,
/*5490*/          OPC_MoveParent,
/*5491*/          OPC_MoveParent,
/*5492*/          OPC_MoveParent,
/*5493*/          OPC_RecordChild1, // #1 = $Vn
/*5494*/          OPC_CheckType, MVT::v4i32,
/*5496*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5498*/          OPC_EmitInteger, MVT::i32, 14, 
/*5501*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5504*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5514*/        /*Scope*/ 42, /*->5557*/
/*5515*/          OPC_MoveChild0,
/*5516*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5519*/          OPC_MoveChild0,
/*5520*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5523*/          OPC_MoveChild0,
/*5524*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5527*/          OPC_MoveParent,
/*5528*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5530*/          OPC_CheckType, MVT::v16i8,
/*5532*/          OPC_MoveParent,
/*5533*/          OPC_MoveParent,
/*5534*/          OPC_RecordChild1, // #0 = $Vm
/*5535*/          OPC_MoveParent,
/*5536*/          OPC_RecordChild1, // #1 = $Vn
/*5537*/          OPC_CheckType, MVT::v4i32,
/*5539*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5541*/          OPC_EmitInteger, MVT::i32, 14, 
/*5544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5547*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5557*/        0, /*End of Scope*/
/*5558*/      /*Scope*/ 44, /*->5603*/
/*5559*/        OPC_RecordChild0, // #0 = $Vn
/*5560*/        OPC_RecordChild1, // #1 = $Vm
/*5561*/        OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->5582
/*5564*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5566*/          OPC_EmitInteger, MVT::i32, 14, 
/*5569*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5572*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5582*/        /*SwitchType*/ 18, MVT::v4i32,// ->5602
/*5584*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5586*/          OPC_EmitInteger, MVT::i32, 14, 
/*5589*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5592*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5602*/        0, // EndSwitchType
/*5603*/      0, /*End of Scope*/
/*5604*/    /*SwitchOpcode*/ 115|128,76/*9843*/, TARGET_VAL(ISD::ADD),// ->15451
/*5608*/      OPC_Scope, 0|128,3/*384*/, /*->5995*/ // 49 children in Scope
/*5611*/        OPC_RecordChild0, // #0 = $Rn
/*5612*/        OPC_MoveChild1,
/*5613*/        OPC_Scope, 46, /*->5661*/ // 8 children in Scope
/*5615*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5618*/          OPC_MoveChild0,
/*5619*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5622*/          OPC_RecordChild0, // #1 = $Rm
/*5623*/          OPC_RecordChild1, // #2 = $rot
/*5624*/          OPC_MoveChild1,
/*5625*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5628*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5630*/          OPC_CheckType, MVT::i32,
/*5632*/          OPC_MoveParent,
/*5633*/          OPC_MoveParent,
/*5634*/          OPC_MoveParent,
/*5635*/          OPC_CheckType, MVT::i32,
/*5637*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5639*/          OPC_EmitConvertToTarget, 2,
/*5641*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5644*/          OPC_EmitInteger, MVT::i32, 14, 
/*5647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5661*/        /*Scope*/ 47, /*->5709*/
/*5662*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5666*/          OPC_MoveChild0,
/*5667*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5670*/          OPC_RecordChild0, // #1 = $Rm
/*5671*/          OPC_RecordChild1, // #2 = $rot
/*5672*/          OPC_MoveChild1,
/*5673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5676*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5678*/          OPC_CheckType, MVT::i32,
/*5680*/          OPC_MoveParent,
/*5681*/          OPC_MoveParent,
/*5682*/          OPC_MoveParent,
/*5683*/          OPC_CheckType, MVT::i32,
/*5685*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5687*/          OPC_EmitConvertToTarget, 2,
/*5689*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5692*/          OPC_EmitInteger, MVT::i32, 14, 
/*5695*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5698*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5709*/        /*Scope*/ 46, /*->5756*/
/*5710*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5713*/          OPC_MoveChild0,
/*5714*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5717*/          OPC_RecordChild0, // #1 = $Rm
/*5718*/          OPC_RecordChild1, // #2 = $rot
/*5719*/          OPC_MoveChild1,
/*5720*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5723*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5725*/          OPC_CheckType, MVT::i32,
/*5727*/          OPC_MoveParent,
/*5728*/          OPC_MoveParent,
/*5729*/          OPC_MoveParent,
/*5730*/          OPC_CheckType, MVT::i32,
/*5732*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5734*/          OPC_EmitConvertToTarget, 2,
/*5736*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5739*/          OPC_EmitInteger, MVT::i32, 14, 
/*5742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5745*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5756*/        /*Scope*/ 47, /*->5804*/
/*5757*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5761*/          OPC_MoveChild0,
/*5762*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5765*/          OPC_RecordChild0, // #1 = $Rm
/*5766*/          OPC_RecordChild1, // #2 = $rot
/*5767*/          OPC_MoveChild1,
/*5768*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5771*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5773*/          OPC_CheckType, MVT::i32,
/*5775*/          OPC_MoveParent,
/*5776*/          OPC_MoveParent,
/*5777*/          OPC_MoveParent,
/*5778*/          OPC_CheckType, MVT::i32,
/*5780*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5782*/          OPC_EmitConvertToTarget, 2,
/*5784*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5787*/          OPC_EmitInteger, MVT::i32, 14, 
/*5790*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5793*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5804*/        /*Scope*/ 46, /*->5851*/
/*5805*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5808*/          OPC_MoveChild0,
/*5809*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5812*/          OPC_RecordChild0, // #1 = $Rm
/*5813*/          OPC_RecordChild1, // #2 = $rot
/*5814*/          OPC_MoveChild1,
/*5815*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5818*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5820*/          OPC_CheckType, MVT::i32,
/*5822*/          OPC_MoveParent,
/*5823*/          OPC_MoveParent,
/*5824*/          OPC_MoveParent,
/*5825*/          OPC_CheckType, MVT::i32,
/*5827*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5829*/          OPC_EmitConvertToTarget, 2,
/*5831*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5834*/          OPC_EmitInteger, MVT::i32, 14, 
/*5837*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5840*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5851*/        /*Scope*/ 47, /*->5899*/
/*5852*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5856*/          OPC_MoveChild0,
/*5857*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5860*/          OPC_RecordChild0, // #1 = $Rm
/*5861*/          OPC_RecordChild1, // #2 = $rot
/*5862*/          OPC_MoveChild1,
/*5863*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5866*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5868*/          OPC_CheckType, MVT::i32,
/*5870*/          OPC_MoveParent,
/*5871*/          OPC_MoveParent,
/*5872*/          OPC_MoveParent,
/*5873*/          OPC_CheckType, MVT::i32,
/*5875*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5877*/          OPC_EmitConvertToTarget, 2,
/*5879*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5882*/          OPC_EmitInteger, MVT::i32, 14, 
/*5885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5888*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5899*/        /*Scope*/ 46, /*->5946*/
/*5900*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5903*/          OPC_MoveChild0,
/*5904*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5907*/          OPC_RecordChild0, // #1 = $Rm
/*5908*/          OPC_RecordChild1, // #2 = $rot
/*5909*/          OPC_MoveChild1,
/*5910*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5913*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5915*/          OPC_CheckType, MVT::i32,
/*5917*/          OPC_MoveParent,
/*5918*/          OPC_MoveParent,
/*5919*/          OPC_MoveParent,
/*5920*/          OPC_CheckType, MVT::i32,
/*5922*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5924*/          OPC_EmitConvertToTarget, 2,
/*5926*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5929*/          OPC_EmitInteger, MVT::i32, 14, 
/*5932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5935*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5946*/        /*Scope*/ 47, /*->5994*/
/*5947*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5951*/          OPC_MoveChild0,
/*5952*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5955*/          OPC_RecordChild0, // #1 = $Rm
/*5956*/          OPC_RecordChild1, // #2 = $rot
/*5957*/          OPC_MoveChild1,
/*5958*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5961*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5963*/          OPC_CheckType, MVT::i32,
/*5965*/          OPC_MoveParent,
/*5966*/          OPC_MoveParent,
/*5967*/          OPC_MoveParent,
/*5968*/          OPC_CheckType, MVT::i32,
/*5970*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5972*/          OPC_EmitConvertToTarget, 2,
/*5974*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5977*/          OPC_EmitInteger, MVT::i32, 14, 
/*5980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5994*/        0, /*End of Scope*/
/*5995*/      /*Scope*/ 7|128,3/*391*/, /*->6388*/
/*5997*/        OPC_MoveChild0,
/*5998*/        OPC_Scope, 47, /*->6047*/ // 8 children in Scope
/*6000*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6003*/          OPC_MoveChild0,
/*6004*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6007*/          OPC_RecordChild0, // #0 = $Rm
/*6008*/          OPC_RecordChild1, // #1 = $rot
/*6009*/          OPC_MoveChild1,
/*6010*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6013*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6015*/          OPC_CheckType, MVT::i32,
/*6017*/          OPC_MoveParent,
/*6018*/          OPC_MoveParent,
/*6019*/          OPC_MoveParent,
/*6020*/          OPC_RecordChild1, // #2 = $Rn
/*6021*/          OPC_CheckType, MVT::i32,
/*6023*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6025*/          OPC_EmitConvertToTarget, 1,
/*6027*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6030*/          OPC_EmitInteger, MVT::i32, 14, 
/*6033*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6036*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6047*/        /*Scope*/ 48, /*->6096*/
/*6048*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6052*/          OPC_MoveChild0,
/*6053*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6056*/          OPC_RecordChild0, // #0 = $Rm
/*6057*/          OPC_RecordChild1, // #1 = $rot
/*6058*/          OPC_MoveChild1,
/*6059*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6062*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6064*/          OPC_CheckType, MVT::i32,
/*6066*/          OPC_MoveParent,
/*6067*/          OPC_MoveParent,
/*6068*/          OPC_MoveParent,
/*6069*/          OPC_RecordChild1, // #2 = $Rn
/*6070*/          OPC_CheckType, MVT::i32,
/*6072*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6074*/          OPC_EmitConvertToTarget, 1,
/*6076*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6079*/          OPC_EmitInteger, MVT::i32, 14, 
/*6082*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6085*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6096*/        /*Scope*/ 47, /*->6144*/
/*6097*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6100*/          OPC_MoveChild0,
/*6101*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6104*/          OPC_RecordChild0, // #0 = $Rm
/*6105*/          OPC_RecordChild1, // #1 = $rot
/*6106*/          OPC_MoveChild1,
/*6107*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6110*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6112*/          OPC_CheckType, MVT::i32,
/*6114*/          OPC_MoveParent,
/*6115*/          OPC_MoveParent,
/*6116*/          OPC_MoveParent,
/*6117*/          OPC_RecordChild1, // #2 = $Rn
/*6118*/          OPC_CheckType, MVT::i32,
/*6120*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6122*/          OPC_EmitConvertToTarget, 1,
/*6124*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6127*/          OPC_EmitInteger, MVT::i32, 14, 
/*6130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6133*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6144*/        /*Scope*/ 48, /*->6193*/
/*6145*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6149*/          OPC_MoveChild0,
/*6150*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6153*/          OPC_RecordChild0, // #0 = $Rm
/*6154*/          OPC_RecordChild1, // #1 = $rot
/*6155*/          OPC_MoveChild1,
/*6156*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6159*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6161*/          OPC_CheckType, MVT::i32,
/*6163*/          OPC_MoveParent,
/*6164*/          OPC_MoveParent,
/*6165*/          OPC_MoveParent,
/*6166*/          OPC_RecordChild1, // #2 = $Rn
/*6167*/          OPC_CheckType, MVT::i32,
/*6169*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6171*/          OPC_EmitConvertToTarget, 1,
/*6173*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6176*/          OPC_EmitInteger, MVT::i32, 14, 
/*6179*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6182*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6193*/        /*Scope*/ 47, /*->6241*/
/*6194*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6197*/          OPC_MoveChild0,
/*6198*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6201*/          OPC_RecordChild0, // #0 = $Rm
/*6202*/          OPC_RecordChild1, // #1 = $rot
/*6203*/          OPC_MoveChild1,
/*6204*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6207*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6209*/          OPC_CheckType, MVT::i32,
/*6211*/          OPC_MoveParent,
/*6212*/          OPC_MoveParent,
/*6213*/          OPC_MoveParent,
/*6214*/          OPC_RecordChild1, // #2 = $Rn
/*6215*/          OPC_CheckType, MVT::i32,
/*6217*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6219*/          OPC_EmitConvertToTarget, 1,
/*6221*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6224*/          OPC_EmitInteger, MVT::i32, 14, 
/*6227*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6230*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6241*/        /*Scope*/ 48, /*->6290*/
/*6242*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6246*/          OPC_MoveChild0,
/*6247*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6250*/          OPC_RecordChild0, // #0 = $Rm
/*6251*/          OPC_RecordChild1, // #1 = $rot
/*6252*/          OPC_MoveChild1,
/*6253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6256*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6258*/          OPC_CheckType, MVT::i32,
/*6260*/          OPC_MoveParent,
/*6261*/          OPC_MoveParent,
/*6262*/          OPC_MoveParent,
/*6263*/          OPC_RecordChild1, // #2 = $Rn
/*6264*/          OPC_CheckType, MVT::i32,
/*6266*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6268*/          OPC_EmitConvertToTarget, 1,
/*6270*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6273*/          OPC_EmitInteger, MVT::i32, 14, 
/*6276*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6279*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6290*/        /*Scope*/ 47, /*->6338*/
/*6291*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6294*/          OPC_MoveChild0,
/*6295*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6298*/          OPC_RecordChild0, // #0 = $Rm
/*6299*/          OPC_RecordChild1, // #1 = $rot
/*6300*/          OPC_MoveChild1,
/*6301*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6304*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6306*/          OPC_CheckType, MVT::i32,
/*6308*/          OPC_MoveParent,
/*6309*/          OPC_MoveParent,
/*6310*/          OPC_MoveParent,
/*6311*/          OPC_RecordChild1, // #2 = $Rn
/*6312*/          OPC_CheckType, MVT::i32,
/*6314*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6316*/          OPC_EmitConvertToTarget, 1,
/*6318*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6321*/          OPC_EmitInteger, MVT::i32, 14, 
/*6324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6338*/        /*Scope*/ 48, /*->6387*/
/*6339*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6343*/          OPC_MoveChild0,
/*6344*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6347*/          OPC_RecordChild0, // #0 = $Rm
/*6348*/          OPC_RecordChild1, // #1 = $rot
/*6349*/          OPC_MoveChild1,
/*6350*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6353*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6355*/          OPC_CheckType, MVT::i32,
/*6357*/          OPC_MoveParent,
/*6358*/          OPC_MoveParent,
/*6359*/          OPC_MoveParent,
/*6360*/          OPC_RecordChild1, // #2 = $Rn
/*6361*/          OPC_CheckType, MVT::i32,
/*6363*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6365*/          OPC_EmitConvertToTarget, 1,
/*6367*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6370*/          OPC_EmitInteger, MVT::i32, 14, 
/*6373*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6376*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6387*/        0, /*End of Scope*/
/*6388*/      /*Scope*/ 126, /*->6515*/
/*6389*/        OPC_RecordChild0, // #0 = $Rn
/*6390*/        OPC_MoveChild1,
/*6391*/        OPC_Scope, 29, /*->6422*/ // 4 children in Scope
/*6393*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6396*/          OPC_RecordChild0, // #1 = $Rm
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_CheckType, MVT::i32,
/*6400*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6402*/          OPC_EmitInteger, MVT::i32, 0, 
/*6405*/          OPC_EmitInteger, MVT::i32, 14, 
/*6408*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6411*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6422*/        /*Scope*/ 30, /*->6453*/
/*6423*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6427*/          OPC_RecordChild0, // #1 = $Rm
/*6428*/          OPC_MoveParent,
/*6429*/          OPC_CheckType, MVT::i32,
/*6431*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6433*/          OPC_EmitInteger, MVT::i32, 0, 
/*6436*/          OPC_EmitInteger, MVT::i32, 14, 
/*6439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6442*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6453*/        /*Scope*/ 29, /*->6483*/
/*6454*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6457*/          OPC_RecordChild0, // #1 = $Rm
/*6458*/          OPC_MoveParent,
/*6459*/          OPC_CheckType, MVT::i32,
/*6461*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6463*/          OPC_EmitInteger, MVT::i32, 0, 
/*6466*/          OPC_EmitInteger, MVT::i32, 14, 
/*6469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6472*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6483*/        /*Scope*/ 30, /*->6514*/
/*6484*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6488*/          OPC_RecordChild0, // #1 = $Rm
/*6489*/          OPC_MoveParent,
/*6490*/          OPC_CheckType, MVT::i32,
/*6492*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6494*/          OPC_EmitInteger, MVT::i32, 0, 
/*6497*/          OPC_EmitInteger, MVT::i32, 14, 
/*6500*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6503*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6514*/        0, /*End of Scope*/
/*6515*/      /*Scope*/ 1|128,1/*129*/, /*->6646*/
/*6517*/        OPC_MoveChild0,
/*6518*/        OPC_Scope, 30, /*->6550*/ // 4 children in Scope
/*6520*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6523*/          OPC_RecordChild0, // #0 = $Rm
/*6524*/          OPC_MoveParent,
/*6525*/          OPC_RecordChild1, // #1 = $Rn
/*6526*/          OPC_CheckType, MVT::i32,
/*6528*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6530*/          OPC_EmitInteger, MVT::i32, 0, 
/*6533*/          OPC_EmitInteger, MVT::i32, 14, 
/*6536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6539*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6550*/        /*Scope*/ 31, /*->6582*/
/*6551*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6555*/          OPC_RecordChild0, // #0 = $Rm
/*6556*/          OPC_MoveParent,
/*6557*/          OPC_RecordChild1, // #1 = $Rn
/*6558*/          OPC_CheckType, MVT::i32,
/*6560*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6562*/          OPC_EmitInteger, MVT::i32, 0, 
/*6565*/          OPC_EmitInteger, MVT::i32, 14, 
/*6568*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6571*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6582*/        /*Scope*/ 30, /*->6613*/
/*6583*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6586*/          OPC_RecordChild0, // #0 = $Rm
/*6587*/          OPC_MoveParent,
/*6588*/          OPC_RecordChild1, // #1 = $Rn
/*6589*/          OPC_CheckType, MVT::i32,
/*6591*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6593*/          OPC_EmitInteger, MVT::i32, 0, 
/*6596*/          OPC_EmitInteger, MVT::i32, 14, 
/*6599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6602*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6613*/        /*Scope*/ 31, /*->6645*/
/*6614*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6618*/          OPC_RecordChild0, // #0 = $Rm
/*6619*/          OPC_MoveParent,
/*6620*/          OPC_RecordChild1, // #1 = $Rn
/*6621*/          OPC_CheckType, MVT::i32,
/*6623*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6625*/          OPC_EmitInteger, MVT::i32, 0, 
/*6628*/          OPC_EmitInteger, MVT::i32, 14, 
/*6631*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6634*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6645*/        0, /*End of Scope*/
/*6646*/      /*Scope*/ 108, /*->6755*/
/*6647*/        OPC_RecordChild0, // #0 = $Rn
/*6648*/        OPC_MoveChild1,
/*6649*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6652*/        OPC_MoveChild0,
/*6653*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6656*/        OPC_MoveChild0,
/*6657*/        OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRL),// ->6706
/*6661*/          OPC_RecordChild0, // #1 = $Rm
/*6662*/          OPC_CheckChild1Integer, 24, 
/*6664*/          OPC_CheckChild1Type, MVT::i32,
/*6666*/          OPC_MoveParent,
/*6667*/          OPC_MoveChild1,
/*6668*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6671*/          OPC_CheckChild0Same, 1,
/*6673*/          OPC_CheckChild1Integer, 8, 
/*6675*/          OPC_CheckChild1Type, MVT::i32,
/*6677*/          OPC_MoveParent,
/*6678*/          OPC_MoveParent,
/*6679*/          OPC_MoveChild1,
/*6680*/          OPC_CheckValueType, MVT::i16,
/*6682*/          OPC_MoveParent,
/*6683*/          OPC_MoveParent,
/*6684*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6686*/          OPC_EmitInteger, MVT::i32, 3, 
/*6689*/          OPC_EmitInteger, MVT::i32, 14, 
/*6692*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6695*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6706*/        /*SwitchOpcode*/ 45, TARGET_VAL(ISD::SHL),// ->6754
/*6709*/          OPC_RecordChild0, // #1 = $Rm
/*6710*/          OPC_CheckChild1Integer, 8, 
/*6712*/          OPC_CheckChild1Type, MVT::i32,
/*6714*/          OPC_MoveParent,
/*6715*/          OPC_MoveChild1,
/*6716*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6719*/          OPC_CheckChild0Same, 1,
/*6721*/          OPC_CheckChild1Integer, 24, 
/*6723*/          OPC_CheckChild1Type, MVT::i32,
/*6725*/          OPC_MoveParent,
/*6726*/          OPC_MoveParent,
/*6727*/          OPC_MoveChild1,
/*6728*/          OPC_CheckValueType, MVT::i16,
/*6730*/          OPC_MoveParent,
/*6731*/          OPC_MoveParent,
/*6732*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6734*/          OPC_EmitInteger, MVT::i32, 3, 
/*6737*/          OPC_EmitInteger, MVT::i32, 14, 
/*6740*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6743*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6754*/        0, // EndSwitchOpcode
/*6755*/      /*Scope*/ 109, /*->6865*/
/*6756*/        OPC_MoveChild0,
/*6757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6760*/        OPC_MoveChild0,
/*6761*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6764*/        OPC_MoveChild0,
/*6765*/        OPC_SwitchOpcode /*2 cases */, 46, TARGET_VAL(ISD::SRL),// ->6815
/*6769*/          OPC_RecordChild0, // #0 = $Rm
/*6770*/          OPC_CheckChild1Integer, 24, 
/*6772*/          OPC_CheckChild1Type, MVT::i32,
/*6774*/          OPC_MoveParent,
/*6775*/          OPC_MoveChild1,
/*6776*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6779*/          OPC_CheckChild0Same, 0,
/*6781*/          OPC_CheckChild1Integer, 8, 
/*6783*/          OPC_CheckChild1Type, MVT::i32,
/*6785*/          OPC_MoveParent,
/*6786*/          OPC_MoveParent,
/*6787*/          OPC_MoveChild1,
/*6788*/          OPC_CheckValueType, MVT::i16,
/*6790*/          OPC_MoveParent,
/*6791*/          OPC_MoveParent,
/*6792*/          OPC_RecordChild1, // #1 = $Rn
/*6793*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6795*/          OPC_EmitInteger, MVT::i32, 3, 
/*6798*/          OPC_EmitInteger, MVT::i32, 14, 
/*6801*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6804*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6815*/        /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SHL),// ->6864
/*6818*/          OPC_RecordChild0, // #0 = $Rm
/*6819*/          OPC_CheckChild1Integer, 8, 
/*6821*/          OPC_CheckChild1Type, MVT::i32,
/*6823*/          OPC_MoveParent,
/*6824*/          OPC_MoveChild1,
/*6825*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6828*/          OPC_CheckChild0Same, 0,
/*6830*/          OPC_CheckChild1Integer, 24, 
/*6832*/          OPC_CheckChild1Type, MVT::i32,
/*6834*/          OPC_MoveParent,
/*6835*/          OPC_MoveParent,
/*6836*/          OPC_MoveChild1,
/*6837*/          OPC_CheckValueType, MVT::i16,
/*6839*/          OPC_MoveParent,
/*6840*/          OPC_MoveParent,
/*6841*/          OPC_RecordChild1, // #1 = $Rn
/*6842*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*6844*/          OPC_EmitInteger, MVT::i32, 3, 
/*6847*/          OPC_EmitInteger, MVT::i32, 14, 
/*6850*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6853*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6864*/        0, // EndSwitchOpcode
/*6865*/      /*Scope*/ 70, /*->6936*/
/*6866*/        OPC_RecordChild0, // #0 = $Ra
/*6867*/        OPC_MoveChild1,
/*6868*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6871*/        OPC_MoveChild0,
/*6872*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6875*/        OPC_RecordChild0, // #1 = $Rn
/*6876*/        OPC_CheckChild1Integer, 16, 
/*6878*/        OPC_CheckChild1Type, MVT::i32,
/*6880*/        OPC_MoveParent,
/*6881*/        OPC_MoveChild1,
/*6882*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6885*/        OPC_RecordChild0, // #2 = $Rm
/*6886*/        OPC_CheckChild1Integer, 16, 
/*6888*/        OPC_CheckChild1Type, MVT::i32,
/*6890*/        OPC_MoveParent,
/*6891*/        OPC_MoveParent,
/*6892*/        OPC_CheckType, MVT::i32,
/*6894*/        OPC_Scope, 19, /*->6915*/ // 2 children in Scope
/*6896*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6898*/          OPC_EmitInteger, MVT::i32, 14, 
/*6901*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6904*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6915*/        /*Scope*/ 19, /*->6935*/
/*6916*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6918*/          OPC_EmitInteger, MVT::i32, 14, 
/*6921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6924*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*6935*/        0, /*End of Scope*/
/*6936*/      /*Scope*/ 70, /*->7007*/
/*6937*/        OPC_MoveChild0,
/*6938*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6941*/        OPC_MoveChild0,
/*6942*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6945*/        OPC_RecordChild0, // #0 = $Rn
/*6946*/        OPC_CheckChild1Integer, 16, 
/*6948*/        OPC_CheckChild1Type, MVT::i32,
/*6950*/        OPC_MoveParent,
/*6951*/        OPC_MoveChild1,
/*6952*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6955*/        OPC_RecordChild0, // #1 = $Rm
/*6956*/        OPC_CheckChild1Integer, 16, 
/*6958*/        OPC_CheckChild1Type, MVT::i32,
/*6960*/        OPC_MoveParent,
/*6961*/        OPC_MoveParent,
/*6962*/        OPC_RecordChild1, // #2 = $Ra
/*6963*/        OPC_CheckType, MVT::i32,
/*6965*/        OPC_Scope, 19, /*->6986*/ // 2 children in Scope
/*6967*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6969*/          OPC_EmitInteger, MVT::i32, 14, 
/*6972*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6975*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6986*/        /*Scope*/ 19, /*->7006*/
/*6987*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6989*/          OPC_EmitInteger, MVT::i32, 14, 
/*6992*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6995*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7006*/        0, /*End of Scope*/
/*7007*/      /*Scope*/ 4|128,1/*132*/, /*->7141*/
/*7009*/        OPC_RecordChild0, // #0 = $Ra
/*7010*/        OPC_MoveChild1,
/*7011*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7014*/        OPC_MoveChild0,
/*7015*/        OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7078
/*7019*/          OPC_RecordChild0, // #1 = $Rn
/*7020*/          OPC_MoveChild1,
/*7021*/          OPC_CheckValueType, MVT::i16,
/*7023*/          OPC_MoveParent,
/*7024*/          OPC_MoveParent,
/*7025*/          OPC_MoveChild1,
/*7026*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7029*/          OPC_RecordChild0, // #2 = $Rm
/*7030*/          OPC_CheckChild1Integer, 16, 
/*7032*/          OPC_CheckChild1Type, MVT::i32,
/*7034*/          OPC_MoveParent,
/*7035*/          OPC_MoveParent,
/*7036*/          OPC_Scope, 19, /*->7057*/ // 2 children in Scope
/*7038*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7040*/            OPC_EmitInteger, MVT::i32, 14, 
/*7043*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7046*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7057*/          /*Scope*/ 19, /*->7077*/
/*7058*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7060*/            OPC_EmitInteger, MVT::i32, 14, 
/*7063*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7066*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7077*/          0, /*End of Scope*/
/*7078*/        /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SRA),// ->7140
/*7081*/          OPC_RecordChild0, // #1 = $Rn
/*7082*/          OPC_CheckChild1Integer, 16, 
/*7084*/          OPC_CheckChild1Type, MVT::i32,
/*7086*/          OPC_MoveParent,
/*7087*/          OPC_MoveChild1,
/*7088*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7091*/          OPC_RecordChild0, // #2 = $Rm
/*7092*/          OPC_MoveChild1,
/*7093*/          OPC_CheckValueType, MVT::i16,
/*7095*/          OPC_MoveParent,
/*7096*/          OPC_MoveParent,
/*7097*/          OPC_MoveParent,
/*7098*/          OPC_Scope, 19, /*->7119*/ // 2 children in Scope
/*7100*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7102*/            OPC_EmitInteger, MVT::i32, 14, 
/*7105*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7108*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7119*/          /*Scope*/ 19, /*->7139*/
/*7120*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7122*/            OPC_EmitInteger, MVT::i32, 14, 
/*7125*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7128*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7139*/          0, /*End of Scope*/
/*7140*/        0, // EndSwitchOpcode
/*7141*/      /*Scope*/ 5|128,1/*133*/, /*->7276*/
/*7143*/        OPC_MoveChild0,
/*7144*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7147*/        OPC_MoveChild0,
/*7148*/        OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7212
/*7152*/          OPC_RecordChild0, // #0 = $Rn
/*7153*/          OPC_MoveChild1,
/*7154*/          OPC_CheckValueType, MVT::i16,
/*7156*/          OPC_MoveParent,
/*7157*/          OPC_MoveParent,
/*7158*/          OPC_MoveChild1,
/*7159*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7162*/          OPC_RecordChild0, // #1 = $Rm
/*7163*/          OPC_CheckChild1Integer, 16, 
/*7165*/          OPC_CheckChild1Type, MVT::i32,
/*7167*/          OPC_MoveParent,
/*7168*/          OPC_MoveParent,
/*7169*/          OPC_RecordChild1, // #2 = $Ra
/*7170*/          OPC_Scope, 19, /*->7191*/ // 2 children in Scope
/*7172*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7174*/            OPC_EmitInteger, MVT::i32, 14, 
/*7177*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7180*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7191*/          /*Scope*/ 19, /*->7211*/
/*7192*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7194*/            OPC_EmitInteger, MVT::i32, 14, 
/*7197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7200*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7211*/          0, /*End of Scope*/
/*7212*/        /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SRA),// ->7275
/*7215*/          OPC_RecordChild0, // #0 = $Rm
/*7216*/          OPC_CheckChild1Integer, 16, 
/*7218*/          OPC_CheckChild1Type, MVT::i32,
/*7220*/          OPC_MoveParent,
/*7221*/          OPC_MoveChild1,
/*7222*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7225*/          OPC_RecordChild0, // #1 = $Rn
/*7226*/          OPC_MoveChild1,
/*7227*/          OPC_CheckValueType, MVT::i16,
/*7229*/          OPC_MoveParent,
/*7230*/          OPC_MoveParent,
/*7231*/          OPC_MoveParent,
/*7232*/          OPC_RecordChild1, // #2 = $Ra
/*7233*/          OPC_Scope, 19, /*->7254*/ // 2 children in Scope
/*7235*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7237*/            OPC_EmitInteger, MVT::i32, 14, 
/*7240*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7243*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7254*/          /*Scope*/ 19, /*->7274*/
/*7255*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7257*/            OPC_EmitInteger, MVT::i32, 14, 
/*7260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7263*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7274*/          0, /*End of Scope*/
/*7275*/        0, // EndSwitchOpcode
/*7276*/      /*Scope*/ 97|128,1/*225*/, /*->7503*/
/*7278*/        OPC_RecordChild0, // #0 = $Rn
/*7279*/        OPC_Scope, 30, /*->7311*/ // 3 children in Scope
/*7281*/          OPC_RecordChild1, // #1 = $shift
/*7282*/          OPC_CheckType, MVT::i32,
/*7284*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7286*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*7289*/          OPC_EmitInteger, MVT::i32, 14, 
/*7292*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7298*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7311*/        /*Scope*/ 30|128,1/*158*/, /*->7471*/
/*7313*/          OPC_MoveChild1,
/*7314*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7317*/          OPC_Scope, 37, /*->7356*/ // 4 children in Scope
/*7319*/            OPC_RecordChild0, // #1 = $a
/*7320*/            OPC_MoveChild0,
/*7321*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveChild1,
/*7325*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7328*/            OPC_RecordChild0, // #2 = $b
/*7329*/            OPC_CheckChild1Integer, 16, 
/*7331*/            OPC_CheckChild1Type, MVT::i32,
/*7333*/            OPC_MoveParent,
/*7334*/            OPC_MoveParent,
/*7335*/            OPC_CheckType, MVT::i32,
/*7337*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7339*/            OPC_EmitInteger, MVT::i32, 14, 
/*7342*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7345*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7356*/          /*Scope*/ 37, /*->7394*/
/*7357*/            OPC_MoveChild0,
/*7358*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7361*/            OPC_RecordChild0, // #1 = $a
/*7362*/            OPC_CheckChild1Integer, 16, 
/*7364*/            OPC_CheckChild1Type, MVT::i32,
/*7366*/            OPC_MoveParent,
/*7367*/            OPC_RecordChild1, // #2 = $b
/*7368*/            OPC_MoveChild1,
/*7369*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7371*/            OPC_MoveParent,
/*7372*/            OPC_MoveParent,
/*7373*/            OPC_CheckType, MVT::i32,
/*7375*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7377*/            OPC_EmitInteger, MVT::i32, 14, 
/*7380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7383*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7394*/          /*Scope*/ 37, /*->7432*/
/*7395*/            OPC_RecordChild0, // #1 = $Rn
/*7396*/            OPC_MoveChild0,
/*7397*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7399*/            OPC_MoveParent,
/*7400*/            OPC_MoveChild1,
/*7401*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7404*/            OPC_RecordChild0, // #2 = $Rm
/*7405*/            OPC_CheckChild1Integer, 16, 
/*7407*/            OPC_CheckChild1Type, MVT::i32,
/*7409*/            OPC_MoveParent,
/*7410*/            OPC_MoveParent,
/*7411*/            OPC_CheckType, MVT::i32,
/*7413*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7415*/            OPC_EmitInteger, MVT::i32, 14, 
/*7418*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 15
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7432*/          /*Scope*/ 37, /*->7470*/
/*7433*/            OPC_MoveChild0,
/*7434*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7437*/            OPC_RecordChild0, // #1 = $Rn
/*7438*/            OPC_CheckChild1Integer, 16, 
/*7440*/            OPC_CheckChild1Type, MVT::i32,
/*7442*/            OPC_MoveParent,
/*7443*/            OPC_RecordChild1, // #2 = $Rm
/*7444*/            OPC_MoveChild1,
/*7445*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7447*/            OPC_MoveParent,
/*7448*/            OPC_MoveParent,
/*7449*/            OPC_CheckType, MVT::i32,
/*7451*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7453*/            OPC_EmitInteger, MVT::i32, 14, 
/*7456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7459*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 15
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7470*/          0, /*End of Scope*/
/*7471*/        /*Scope*/ 30, /*->7502*/
/*7472*/          OPC_RecordChild1, // #1 = $Rn
/*7473*/          OPC_CheckType, MVT::i32,
/*7475*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7477*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*7480*/          OPC_EmitInteger, MVT::i32, 14, 
/*7483*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7489*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7502*/        0, /*End of Scope*/
/*7503*/      /*Scope*/ 34|128,1/*162*/, /*->7667*/
/*7505*/        OPC_MoveChild0,
/*7506*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7509*/        OPC_Scope, 38, /*->7549*/ // 4 children in Scope
/*7511*/          OPC_RecordChild0, // #0 = $a
/*7512*/          OPC_MoveChild0,
/*7513*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7515*/          OPC_MoveParent,
/*7516*/          OPC_MoveChild1,
/*7517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7520*/          OPC_RecordChild0, // #1 = $b
/*7521*/          OPC_CheckChild1Integer, 16, 
/*7523*/          OPC_CheckChild1Type, MVT::i32,
/*7525*/          OPC_MoveParent,
/*7526*/          OPC_MoveParent,
/*7527*/          OPC_RecordChild1, // #2 = $acc
/*7528*/          OPC_CheckType, MVT::i32,
/*7530*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7532*/          OPC_EmitInteger, MVT::i32, 14, 
/*7535*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7538*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7549*/        /*Scope*/ 38, /*->7588*/
/*7550*/          OPC_MoveChild0,
/*7551*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7554*/          OPC_RecordChild0, // #0 = $b
/*7555*/          OPC_CheckChild1Integer, 16, 
/*7557*/          OPC_CheckChild1Type, MVT::i32,
/*7559*/          OPC_MoveParent,
/*7560*/          OPC_RecordChild1, // #1 = $a
/*7561*/          OPC_MoveChild1,
/*7562*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7564*/          OPC_MoveParent,
/*7565*/          OPC_MoveParent,
/*7566*/          OPC_RecordChild1, // #2 = $acc
/*7567*/          OPC_CheckType, MVT::i32,
/*7569*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7571*/          OPC_EmitInteger, MVT::i32, 14, 
/*7574*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7577*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7588*/        /*Scope*/ 38, /*->7627*/
/*7589*/          OPC_RecordChild0, // #0 = $Rn
/*7590*/          OPC_MoveChild0,
/*7591*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7593*/          OPC_MoveParent,
/*7594*/          OPC_MoveChild1,
/*7595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7598*/          OPC_RecordChild0, // #1 = $Rm
/*7599*/          OPC_CheckChild1Integer, 16, 
/*7601*/          OPC_CheckChild1Type, MVT::i32,
/*7603*/          OPC_MoveParent,
/*7604*/          OPC_MoveParent,
/*7605*/          OPC_RecordChild1, // #2 = $Ra
/*7606*/          OPC_CheckType, MVT::i32,
/*7608*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7610*/          OPC_EmitInteger, MVT::i32, 14, 
/*7613*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7616*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7627*/        /*Scope*/ 38, /*->7666*/
/*7628*/          OPC_MoveChild0,
/*7629*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7632*/          OPC_RecordChild0, // #0 = $Rm
/*7633*/          OPC_CheckChild1Integer, 16, 
/*7635*/          OPC_CheckChild1Type, MVT::i32,
/*7637*/          OPC_MoveParent,
/*7638*/          OPC_RecordChild1, // #1 = $Rn
/*7639*/          OPC_MoveChild1,
/*7640*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7642*/          OPC_MoveParent,
/*7643*/          OPC_MoveParent,
/*7644*/          OPC_RecordChild1, // #2 = $Ra
/*7645*/          OPC_CheckType, MVT::i32,
/*7647*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7649*/          OPC_EmitInteger, MVT::i32, 14, 
/*7652*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7655*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rn), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7666*/        0, /*End of Scope*/
/*7667*/      /*Scope*/ 42, /*->7710*/
/*7668*/        OPC_RecordChild0, // #0 = $Rn
/*7669*/        OPC_MoveChild1,
/*7670*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7673*/        OPC_MoveChild0,
/*7674*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7677*/        OPC_RecordChild0, // #1 = $Rm
/*7678*/        OPC_CheckChild1Integer, 24, 
/*7680*/        OPC_CheckChild1Type, MVT::i32,
/*7682*/        OPC_MoveParent,
/*7683*/        OPC_MoveChild1,
/*7684*/        OPC_CheckValueType, MVT::i16,
/*7686*/        OPC_MoveParent,
/*7687*/        OPC_MoveParent,
/*7688*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7690*/        OPC_EmitInteger, MVT::i32, 3, 
/*7693*/        OPC_EmitInteger, MVT::i32, 14, 
/*7696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7699*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other)) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7710*/      /*Scope*/ 42, /*->7753*/
/*7711*/        OPC_MoveChild0,
/*7712*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7715*/        OPC_MoveChild0,
/*7716*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7719*/        OPC_RecordChild0, // #0 = $Rm
/*7720*/        OPC_CheckChild1Integer, 24, 
/*7722*/        OPC_CheckChild1Type, MVT::i32,
/*7724*/        OPC_MoveParent,
/*7725*/        OPC_MoveChild1,
/*7726*/        OPC_CheckValueType, MVT::i16,
/*7728*/        OPC_MoveParent,
/*7729*/        OPC_MoveParent,
/*7730*/        OPC_RecordChild1, // #1 = $Rn
/*7731*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7733*/        OPC_EmitInteger, MVT::i32, 3, 
/*7736*/        OPC_EmitInteger, MVT::i32, 14, 
/*7739*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7742*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other), rGPR:i32:$Rn) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7753*/      /*Scope*/ 35|128,2/*291*/, /*->8046*/
/*7755*/        OPC_RecordChild0, // #0 = $Rn
/*7756*/        OPC_MoveChild1,
/*7757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7760*/        OPC_MoveChild0,
/*7761*/        OPC_SwitchOpcode /*2 cases */, 1|128,1/*129*/, TARGET_VAL(ISD::ROTR),// ->7895
/*7766*/          OPC_RecordChild0, // #1 = $Rm
/*7767*/          OPC_RecordChild1, // #2 = $rot
/*7768*/          OPC_MoveChild1,
/*7769*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7772*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7774*/          OPC_CheckType, MVT::i32,
/*7776*/          OPC_MoveParent,
/*7777*/          OPC_MoveParent,
/*7778*/          OPC_MoveChild1,
/*7779*/          OPC_Scope, 56, /*->7837*/ // 2 children in Scope
/*7781*/            OPC_CheckValueType, MVT::i8,
/*7783*/            OPC_MoveParent,
/*7784*/            OPC_MoveParent,
/*7785*/            OPC_Scope, 24, /*->7811*/ // 2 children in Scope
/*7787*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7789*/              OPC_EmitConvertToTarget, 2,
/*7791*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7794*/              OPC_EmitInteger, MVT::i32, 14, 
/*7797*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7800*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7811*/            /*Scope*/ 24, /*->7836*/
/*7812*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7814*/              OPC_EmitConvertToTarget, 2,
/*7816*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7819*/              OPC_EmitInteger, MVT::i32, 14, 
/*7822*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7825*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7836*/            0, /*End of Scope*/
/*7837*/          /*Scope*/ 56, /*->7894*/
/*7838*/            OPC_CheckValueType, MVT::i16,
/*7840*/            OPC_MoveParent,
/*7841*/            OPC_MoveParent,
/*7842*/            OPC_Scope, 24, /*->7868*/ // 2 children in Scope
/*7844*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7846*/              OPC_EmitConvertToTarget, 2,
/*7848*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7851*/              OPC_EmitInteger, MVT::i32, 14, 
/*7854*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7857*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7868*/            /*Scope*/ 24, /*->7893*/
/*7869*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7871*/              OPC_EmitConvertToTarget, 2,
/*7873*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7876*/              OPC_EmitInteger, MVT::i32, 14, 
/*7879*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7882*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7893*/            0, /*End of Scope*/
/*7894*/          0, /*End of Scope*/
/*7895*/        /*SwitchOpcode*/ 18|128,1/*146*/, TARGET_VAL(ISD::SRL),// ->8045
/*7899*/          OPC_RecordChild0, // #1 = $Rm
/*7900*/          OPC_RecordChild1, // #2 = $rot
/*7901*/          OPC_MoveChild1,
/*7902*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7905*/          OPC_CheckType, MVT::i32,
/*7907*/          OPC_Scope, 33, /*->7942*/ // 4 children in Scope
/*7909*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7911*/            OPC_MoveParent,
/*7912*/            OPC_MoveParent,
/*7913*/            OPC_MoveChild1,
/*7914*/            OPC_CheckValueType, MVT::i8,
/*7916*/            OPC_MoveParent,
/*7917*/            OPC_MoveParent,
/*7918*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7920*/            OPC_EmitConvertToTarget, 2,
/*7922*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7925*/            OPC_EmitInteger, MVT::i32, 14, 
/*7928*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7942*/          /*Scope*/ 33, /*->7976*/
/*7943*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*7945*/            OPC_MoveParent,
/*7946*/            OPC_MoveParent,
/*7947*/            OPC_MoveChild1,
/*7948*/            OPC_CheckValueType, MVT::i16,
/*7950*/            OPC_MoveParent,
/*7951*/            OPC_MoveParent,
/*7952*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7954*/            OPC_EmitConvertToTarget, 2,
/*7956*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7959*/            OPC_EmitInteger, MVT::i32, 14, 
/*7962*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7965*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7976*/          /*Scope*/ 33, /*->8010*/
/*7977*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7979*/            OPC_MoveParent,
/*7980*/            OPC_MoveParent,
/*7981*/            OPC_MoveChild1,
/*7982*/            OPC_CheckValueType, MVT::i8,
/*7984*/            OPC_MoveParent,
/*7985*/            OPC_MoveParent,
/*7986*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7988*/            OPC_EmitConvertToTarget, 2,
/*7990*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7993*/            OPC_EmitInteger, MVT::i32, 14, 
/*7996*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7999*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8010*/          /*Scope*/ 33, /*->8044*/
/*8011*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8013*/            OPC_MoveParent,
/*8014*/            OPC_MoveParent,
/*8015*/            OPC_MoveChild1,
/*8016*/            OPC_CheckValueType, MVT::i16,
/*8018*/            OPC_MoveParent,
/*8019*/            OPC_MoveParent,
/*8020*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8022*/            OPC_EmitConvertToTarget, 2,
/*8024*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8027*/            OPC_EmitInteger, MVT::i32, 14, 
/*8030*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8033*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8044*/          0, /*End of Scope*/
/*8045*/        0, // EndSwitchOpcode
/*8046*/      /*Scope*/ 40|128,2/*296*/, /*->8344*/
/*8048*/        OPC_MoveChild0,
/*8049*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8052*/        OPC_MoveChild0,
/*8053*/        OPC_SwitchOpcode /*2 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::ROTR),// ->8189
/*8058*/          OPC_RecordChild0, // #0 = $Rm
/*8059*/          OPC_RecordChild1, // #1 = $rot
/*8060*/          OPC_MoveChild1,
/*8061*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8064*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8066*/          OPC_CheckType, MVT::i32,
/*8068*/          OPC_MoveParent,
/*8069*/          OPC_MoveParent,
/*8070*/          OPC_MoveChild1,
/*8071*/          OPC_Scope, 57, /*->8130*/ // 2 children in Scope
/*8073*/            OPC_CheckValueType, MVT::i8,
/*8075*/            OPC_MoveParent,
/*8076*/            OPC_MoveParent,
/*8077*/            OPC_RecordChild1, // #2 = $Rn
/*8078*/            OPC_Scope, 24, /*->8104*/ // 2 children in Scope
/*8080*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8082*/              OPC_EmitConvertToTarget, 1,
/*8084*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8087*/              OPC_EmitInteger, MVT::i32, 14, 
/*8090*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8093*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8104*/            /*Scope*/ 24, /*->8129*/
/*8105*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8107*/              OPC_EmitConvertToTarget, 1,
/*8109*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8112*/              OPC_EmitInteger, MVT::i32, 14, 
/*8115*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8118*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8129*/            0, /*End of Scope*/
/*8130*/          /*Scope*/ 57, /*->8188*/
/*8131*/            OPC_CheckValueType, MVT::i16,
/*8133*/            OPC_MoveParent,
/*8134*/            OPC_MoveParent,
/*8135*/            OPC_RecordChild1, // #2 = $Rn
/*8136*/            OPC_Scope, 24, /*->8162*/ // 2 children in Scope
/*8138*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8140*/              OPC_EmitConvertToTarget, 1,
/*8142*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8145*/              OPC_EmitInteger, MVT::i32, 14, 
/*8148*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8151*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8162*/            /*Scope*/ 24, /*->8187*/
/*8163*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8165*/              OPC_EmitConvertToTarget, 1,
/*8167*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8170*/              OPC_EmitInteger, MVT::i32, 14, 
/*8173*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8187*/            0, /*End of Scope*/
/*8188*/          0, /*End of Scope*/
/*8189*/        /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SRL),// ->8343
/*8193*/          OPC_RecordChild0, // #0 = $Rm
/*8194*/          OPC_RecordChild1, // #1 = $rot
/*8195*/          OPC_MoveChild1,
/*8196*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8199*/          OPC_CheckType, MVT::i32,
/*8201*/          OPC_Scope, 34, /*->8237*/ // 4 children in Scope
/*8203*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8205*/            OPC_MoveParent,
/*8206*/            OPC_MoveParent,
/*8207*/            OPC_MoveChild1,
/*8208*/            OPC_CheckValueType, MVT::i8,
/*8210*/            OPC_MoveParent,
/*8211*/            OPC_MoveParent,
/*8212*/            OPC_RecordChild1, // #2 = $Rn
/*8213*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8215*/            OPC_EmitConvertToTarget, 1,
/*8217*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8220*/            OPC_EmitInteger, MVT::i32, 14, 
/*8223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8237*/          /*Scope*/ 34, /*->8272*/
/*8238*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8240*/            OPC_MoveParent,
/*8241*/            OPC_MoveParent,
/*8242*/            OPC_MoveChild1,
/*8243*/            OPC_CheckValueType, MVT::i16,
/*8245*/            OPC_MoveParent,
/*8246*/            OPC_MoveParent,
/*8247*/            OPC_RecordChild1, // #2 = $Rn
/*8248*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8250*/            OPC_EmitConvertToTarget, 1,
/*8252*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8255*/            OPC_EmitInteger, MVT::i32, 14, 
/*8258*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8261*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8272*/          /*Scope*/ 34, /*->8307*/
/*8273*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8275*/            OPC_MoveParent,
/*8276*/            OPC_MoveParent,
/*8277*/            OPC_MoveChild1,
/*8278*/            OPC_CheckValueType, MVT::i8,
/*8280*/            OPC_MoveParent,
/*8281*/            OPC_MoveParent,
/*8282*/            OPC_RecordChild1, // #2 = $Rn
/*8283*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8285*/            OPC_EmitConvertToTarget, 1,
/*8287*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8290*/            OPC_EmitInteger, MVT::i32, 14, 
/*8293*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8296*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8307*/          /*Scope*/ 34, /*->8342*/
/*8308*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8310*/            OPC_MoveParent,
/*8311*/            OPC_MoveParent,
/*8312*/            OPC_MoveChild1,
/*8313*/            OPC_CheckValueType, MVT::i16,
/*8315*/            OPC_MoveParent,
/*8316*/            OPC_MoveParent,
/*8317*/            OPC_RecordChild1, // #2 = $Rn
/*8318*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8320*/            OPC_EmitConvertToTarget, 1,
/*8322*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8325*/            OPC_EmitInteger, MVT::i32, 14, 
/*8328*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8331*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8342*/          0, /*End of Scope*/
/*8343*/        0, // EndSwitchOpcode
/*8344*/      /*Scope*/ 55|128,1/*183*/, /*->8529*/
/*8346*/        OPC_RecordChild0, // #0 = $Rn
/*8347*/        OPC_Scope, 29, /*->8378*/ // 5 children in Scope
/*8349*/          OPC_RecordChild1, // #1 = $shift
/*8350*/          OPC_CheckType, MVT::i32,
/*8352*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8354*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*8357*/          OPC_EmitInteger, MVT::i32, 14, 
/*8360*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8366*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8378*/        /*Scope*/ 44, /*->8423*/
/*8379*/          OPC_MoveChild1,
/*8380*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8383*/          OPC_MoveChild0,
/*8384*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8387*/          OPC_RecordChild0, // #1 = $Rn
/*8388*/          OPC_MoveChild1,
/*8389*/          OPC_CheckValueType, MVT::i16,
/*8391*/          OPC_MoveParent,
/*8392*/          OPC_MoveParent,
/*8393*/          OPC_MoveChild1,
/*8394*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8397*/          OPC_RecordChild0, // #2 = $Rm
/*8398*/          OPC_MoveChild1,
/*8399*/          OPC_CheckValueType, MVT::i16,
/*8401*/          OPC_MoveParent,
/*8402*/          OPC_MoveParent,
/*8403*/          OPC_MoveParent,
/*8404*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8406*/          OPC_EmitInteger, MVT::i32, 14, 
/*8409*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8412*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8423*/        /*Scope*/ 29, /*->8453*/
/*8424*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*8425*/          OPC_CheckType, MVT::i32,
/*8427*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8429*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8432*/          OPC_EmitInteger, MVT::i32, 14, 
/*8435*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8438*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8441*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8453*/        /*Scope*/ 44, /*->8498*/
/*8454*/          OPC_MoveChild1,
/*8455*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8458*/          OPC_MoveChild0,
/*8459*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8462*/          OPC_RecordChild0, // #1 = $Rn
/*8463*/          OPC_MoveChild1,
/*8464*/          OPC_CheckValueType, MVT::i16,
/*8466*/          OPC_MoveParent,
/*8467*/          OPC_MoveParent,
/*8468*/          OPC_MoveChild1,
/*8469*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8472*/          OPC_RecordChild0, // #2 = $Rm
/*8473*/          OPC_MoveChild1,
/*8474*/          OPC_CheckValueType, MVT::i16,
/*8476*/          OPC_MoveParent,
/*8477*/          OPC_MoveParent,
/*8478*/          OPC_MoveParent,
/*8479*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8481*/          OPC_EmitInteger, MVT::i32, 14, 
/*8484*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8487*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8498*/        /*Scope*/ 29, /*->8528*/
/*8499*/          OPC_RecordChild1, // #1 = $Rn
/*8500*/          OPC_CheckType, MVT::i32,
/*8502*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8504*/          OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*8507*/          OPC_EmitInteger, MVT::i32, 14, 
/*8510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8513*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8516*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8528*/        0, /*End of Scope*/
/*8529*/      /*Scope*/ 45, /*->8575*/
/*8530*/        OPC_MoveChild0,
/*8531*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8534*/        OPC_MoveChild0,
/*8535*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8538*/        OPC_RecordChild0, // #0 = $Rn
/*8539*/        OPC_MoveChild1,
/*8540*/        OPC_CheckValueType, MVT::i16,
/*8542*/        OPC_MoveParent,
/*8543*/        OPC_MoveParent,
/*8544*/        OPC_MoveChild1,
/*8545*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8548*/        OPC_RecordChild0, // #1 = $Rm
/*8549*/        OPC_MoveChild1,
/*8550*/        OPC_CheckValueType, MVT::i16,
/*8552*/        OPC_MoveParent,
/*8553*/        OPC_MoveParent,
/*8554*/        OPC_MoveParent,
/*8555*/        OPC_RecordChild1, // #2 = $Ra
/*8556*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8558*/        OPC_EmitInteger, MVT::i32, 14, 
/*8561*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8564*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8575*/      /*Scope*/ 30, /*->8606*/
/*8576*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*8577*/        OPC_RecordChild1, // #1 = $Rn
/*8578*/        OPC_CheckType, MVT::i32,
/*8580*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8582*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8585*/        OPC_EmitInteger, MVT::i32, 14, 
/*8588*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8591*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8594*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8606*/      /*Scope*/ 45, /*->8652*/
/*8607*/        OPC_MoveChild0,
/*8608*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8611*/        OPC_MoveChild0,
/*8612*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8615*/        OPC_RecordChild0, // #0 = $Rn
/*8616*/        OPC_MoveChild1,
/*8617*/        OPC_CheckValueType, MVT::i16,
/*8619*/        OPC_MoveParent,
/*8620*/        OPC_MoveParent,
/*8621*/        OPC_MoveChild1,
/*8622*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8625*/        OPC_RecordChild0, // #1 = $Rm
/*8626*/        OPC_MoveChild1,
/*8627*/        OPC_CheckValueType, MVT::i16,
/*8629*/        OPC_MoveParent,
/*8630*/        OPC_MoveParent,
/*8631*/        OPC_MoveParent,
/*8632*/        OPC_RecordChild1, // #2 = $Ra
/*8633*/        OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8635*/        OPC_EmitInteger, MVT::i32, 14, 
/*8638*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8641*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8652*/      /*Scope*/ 115, /*->8768*/
/*8653*/        OPC_RecordChild0, // #0 = $acc
/*8654*/        OPC_Scope, 36, /*->8692*/ // 3 children in Scope
/*8656*/          OPC_MoveChild1,
/*8657*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8660*/          OPC_RecordChild0, // #1 = $a
/*8661*/          OPC_MoveChild0,
/*8662*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8664*/          OPC_MoveParent,
/*8665*/          OPC_RecordChild1, // #2 = $b
/*8666*/          OPC_MoveChild1,
/*8667*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8669*/          OPC_MoveParent,
/*8670*/          OPC_MoveParent,
/*8671*/          OPC_CheckType, MVT::i32,
/*8673*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8675*/          OPC_EmitInteger, MVT::i32, 14, 
/*8678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8681*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8692*/        /*Scope*/ 37, /*->8730*/
/*8693*/          OPC_RecordChild1, // #1 = $imm
/*8694*/          OPC_MoveChild1,
/*8695*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8698*/          OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*8700*/          OPC_MoveParent,
/*8701*/          OPC_CheckType, MVT::i32,
/*8703*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8705*/          OPC_EmitConvertToTarget, 1,
/*8707*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8710*/          OPC_EmitInteger, MVT::i32, 14, 
/*8713*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8719*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*8730*/        /*Scope*/ 36, /*->8767*/
/*8731*/          OPC_MoveChild1,
/*8732*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8735*/          OPC_RecordChild0, // #1 = $Rn
/*8736*/          OPC_MoveChild0,
/*8737*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8739*/          OPC_MoveParent,
/*8740*/          OPC_RecordChild1, // #2 = $Rm
/*8741*/          OPC_MoveChild1,
/*8742*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8744*/          OPC_MoveParent,
/*8745*/          OPC_MoveParent,
/*8746*/          OPC_CheckType, MVT::i32,
/*8748*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8750*/          OPC_EmitInteger, MVT::i32, 14, 
/*8753*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8756*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8767*/        0, /*End of Scope*/
/*8768*/      /*Scope*/ 60, /*->8829*/
/*8769*/        OPC_MoveChild0,
/*8770*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8773*/        OPC_RecordChild0, // #0 = $a
/*8774*/        OPC_MoveChild0,
/*8775*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8777*/        OPC_MoveParent,
/*8778*/        OPC_RecordChild1, // #1 = $b
/*8779*/        OPC_MoveChild1,
/*8780*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8782*/        OPC_MoveParent,
/*8783*/        OPC_MoveParent,
/*8784*/        OPC_RecordChild1, // #2 = $acc
/*8785*/        OPC_CheckType, MVT::i32,
/*8787*/        OPC_Scope, 19, /*->8808*/ // 2 children in Scope
/*8789*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8791*/          OPC_EmitInteger, MVT::i32, 14, 
/*8794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8797*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8808*/        /*Scope*/ 19, /*->8828*/
/*8809*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8811*/          OPC_EmitInteger, MVT::i32, 14, 
/*8814*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8817*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm), rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8828*/        0, /*End of Scope*/
/*8829*/      /*Scope*/ 25|128,3/*409*/, /*->9240*/
/*8831*/        OPC_RecordChild0, // #0 = $Rn
/*8832*/        OPC_RecordChild1, // #1 = $imm
/*8833*/        OPC_MoveChild1,
/*8834*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8837*/        OPC_Scope, 29, /*->8868*/ // 11 children in Scope
/*8839*/          OPC_CheckPredicate, 7, // Predicate_mod_imm
/*8841*/          OPC_MoveParent,
/*8842*/          OPC_CheckType, MVT::i32,
/*8844*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8846*/          OPC_EmitConvertToTarget, 1,
/*8848*/          OPC_EmitInteger, MVT::i32, 14, 
/*8851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*8868*/        /*Scope*/ 32, /*->8901*/
/*8869*/          OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*8871*/          OPC_MoveParent,
/*8872*/          OPC_CheckType, MVT::i32,
/*8874*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8876*/          OPC_EmitConvertToTarget, 1,
/*8878*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8881*/          OPC_EmitInteger, MVT::i32, 14, 
/*8884*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8887*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8890*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*8901*/        /*Scope*/ 29, /*->8931*/
/*8902*/          OPC_CheckPredicate, 15, // Predicate_imm0_7
/*8904*/          OPC_MoveParent,
/*8905*/          OPC_CheckType, MVT::i32,
/*8907*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8909*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8912*/          OPC_EmitConvertToTarget, 1,
/*8914*/          OPC_EmitInteger, MVT::i32, 14, 
/*8917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8920*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*8931*/        /*Scope*/ 29, /*->8961*/
/*8932*/          OPC_CheckPredicate, 16, // Predicate_imm8_255
/*8934*/          OPC_MoveParent,
/*8935*/          OPC_CheckType, MVT::i32,
/*8937*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8939*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8942*/          OPC_EmitConvertToTarget, 1,
/*8944*/          OPC_EmitInteger, MVT::i32, 14, 
/*8947*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8950*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*8961*/        /*Scope*/ 32, /*->8994*/
/*8962*/          OPC_CheckPredicate, 17, // Predicate_imm0_7_neg
/*8964*/          OPC_MoveParent,
/*8965*/          OPC_CheckType, MVT::i32,
/*8967*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8969*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8972*/          OPC_EmitConvertToTarget, 1,
/*8974*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*8977*/          OPC_EmitInteger, MVT::i32, 14, 
/*8980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*8994*/        /*Scope*/ 32, /*->9027*/
/*8995*/          OPC_CheckPredicate, 18, // Predicate_imm8_255_neg
/*8997*/          OPC_MoveParent,
/*8998*/          OPC_CheckType, MVT::i32,
/*9000*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9002*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9005*/          OPC_EmitConvertToTarget, 1,
/*9007*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*9010*/          OPC_EmitInteger, MVT::i32, 14, 
/*9013*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9016*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*9027*/        /*Scope*/ 29, /*->9057*/
/*9028*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*9030*/          OPC_MoveParent,
/*9031*/          OPC_CheckType, MVT::i32,
/*9033*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9035*/          OPC_EmitConvertToTarget, 1,
/*9037*/          OPC_EmitInteger, MVT::i32, 14, 
/*9040*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9043*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9046*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*9057*/        /*Scope*/ 25, /*->9083*/
/*9058*/          OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*9060*/          OPC_MoveParent,
/*9061*/          OPC_CheckType, MVT::i32,
/*9063*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*9083*/        /*Scope*/ 32, /*->9116*/
/*9084*/          OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*9086*/          OPC_MoveParent,
/*9087*/          OPC_CheckType, MVT::i32,
/*9089*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9091*/          OPC_EmitConvertToTarget, 1,
/*9093*/          OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*9096*/          OPC_EmitInteger, MVT::i32, 14, 
/*9099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9102*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9105*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*9116*/        /*Scope*/ 28, /*->9145*/
/*9117*/          OPC_CheckPredicate, 21, // Predicate_imm0_4095_neg
/*9119*/          OPC_MoveParent,
/*9120*/          OPC_CheckType, MVT::i32,
/*9122*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9124*/          OPC_EmitConvertToTarget, 1,
/*9126*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9129*/          OPC_EmitInteger, MVT::i32, 14, 
/*9132*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9135*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*9145*/        /*Scope*/ 93, /*->9239*/
/*9146*/          OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*9148*/          OPC_MoveParent,
/*9149*/          OPC_CheckType, MVT::i32,
/*9151*/          OPC_Scope, 42, /*->9195*/ // 2 children in Scope
/*9153*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*9155*/            OPC_EmitConvertToTarget, 1,
/*9157*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9160*/            OPC_EmitInteger, MVT::i32, 14, 
/*9163*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9166*/            OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9175*/            OPC_EmitInteger, MVT::i32, 14, 
/*9178*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9184*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9195*/          /*Scope*/ 42, /*->9238*/
/*9196*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9198*/            OPC_EmitConvertToTarget, 1,
/*9200*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9203*/            OPC_EmitInteger, MVT::i32, 14, 
/*9206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9209*/            OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9218*/            OPC_EmitInteger, MVT::i32, 14, 
/*9221*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9227*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9238*/          0, /*End of Scope*/
/*9239*/        0, /*End of Scope*/
/*9240*/      /*Scope*/ 90, /*->9331*/
/*9241*/        OPC_MoveChild0,
/*9242*/        OPC_SwitchOpcode /*2 cases */, 56, TARGET_VAL(ISD::MUL),// ->9302
/*9246*/          OPC_RecordChild0, // #0 = $Rn
/*9247*/          OPC_RecordChild1, // #1 = $Rm
/*9248*/          OPC_MoveParent,
/*9249*/          OPC_RecordChild1, // #2 = $Ra
/*9250*/          OPC_CheckType, MVT::i32,
/*9252*/          OPC_Scope, 23, /*->9277*/ // 2 children in Scope
/*9254*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9256*/            OPC_EmitInteger, MVT::i32, 14, 
/*9259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9262*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9265*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9277*/          /*Scope*/ 23, /*->9301*/
/*9278*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9280*/            OPC_EmitInteger, MVT::i32, 14, 
/*9283*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9286*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9289*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9301*/          0, /*End of Scope*/
/*9302*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9330
/*9305*/          OPC_RecordChild0, // #0 = $Rn
/*9306*/          OPC_RecordChild1, // #1 = $Rm
/*9307*/          OPC_MoveParent,
/*9308*/          OPC_RecordChild1, // #2 = $Ra
/*9309*/          OPC_CheckType, MVT::i32,
/*9311*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9313*/          OPC_EmitInteger, MVT::i32, 14, 
/*9316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9319*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9330*/        0, // EndSwitchOpcode
/*9331*/      /*Scope*/ 63, /*->9395*/
/*9332*/        OPC_RecordChild0, // #0 = $Rn
/*9333*/        OPC_MoveChild1,
/*9334*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*9337*/        OPC_RecordChild0, // #1 = $Rm
/*9338*/        OPC_MoveChild1,
/*9339*/        OPC_Scope, 26, /*->9367*/ // 2 children in Scope
/*9341*/          OPC_CheckValueType, MVT::i8,
/*9343*/          OPC_MoveParent,
/*9344*/          OPC_MoveParent,
/*9345*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9347*/          OPC_EmitInteger, MVT::i32, 0, 
/*9350*/          OPC_EmitInteger, MVT::i32, 14, 
/*9353*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9356*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9367*/        /*Scope*/ 26, /*->9394*/
/*9368*/          OPC_CheckValueType, MVT::i16,
/*9370*/          OPC_MoveParent,
/*9371*/          OPC_MoveParent,
/*9372*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9374*/          OPC_EmitInteger, MVT::i32, 0, 
/*9377*/          OPC_EmitInteger, MVT::i32, 14, 
/*9380*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9383*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9394*/        0, /*End of Scope*/
/*9395*/      /*Scope*/ 59, /*->9455*/
/*9396*/        OPC_MoveChild0,
/*9397*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ISD::MUL),// ->9426
/*9401*/          OPC_RecordChild0, // #0 = $Rn
/*9402*/          OPC_RecordChild1, // #1 = $Rm
/*9403*/          OPC_MoveParent,
/*9404*/          OPC_RecordChild1, // #2 = $Ra
/*9405*/          OPC_CheckType, MVT::i32,
/*9407*/          OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9409*/          OPC_EmitInteger, MVT::i32, 14, 
/*9412*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9415*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9426*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9454
/*9429*/          OPC_RecordChild0, // #0 = $Rm
/*9430*/          OPC_RecordChild1, // #1 = $Rn
/*9431*/          OPC_MoveParent,
/*9432*/          OPC_RecordChild1, // #2 = $Ra
/*9433*/          OPC_CheckType, MVT::i32,
/*9435*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9437*/          OPC_EmitInteger, MVT::i32, 14, 
/*9440*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9443*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9454*/        0, // EndSwitchOpcode
/*9455*/      /*Scope*/ 65|128,1/*193*/, /*->9650*/
/*9457*/        OPC_RecordChild0, // #0 = $Rn
/*9458*/        OPC_MoveChild1,
/*9459*/        OPC_SwitchOpcode /*3 cases */, 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9521
/*9463*/          OPC_RecordChild0, // #1 = $Rm
/*9464*/          OPC_MoveChild1,
/*9465*/          OPC_Scope, 26, /*->9493*/ // 2 children in Scope
/*9467*/            OPC_CheckValueType, MVT::i8,
/*9469*/            OPC_MoveParent,
/*9470*/            OPC_MoveParent,
/*9471*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9473*/            OPC_EmitInteger, MVT::i32, 0, 
/*9476*/            OPC_EmitInteger, MVT::i32, 14, 
/*9479*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9482*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9493*/          /*Scope*/ 26, /*->9520*/
/*9494*/            OPC_CheckValueType, MVT::i16,
/*9496*/            OPC_MoveParent,
/*9497*/            OPC_MoveParent,
/*9498*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9500*/            OPC_EmitInteger, MVT::i32, 0, 
/*9503*/            OPC_EmitInteger, MVT::i32, 14, 
/*9506*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9509*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9520*/          0, /*End of Scope*/
/*9521*/        /*SwitchOpcode*/ 75, TARGET_VAL(ISD::MUL),// ->9599
/*9524*/          OPC_RecordChild0, // #1 = $Rn
/*9525*/          OPC_RecordChild1, // #2 = $Rm
/*9526*/          OPC_MoveParent,
/*9527*/          OPC_CheckType, MVT::i32,
/*9529*/          OPC_Scope, 23, /*->9554*/ // 3 children in Scope
/*9531*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9533*/            OPC_EmitInteger, MVT::i32, 14, 
/*9536*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9539*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9542*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9554*/          /*Scope*/ 23, /*->9578*/
/*9555*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9557*/            OPC_EmitInteger, MVT::i32, 14, 
/*9560*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9563*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9566*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9578*/          /*Scope*/ 19, /*->9598*/
/*9579*/            OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9581*/            OPC_EmitInteger, MVT::i32, 14, 
/*9584*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9587*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9598*/          0, /*End of Scope*/
/*9599*/        /*SwitchOpcode*/ 47, TARGET_VAL(ISD::MULHS),// ->9649
/*9602*/          OPC_RecordChild0, // #1 = $Rn
/*9603*/          OPC_RecordChild1, // #2 = $Rm
/*9604*/          OPC_MoveParent,
/*9605*/          OPC_CheckType, MVT::i32,
/*9607*/          OPC_Scope, 19, /*->9628*/ // 2 children in Scope
/*9609*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9611*/            OPC_EmitInteger, MVT::i32, 14, 
/*9614*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9617*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9628*/          /*Scope*/ 19, /*->9648*/
/*9629*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9631*/            OPC_EmitInteger, MVT::i32, 14, 
/*9634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9637*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                        MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9648*/          0, /*End of Scope*/
/*9649*/        0, // EndSwitchOpcode
/*9650*/      /*Scope*/ 116, /*->9767*/
/*9651*/        OPC_MoveChild0,
/*9652*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*9655*/        OPC_RecordChild0, // #0 = $Rm
/*9656*/        OPC_MoveChild1,
/*9657*/        OPC_Scope, 53, /*->9712*/ // 2 children in Scope
/*9659*/          OPC_CheckValueType, MVT::i8,
/*9661*/          OPC_MoveParent,
/*9662*/          OPC_MoveParent,
/*9663*/          OPC_RecordChild1, // #1 = $Rn
/*9664*/          OPC_Scope, 22, /*->9688*/ // 2 children in Scope
/*9666*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9668*/            OPC_EmitInteger, MVT::i32, 0, 
/*9671*/            OPC_EmitInteger, MVT::i32, 14, 
/*9674*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9677*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9688*/          /*Scope*/ 22, /*->9711*/
/*9689*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9691*/            OPC_EmitInteger, MVT::i32, 0, 
/*9694*/            OPC_EmitInteger, MVT::i32, 14, 
/*9697*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9700*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9711*/          0, /*End of Scope*/
/*9712*/        /*Scope*/ 53, /*->9766*/
/*9713*/          OPC_CheckValueType, MVT::i16,
/*9715*/          OPC_MoveParent,
/*9716*/          OPC_MoveParent,
/*9717*/          OPC_RecordChild1, // #1 = $Rn
/*9718*/          OPC_Scope, 22, /*->9742*/ // 2 children in Scope
/*9720*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9722*/            OPC_EmitInteger, MVT::i32, 0, 
/*9725*/            OPC_EmitInteger, MVT::i32, 14, 
/*9728*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9731*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9742*/          /*Scope*/ 22, /*->9765*/
/*9743*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9745*/            OPC_EmitInteger, MVT::i32, 0, 
/*9748*/            OPC_EmitInteger, MVT::i32, 14, 
/*9751*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9754*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9765*/          0, /*End of Scope*/
/*9766*/        0, /*End of Scope*/
/*9767*/      /*Scope*/ 43|128,2/*299*/, /*->10068*/
/*9769*/        OPC_RecordChild0, // #0 = $Rn
/*9770*/        OPC_Scope, 89, /*->9861*/ // 2 children in Scope
/*9772*/          OPC_RecordChild1, // #1 = $Rm
/*9773*/          OPC_CheckType, MVT::i32,
/*9775*/          OPC_Scope, 22, /*->9799*/ // 3 children in Scope
/*9777*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*9779*/            OPC_EmitInteger, MVT::i32, 14, 
/*9782*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9785*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9788*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*9799*/          /*Scope*/ 22, /*->9822*/
/*9800*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9802*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9805*/            OPC_EmitInteger, MVT::i32, 14, 
/*9808*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9811*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*9822*/          /*Scope*/ 37, /*->9860*/
/*9823*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9825*/            OPC_EmitInteger, MVT::i32, 14, 
/*9828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9831*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9834*/            OPC_Scope, 11, /*->9847*/ // 2 children in Scope
/*9836*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*9847*/            /*Scope*/ 11, /*->9859*/
/*9848*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*9859*/            0, /*End of Scope*/
/*9860*/          0, /*End of Scope*/
/*9861*/        /*Scope*/ 76|128,1/*204*/, /*->10067*/
/*9863*/          OPC_MoveChild1,
/*9864*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*9867*/          OPC_MoveChild0,
/*9868*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*9871*/          OPC_Scope, 96, /*->9969*/ // 2 children in Scope
/*9873*/            OPC_CheckChild0Integer, 41|128,4/*553*/, 
/*9876*/            OPC_RecordChild1, // #1 = $Vn
/*9877*/            OPC_SwitchType /*3 cases */, 28, MVT::v8i8,// ->9908
/*9880*/              OPC_CheckChild1Type, MVT::v8i8,
/*9882*/              OPC_RecordChild2, // #2 = $Vm
/*9883*/              OPC_CheckChild2Type, MVT::v8i8,
/*9885*/              OPC_MoveParent,
/*9886*/              OPC_MoveParent,
/*9887*/              OPC_CheckType, MVT::v8i16,
/*9889*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9891*/              OPC_EmitInteger, MVT::i32, 14, 
/*9894*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9897*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 553:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9908*/            /*SwitchType*/ 28, MVT::v4i16,// ->9938
/*9910*/              OPC_CheckChild1Type, MVT::v4i16,
/*9912*/              OPC_RecordChild2, // #2 = $Vm
/*9913*/              OPC_CheckChild2Type, MVT::v4i16,
/*9915*/              OPC_MoveParent,
/*9916*/              OPC_MoveParent,
/*9917*/              OPC_CheckType, MVT::v4i32,
/*9919*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9921*/              OPC_EmitInteger, MVT::i32, 14, 
/*9924*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9927*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 553:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9938*/            /*SwitchType*/ 28, MVT::v2i32,// ->9968
/*9940*/              OPC_CheckChild1Type, MVT::v2i32,
/*9942*/              OPC_RecordChild2, // #2 = $Vm
/*9943*/              OPC_CheckChild2Type, MVT::v2i32,
/*9945*/              OPC_MoveParent,
/*9946*/              OPC_MoveParent,
/*9947*/              OPC_CheckType, MVT::v2i64,
/*9949*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9951*/              OPC_EmitInteger, MVT::i32, 14, 
/*9954*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9957*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 553:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9968*/            0, // EndSwitchType
/*9969*/          /*Scope*/ 96, /*->10066*/
/*9970*/            OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*9973*/            OPC_RecordChild1, // #1 = $Vn
/*9974*/            OPC_SwitchType /*3 cases */, 28, MVT::v8i8,// ->10005
/*9977*/              OPC_CheckChild1Type, MVT::v8i8,
/*9979*/              OPC_RecordChild2, // #2 = $Vm
/*9980*/              OPC_CheckChild2Type, MVT::v8i8,
/*9982*/              OPC_MoveParent,
/*9983*/              OPC_MoveParent,
/*9984*/              OPC_CheckType, MVT::v8i16,
/*9986*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9988*/              OPC_EmitInteger, MVT::i32, 14, 
/*9991*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9994*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 554:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10005*/           /*SwitchType*/ 28, MVT::v4i16,// ->10035
/*10007*/             OPC_CheckChild1Type, MVT::v4i16,
/*10009*/             OPC_RecordChild2, // #2 = $Vm
/*10010*/             OPC_CheckChild2Type, MVT::v4i16,
/*10012*/             OPC_MoveParent,
/*10013*/             OPC_MoveParent,
/*10014*/             OPC_CheckType, MVT::v4i32,
/*10016*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10018*/             OPC_EmitInteger, MVT::i32, 14, 
/*10021*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10024*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 554:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10035*/           /*SwitchType*/ 28, MVT::v2i32,// ->10065
/*10037*/             OPC_CheckChild1Type, MVT::v2i32,
/*10039*/             OPC_RecordChild2, // #2 = $Vm
/*10040*/             OPC_CheckChild2Type, MVT::v2i32,
/*10042*/             OPC_MoveParent,
/*10043*/             OPC_MoveParent,
/*10044*/             OPC_CheckType, MVT::v2i64,
/*10046*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10048*/             OPC_EmitInteger, MVT::i32, 14, 
/*10051*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10054*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 554:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10065*/           0, // EndSwitchType
/*10066*/         0, /*End of Scope*/
/*10067*/       0, /*End of Scope*/
/*10068*/     /*Scope*/ 82|128,1/*210*/, /*->10280*/
/*10070*/       OPC_MoveChild0,
/*10071*/       OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*10074*/       OPC_MoveChild0,
/*10075*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*10078*/       OPC_Scope, 99, /*->10179*/ // 2 children in Scope
/*10080*/         OPC_CheckChild0Integer, 41|128,4/*553*/, 
/*10083*/         OPC_RecordChild1, // #0 = $Vn
/*10084*/         OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->10116
/*10087*/           OPC_CheckChild1Type, MVT::v8i8,
/*10089*/           OPC_RecordChild2, // #1 = $Vm
/*10090*/           OPC_CheckChild2Type, MVT::v8i8,
/*10092*/           OPC_MoveParent,
/*10093*/           OPC_MoveParent,
/*10094*/           OPC_RecordChild1, // #2 = $src1
/*10095*/           OPC_CheckType, MVT::v8i16,
/*10097*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10099*/           OPC_EmitInteger, MVT::i32, 14, 
/*10102*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10105*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 553:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10116*/         /*SwitchType*/ 29, MVT::v4i16,// ->10147
/*10118*/           OPC_CheckChild1Type, MVT::v4i16,
/*10120*/           OPC_RecordChild2, // #1 = $Vm
/*10121*/           OPC_CheckChild2Type, MVT::v4i16,
/*10123*/           OPC_MoveParent,
/*10124*/           OPC_MoveParent,
/*10125*/           OPC_RecordChild1, // #2 = $src1
/*10126*/           OPC_CheckType, MVT::v4i32,
/*10128*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10130*/           OPC_EmitInteger, MVT::i32, 14, 
/*10133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10136*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 553:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10147*/         /*SwitchType*/ 29, MVT::v2i32,// ->10178
/*10149*/           OPC_CheckChild1Type, MVT::v2i32,
/*10151*/           OPC_RecordChild2, // #1 = $Vm
/*10152*/           OPC_CheckChild2Type, MVT::v2i32,
/*10154*/           OPC_MoveParent,
/*10155*/           OPC_MoveParent,
/*10156*/           OPC_RecordChild1, // #2 = $src1
/*10157*/           OPC_CheckType, MVT::v2i64,
/*10159*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10161*/           OPC_EmitInteger, MVT::i32, 14, 
/*10164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10167*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 553:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10178*/         0, // EndSwitchType
/*10179*/       /*Scope*/ 99, /*->10279*/
/*10180*/         OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*10183*/         OPC_RecordChild1, // #0 = $Vn
/*10184*/         OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->10216
/*10187*/           OPC_CheckChild1Type, MVT::v8i8,
/*10189*/           OPC_RecordChild2, // #1 = $Vm
/*10190*/           OPC_CheckChild2Type, MVT::v8i8,
/*10192*/           OPC_MoveParent,
/*10193*/           OPC_MoveParent,
/*10194*/           OPC_RecordChild1, // #2 = $src1
/*10195*/           OPC_CheckType, MVT::v8i16,
/*10197*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10199*/           OPC_EmitInteger, MVT::i32, 14, 
/*10202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10205*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 554:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10216*/         /*SwitchType*/ 29, MVT::v4i16,// ->10247
/*10218*/           OPC_CheckChild1Type, MVT::v4i16,
/*10220*/           OPC_RecordChild2, // #1 = $Vm
/*10221*/           OPC_CheckChild2Type, MVT::v4i16,
/*10223*/           OPC_MoveParent,
/*10224*/           OPC_MoveParent,
/*10225*/           OPC_RecordChild1, // #2 = $src1
/*10226*/           OPC_CheckType, MVT::v4i32,
/*10228*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10230*/           OPC_EmitInteger, MVT::i32, 14, 
/*10233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10236*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 554:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10247*/         /*SwitchType*/ 29, MVT::v2i32,// ->10278
/*10249*/           OPC_CheckChild1Type, MVT::v2i32,
/*10251*/           OPC_RecordChild2, // #1 = $Vm
/*10252*/           OPC_CheckChild2Type, MVT::v2i32,
/*10254*/           OPC_MoveParent,
/*10255*/           OPC_MoveParent,
/*10256*/           OPC_RecordChild1, // #2 = $src1
/*10257*/           OPC_CheckType, MVT::v2i64,
/*10259*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10261*/           OPC_EmitInteger, MVT::i32, 14, 
/*10264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10267*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 554:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10278*/         0, // EndSwitchType
/*10279*/       0, /*End of Scope*/
/*10280*/     /*Scope*/ 107|128,2/*363*/, /*->10645*/
/*10282*/       OPC_RecordChild0, // #0 = $src1
/*10283*/       OPC_MoveChild1,
/*10284*/       OPC_SwitchOpcode /*3 cases */, 47|128,1/*175*/, TARGET_VAL(ISD::MUL),// ->10464
/*10289*/         OPC_Scope, 2|128,1/*130*/, /*->10422*/ // 2 children in Scope
/*10292*/           OPC_RecordChild0, // #1 = $Vn
/*10293*/           OPC_MoveChild1,
/*10294*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10297*/           OPC_RecordChild0, // #2 = $Vm
/*10298*/           OPC_Scope, 60, /*->10360*/ // 2 children in Scope
/*10300*/             OPC_CheckChild0Type, MVT::v4i16,
/*10302*/             OPC_RecordChild1, // #3 = $lane
/*10303*/             OPC_MoveChild1,
/*10304*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10307*/             OPC_MoveParent,
/*10308*/             OPC_MoveParent,
/*10309*/             OPC_MoveParent,
/*10310*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->10335
/*10313*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10315*/               OPC_EmitConvertToTarget, 3,
/*10317*/               OPC_EmitInteger, MVT::i32, 14, 
/*10320*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10323*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10335*/             /*SwitchType*/ 22, MVT::v8i16,// ->10359
/*10337*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10339*/               OPC_EmitConvertToTarget, 3,
/*10341*/               OPC_EmitInteger, MVT::i32, 14, 
/*10344*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10347*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10359*/             0, // EndSwitchType
/*10360*/           /*Scope*/ 60, /*->10421*/
/*10361*/             OPC_CheckChild0Type, MVT::v2i32,
/*10363*/             OPC_RecordChild1, // #3 = $lane
/*10364*/             OPC_MoveChild1,
/*10365*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10368*/             OPC_MoveParent,
/*10369*/             OPC_MoveParent,
/*10370*/             OPC_MoveParent,
/*10371*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->10396
/*10374*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10376*/               OPC_EmitConvertToTarget, 3,
/*10378*/               OPC_EmitInteger, MVT::i32, 14, 
/*10381*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10384*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10396*/             /*SwitchType*/ 22, MVT::v4i32,// ->10420
/*10398*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10400*/               OPC_EmitConvertToTarget, 3,
/*10402*/               OPC_EmitInteger, MVT::i32, 14, 
/*10405*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10408*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10420*/             0, // EndSwitchType
/*10421*/           0, /*End of Scope*/
/*10422*/         /*Scope*/ 40, /*->10463*/
/*10423*/           OPC_MoveChild0,
/*10424*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10427*/           OPC_RecordChild0, // #1 = $Vm
/*10428*/           OPC_CheckChild0Type, MVT::v4i16,
/*10430*/           OPC_RecordChild1, // #2 = $lane
/*10431*/           OPC_MoveChild1,
/*10432*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10435*/           OPC_MoveParent,
/*10436*/           OPC_MoveParent,
/*10437*/           OPC_RecordChild1, // #3 = $Vn
/*10438*/           OPC_MoveParent,
/*10439*/           OPC_CheckType, MVT::v4i16,
/*10441*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10443*/           OPC_EmitConvertToTarget, 2,
/*10445*/           OPC_EmitInteger, MVT::i32, 14, 
/*10448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10451*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10463*/         0, /*End of Scope*/
/*10464*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->10554
/*10467*/         OPC_RecordChild0, // #1 = $Vn
/*10468*/         OPC_Scope, 41, /*->10511*/ // 2 children in Scope
/*10470*/           OPC_CheckChild0Type, MVT::v4i16,
/*10472*/           OPC_MoveChild1,
/*10473*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10476*/           OPC_RecordChild0, // #2 = $Vm
/*10477*/           OPC_CheckChild0Type, MVT::v4i16,
/*10479*/           OPC_RecordChild1, // #3 = $lane
/*10480*/           OPC_MoveChild1,
/*10481*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10484*/           OPC_MoveParent,
/*10485*/           OPC_MoveParent,
/*10486*/           OPC_MoveParent,
/*10487*/           OPC_CheckType, MVT::v4i32,
/*10489*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10491*/           OPC_EmitConvertToTarget, 3,
/*10493*/           OPC_EmitInteger, MVT::i32, 14, 
/*10496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10499*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10511*/         /*Scope*/ 41, /*->10553*/
/*10512*/           OPC_CheckChild0Type, MVT::v2i32,
/*10514*/           OPC_MoveChild1,
/*10515*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10518*/           OPC_RecordChild0, // #2 = $Vm
/*10519*/           OPC_CheckChild0Type, MVT::v2i32,
/*10521*/           OPC_RecordChild1, // #3 = $lane
/*10522*/           OPC_MoveChild1,
/*10523*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10526*/           OPC_MoveParent,
/*10527*/           OPC_MoveParent,
/*10528*/           OPC_MoveParent,
/*10529*/           OPC_CheckType, MVT::v2i64,
/*10531*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10533*/           OPC_EmitConvertToTarget, 3,
/*10535*/           OPC_EmitInteger, MVT::i32, 14, 
/*10538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10541*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10553*/         0, /*End of Scope*/
/*10554*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->10644
/*10557*/         OPC_RecordChild0, // #1 = $Vn
/*10558*/         OPC_Scope, 41, /*->10601*/ // 2 children in Scope
/*10560*/           OPC_CheckChild0Type, MVT::v4i16,
/*10562*/           OPC_MoveChild1,
/*10563*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10566*/           OPC_RecordChild0, // #2 = $Vm
/*10567*/           OPC_CheckChild0Type, MVT::v4i16,
/*10569*/           OPC_RecordChild1, // #3 = $lane
/*10570*/           OPC_MoveChild1,
/*10571*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10574*/           OPC_MoveParent,
/*10575*/           OPC_MoveParent,
/*10576*/           OPC_MoveParent,
/*10577*/           OPC_CheckType, MVT::v4i32,
/*10579*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10581*/           OPC_EmitConvertToTarget, 3,
/*10583*/           OPC_EmitInteger, MVT::i32, 14, 
/*10586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10589*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10601*/         /*Scope*/ 41, /*->10643*/
/*10602*/           OPC_CheckChild0Type, MVT::v2i32,
/*10604*/           OPC_MoveChild1,
/*10605*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10608*/           OPC_RecordChild0, // #2 = $Vm
/*10609*/           OPC_CheckChild0Type, MVT::v2i32,
/*10611*/           OPC_RecordChild1, // #3 = $lane
/*10612*/           OPC_MoveChild1,
/*10613*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10616*/           OPC_MoveParent,
/*10617*/           OPC_MoveParent,
/*10618*/           OPC_MoveParent,
/*10619*/           OPC_CheckType, MVT::v2i64,
/*10621*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10623*/           OPC_EmitConvertToTarget, 3,
/*10625*/           OPC_EmitInteger, MVT::i32, 14, 
/*10628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10631*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10643*/         0, /*End of Scope*/
/*10644*/       0, // EndSwitchOpcode
/*10645*/     /*Scope*/ 90, /*->10736*/
/*10646*/       OPC_MoveChild0,
/*10647*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10650*/       OPC_Scope, 41, /*->10693*/ // 2 children in Scope
/*10652*/         OPC_RecordChild0, // #0 = $Vn
/*10653*/         OPC_MoveChild1,
/*10654*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10657*/         OPC_RecordChild0, // #1 = $Vm
/*10658*/         OPC_CheckChild0Type, MVT::v4i16,
/*10660*/         OPC_RecordChild1, // #2 = $lane
/*10661*/         OPC_MoveChild1,
/*10662*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10665*/         OPC_MoveParent,
/*10666*/         OPC_MoveParent,
/*10667*/         OPC_MoveParent,
/*10668*/         OPC_RecordChild1, // #3 = $src1
/*10669*/         OPC_CheckType, MVT::v4i16,
/*10671*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10673*/         OPC_EmitConvertToTarget, 2,
/*10675*/         OPC_EmitInteger, MVT::i32, 14, 
/*10678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10681*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10693*/       /*Scope*/ 41, /*->10735*/
/*10694*/         OPC_MoveChild0,
/*10695*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10698*/         OPC_RecordChild0, // #0 = $Vm
/*10699*/         OPC_CheckChild0Type, MVT::v4i16,
/*10701*/         OPC_RecordChild1, // #1 = $lane
/*10702*/         OPC_MoveChild1,
/*10703*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10706*/         OPC_MoveParent,
/*10707*/         OPC_MoveParent,
/*10708*/         OPC_RecordChild1, // #2 = $Vn
/*10709*/         OPC_MoveParent,
/*10710*/         OPC_RecordChild1, // #3 = $src1
/*10711*/         OPC_CheckType, MVT::v4i16,
/*10713*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10715*/         OPC_EmitConvertToTarget, 1,
/*10717*/         OPC_EmitInteger, MVT::i32, 14, 
/*10720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10723*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10735*/       0, /*End of Scope*/
/*10736*/     /*Scope*/ 45, /*->10782*/
/*10737*/       OPC_RecordChild0, // #0 = $src1
/*10738*/       OPC_MoveChild1,
/*10739*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10742*/       OPC_MoveChild0,
/*10743*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10746*/       OPC_RecordChild0, // #1 = $Vm
/*10747*/       OPC_CheckChild0Type, MVT::v2i32,
/*10749*/       OPC_RecordChild1, // #2 = $lane
/*10750*/       OPC_MoveChild1,
/*10751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10754*/       OPC_MoveParent,
/*10755*/       OPC_MoveParent,
/*10756*/       OPC_RecordChild1, // #3 = $Vn
/*10757*/       OPC_MoveParent,
/*10758*/       OPC_CheckType, MVT::v2i32,
/*10760*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10762*/       OPC_EmitConvertToTarget, 2,
/*10764*/       OPC_EmitInteger, MVT::i32, 14, 
/*10767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10770*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10782*/     /*Scope*/ 90, /*->10873*/
/*10783*/       OPC_MoveChild0,
/*10784*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10787*/       OPC_Scope, 41, /*->10830*/ // 2 children in Scope
/*10789*/         OPC_RecordChild0, // #0 = $Vn
/*10790*/         OPC_MoveChild1,
/*10791*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10794*/         OPC_RecordChild0, // #1 = $Vm
/*10795*/         OPC_CheckChild0Type, MVT::v2i32,
/*10797*/         OPC_RecordChild1, // #2 = $lane
/*10798*/         OPC_MoveChild1,
/*10799*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10802*/         OPC_MoveParent,
/*10803*/         OPC_MoveParent,
/*10804*/         OPC_MoveParent,
/*10805*/         OPC_RecordChild1, // #3 = $src1
/*10806*/         OPC_CheckType, MVT::v2i32,
/*10808*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10810*/         OPC_EmitConvertToTarget, 2,
/*10812*/         OPC_EmitInteger, MVT::i32, 14, 
/*10815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10818*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10830*/       /*Scope*/ 41, /*->10872*/
/*10831*/         OPC_MoveChild0,
/*10832*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10835*/         OPC_RecordChild0, // #0 = $Vm
/*10836*/         OPC_CheckChild0Type, MVT::v2i32,
/*10838*/         OPC_RecordChild1, // #1 = $lane
/*10839*/         OPC_MoveChild1,
/*10840*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10843*/         OPC_MoveParent,
/*10844*/         OPC_MoveParent,
/*10845*/         OPC_RecordChild1, // #2 = $Vn
/*10846*/         OPC_MoveParent,
/*10847*/         OPC_RecordChild1, // #3 = $src1
/*10848*/         OPC_CheckType, MVT::v2i32,
/*10850*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10852*/         OPC_EmitConvertToTarget, 1,
/*10854*/         OPC_EmitInteger, MVT::i32, 14, 
/*10857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10860*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10872*/       0, /*End of Scope*/
/*10873*/     /*Scope*/ 45, /*->10919*/
/*10874*/       OPC_RecordChild0, // #0 = $src1
/*10875*/       OPC_MoveChild1,
/*10876*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10879*/       OPC_MoveChild0,
/*10880*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10883*/       OPC_RecordChild0, // #1 = $Vm
/*10884*/       OPC_CheckChild0Type, MVT::v4i16,
/*10886*/       OPC_RecordChild1, // #2 = $lane
/*10887*/       OPC_MoveChild1,
/*10888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10891*/       OPC_MoveParent,
/*10892*/       OPC_MoveParent,
/*10893*/       OPC_RecordChild1, // #3 = $Vn
/*10894*/       OPC_MoveParent,
/*10895*/       OPC_CheckType, MVT::v8i16,
/*10897*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10899*/       OPC_EmitConvertToTarget, 2,
/*10901*/       OPC_EmitInteger, MVT::i32, 14, 
/*10904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10907*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10919*/     /*Scope*/ 90, /*->11010*/
/*10920*/       OPC_MoveChild0,
/*10921*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10924*/       OPC_Scope, 41, /*->10967*/ // 2 children in Scope
/*10926*/         OPC_RecordChild0, // #0 = $Vn
/*10927*/         OPC_MoveChild1,
/*10928*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10931*/         OPC_RecordChild0, // #1 = $Vm
/*10932*/         OPC_CheckChild0Type, MVT::v4i16,
/*10934*/         OPC_RecordChild1, // #2 = $lane
/*10935*/         OPC_MoveChild1,
/*10936*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10939*/         OPC_MoveParent,
/*10940*/         OPC_MoveParent,
/*10941*/         OPC_MoveParent,
/*10942*/         OPC_RecordChild1, // #3 = $src1
/*10943*/         OPC_CheckType, MVT::v8i16,
/*10945*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10947*/         OPC_EmitConvertToTarget, 2,
/*10949*/         OPC_EmitInteger, MVT::i32, 14, 
/*10952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10955*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10967*/       /*Scope*/ 41, /*->11009*/
/*10968*/         OPC_MoveChild0,
/*10969*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10972*/         OPC_RecordChild0, // #0 = $Vm
/*10973*/         OPC_CheckChild0Type, MVT::v4i16,
/*10975*/         OPC_RecordChild1, // #1 = $lane
/*10976*/         OPC_MoveChild1,
/*10977*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10980*/         OPC_MoveParent,
/*10981*/         OPC_MoveParent,
/*10982*/         OPC_RecordChild1, // #2 = $Vn
/*10983*/         OPC_MoveParent,
/*10984*/         OPC_RecordChild1, // #3 = $src1
/*10985*/         OPC_CheckType, MVT::v8i16,
/*10987*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10989*/         OPC_EmitConvertToTarget, 1,
/*10991*/         OPC_EmitInteger, MVT::i32, 14, 
/*10994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10997*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11009*/       0, /*End of Scope*/
/*11010*/     /*Scope*/ 45, /*->11056*/
/*11011*/       OPC_RecordChild0, // #0 = $src1
/*11012*/       OPC_MoveChild1,
/*11013*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11016*/       OPC_MoveChild0,
/*11017*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11020*/       OPC_RecordChild0, // #1 = $Vm
/*11021*/       OPC_CheckChild0Type, MVT::v2i32,
/*11023*/       OPC_RecordChild1, // #2 = $lane
/*11024*/       OPC_MoveChild1,
/*11025*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11028*/       OPC_MoveParent,
/*11029*/       OPC_MoveParent,
/*11030*/       OPC_RecordChild1, // #3 = $Vn
/*11031*/       OPC_MoveParent,
/*11032*/       OPC_CheckType, MVT::v4i32,
/*11034*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11036*/       OPC_EmitConvertToTarget, 2,
/*11038*/       OPC_EmitInteger, MVT::i32, 14, 
/*11041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11044*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11056*/     /*Scope*/ 20|128,2/*276*/, /*->11334*/
/*11058*/       OPC_MoveChild0,
/*11059*/       OPC_SwitchOpcode /*3 cases */, 86, TARGET_VAL(ISD::MUL),// ->11149
/*11063*/         OPC_Scope, 41, /*->11106*/ // 2 children in Scope
/*11065*/           OPC_RecordChild0, // #0 = $Vn
/*11066*/           OPC_MoveChild1,
/*11067*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11070*/           OPC_RecordChild0, // #1 = $Vm
/*11071*/           OPC_CheckChild0Type, MVT::v2i32,
/*11073*/           OPC_RecordChild1, // #2 = $lane
/*11074*/           OPC_MoveChild1,
/*11075*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11078*/           OPC_MoveParent,
/*11079*/           OPC_MoveParent,
/*11080*/           OPC_MoveParent,
/*11081*/           OPC_RecordChild1, // #3 = $src1
/*11082*/           OPC_CheckType, MVT::v4i32,
/*11084*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11086*/           OPC_EmitConvertToTarget, 2,
/*11088*/           OPC_EmitInteger, MVT::i32, 14, 
/*11091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11094*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11106*/         /*Scope*/ 41, /*->11148*/
/*11107*/           OPC_MoveChild0,
/*11108*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11111*/           OPC_RecordChild0, // #0 = $Vm
/*11112*/           OPC_CheckChild0Type, MVT::v2i32,
/*11114*/           OPC_RecordChild1, // #1 = $lane
/*11115*/           OPC_MoveChild1,
/*11116*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11119*/           OPC_MoveParent,
/*11120*/           OPC_MoveParent,
/*11121*/           OPC_RecordChild1, // #2 = $Vn
/*11122*/           OPC_MoveParent,
/*11123*/           OPC_RecordChild1, // #3 = $src1
/*11124*/           OPC_CheckType, MVT::v4i32,
/*11126*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11128*/           OPC_EmitConvertToTarget, 1,
/*11130*/           OPC_EmitInteger, MVT::i32, 14, 
/*11133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11136*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11148*/         0, /*End of Scope*/
/*11149*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLs),// ->11241
/*11152*/         OPC_RecordChild0, // #0 = $Vn
/*11153*/         OPC_Scope, 42, /*->11197*/ // 2 children in Scope
/*11155*/           OPC_CheckChild0Type, MVT::v4i16,
/*11157*/           OPC_MoveChild1,
/*11158*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11161*/           OPC_RecordChild0, // #1 = $Vm
/*11162*/           OPC_CheckChild0Type, MVT::v4i16,
/*11164*/           OPC_RecordChild1, // #2 = $lane
/*11165*/           OPC_MoveChild1,
/*11166*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11169*/           OPC_MoveParent,
/*11170*/           OPC_MoveParent,
/*11171*/           OPC_MoveParent,
/*11172*/           OPC_RecordChild1, // #3 = $src1
/*11173*/           OPC_CheckType, MVT::v4i32,
/*11175*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11177*/           OPC_EmitConvertToTarget, 2,
/*11179*/           OPC_EmitInteger, MVT::i32, 14, 
/*11182*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11185*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11197*/         /*Scope*/ 42, /*->11240*/
/*11198*/           OPC_CheckChild0Type, MVT::v2i32,
/*11200*/           OPC_MoveChild1,
/*11201*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11204*/           OPC_RecordChild0, // #1 = $Vm
/*11205*/           OPC_CheckChild0Type, MVT::v2i32,
/*11207*/           OPC_RecordChild1, // #2 = $lane
/*11208*/           OPC_MoveChild1,
/*11209*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11212*/           OPC_MoveParent,
/*11213*/           OPC_MoveParent,
/*11214*/           OPC_MoveParent,
/*11215*/           OPC_RecordChild1, // #3 = $src1
/*11216*/           OPC_CheckType, MVT::v2i64,
/*11218*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11220*/           OPC_EmitConvertToTarget, 2,
/*11222*/           OPC_EmitInteger, MVT::i32, 14, 
/*11225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11228*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11240*/         0, /*End of Scope*/
/*11241*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLu),// ->11333
/*11244*/         OPC_RecordChild0, // #0 = $Vn
/*11245*/         OPC_Scope, 42, /*->11289*/ // 2 children in Scope
/*11247*/           OPC_CheckChild0Type, MVT::v4i16,
/*11249*/           OPC_MoveChild1,
/*11250*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11253*/           OPC_RecordChild0, // #1 = $Vm
/*11254*/           OPC_CheckChild0Type, MVT::v4i16,
/*11256*/           OPC_RecordChild1, // #2 = $lane
/*11257*/           OPC_MoveChild1,
/*11258*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11261*/           OPC_MoveParent,
/*11262*/           OPC_MoveParent,
/*11263*/           OPC_MoveParent,
/*11264*/           OPC_RecordChild1, // #3 = $src1
/*11265*/           OPC_CheckType, MVT::v4i32,
/*11267*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11269*/           OPC_EmitConvertToTarget, 2,
/*11271*/           OPC_EmitInteger, MVT::i32, 14, 
/*11274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11277*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11289*/         /*Scope*/ 42, /*->11332*/
/*11290*/           OPC_CheckChild0Type, MVT::v2i32,
/*11292*/           OPC_MoveChild1,
/*11293*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11296*/           OPC_RecordChild0, // #1 = $Vm
/*11297*/           OPC_CheckChild0Type, MVT::v2i32,
/*11299*/           OPC_RecordChild1, // #2 = $lane
/*11300*/           OPC_MoveChild1,
/*11301*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11304*/           OPC_MoveParent,
/*11305*/           OPC_MoveParent,
/*11306*/           OPC_MoveParent,
/*11307*/           OPC_RecordChild1, // #3 = $src1
/*11308*/           OPC_CheckType, MVT::v2i64,
/*11310*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11312*/           OPC_EmitConvertToTarget, 2,
/*11314*/           OPC_EmitInteger, MVT::i32, 14, 
/*11317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11320*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11332*/         0, /*End of Scope*/
/*11333*/       0, // EndSwitchOpcode
/*11334*/     /*Scope*/ 41|128,1/*169*/, /*->11505*/
/*11336*/       OPC_RecordChild0, // #0 = $src1
/*11337*/       OPC_MoveChild1,
/*11338*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11341*/       OPC_Scope, 106, /*->11449*/ // 2 children in Scope
/*11343*/         OPC_RecordChild0, // #1 = $src2
/*11344*/         OPC_MoveChild1,
/*11345*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11348*/         OPC_RecordChild0, // #2 = $src3
/*11349*/         OPC_Scope, 48, /*->11399*/ // 2 children in Scope
/*11351*/           OPC_CheckChild0Type, MVT::v8i16,
/*11353*/           OPC_RecordChild1, // #3 = $lane
/*11354*/           OPC_MoveChild1,
/*11355*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11358*/           OPC_MoveParent,
/*11359*/           OPC_MoveParent,
/*11360*/           OPC_MoveParent,
/*11361*/           OPC_CheckType, MVT::v8i16,
/*11363*/           OPC_EmitConvertToTarget, 3,
/*11365*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11368*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*11376*/           OPC_EmitConvertToTarget, 3,
/*11378*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11381*/           OPC_EmitInteger, MVT::i32, 14, 
/*11384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11387*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11399*/         /*Scope*/ 48, /*->11448*/
/*11400*/           OPC_CheckChild0Type, MVT::v4i32,
/*11402*/           OPC_RecordChild1, // #3 = $lane
/*11403*/           OPC_MoveChild1,
/*11404*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11407*/           OPC_MoveParent,
/*11408*/           OPC_MoveParent,
/*11409*/           OPC_MoveParent,
/*11410*/           OPC_CheckType, MVT::v4i32,
/*11412*/           OPC_EmitConvertToTarget, 3,
/*11414*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11417*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*11425*/           OPC_EmitConvertToTarget, 3,
/*11427*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11430*/           OPC_EmitInteger, MVT::i32, 14, 
/*11433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11448*/         0, /*End of Scope*/
/*11449*/       /*Scope*/ 54, /*->11504*/
/*11450*/         OPC_MoveChild0,
/*11451*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11454*/         OPC_RecordChild0, // #1 = $src3
/*11455*/         OPC_CheckChild0Type, MVT::v8i16,
/*11457*/         OPC_RecordChild1, // #2 = $lane
/*11458*/         OPC_MoveChild1,
/*11459*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11462*/         OPC_MoveParent,
/*11463*/         OPC_MoveParent,
/*11464*/         OPC_RecordChild1, // #3 = $src2
/*11465*/         OPC_MoveParent,
/*11466*/         OPC_CheckType, MVT::v8i16,
/*11468*/         OPC_EmitConvertToTarget, 2,
/*11470*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11473*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11481*/         OPC_EmitConvertToTarget, 2,
/*11483*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11486*/         OPC_EmitInteger, MVT::i32, 14, 
/*11489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11492*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11504*/       0, /*End of Scope*/
/*11505*/     /*Scope*/ 118, /*->11624*/
/*11506*/       OPC_MoveChild0,
/*11507*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11510*/       OPC_Scope, 55, /*->11567*/ // 2 children in Scope
/*11512*/         OPC_RecordChild0, // #0 = $src2
/*11513*/         OPC_MoveChild1,
/*11514*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11517*/         OPC_RecordChild0, // #1 = $src3
/*11518*/         OPC_CheckChild0Type, MVT::v8i16,
/*11520*/         OPC_RecordChild1, // #2 = $lane
/*11521*/         OPC_MoveChild1,
/*11522*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11525*/         OPC_MoveParent,
/*11526*/         OPC_MoveParent,
/*11527*/         OPC_MoveParent,
/*11528*/         OPC_RecordChild1, // #3 = $src1
/*11529*/         OPC_CheckType, MVT::v8i16,
/*11531*/         OPC_EmitConvertToTarget, 2,
/*11533*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11536*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11544*/         OPC_EmitConvertToTarget, 2,
/*11546*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11549*/         OPC_EmitInteger, MVT::i32, 14, 
/*11552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11555*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11567*/       /*Scope*/ 55, /*->11623*/
/*11568*/         OPC_MoveChild0,
/*11569*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11572*/         OPC_RecordChild0, // #0 = $src3
/*11573*/         OPC_CheckChild0Type, MVT::v8i16,
/*11575*/         OPC_RecordChild1, // #1 = $lane
/*11576*/         OPC_MoveChild1,
/*11577*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11580*/         OPC_MoveParent,
/*11581*/         OPC_MoveParent,
/*11582*/         OPC_RecordChild1, // #2 = $src2
/*11583*/         OPC_MoveParent,
/*11584*/         OPC_RecordChild1, // #3 = $src1
/*11585*/         OPC_CheckType, MVT::v8i16,
/*11587*/         OPC_EmitConvertToTarget, 1,
/*11589*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11592*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*11600*/         OPC_EmitConvertToTarget, 1,
/*11602*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11605*/         OPC_EmitInteger, MVT::i32, 14, 
/*11608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11611*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11623*/       0, /*End of Scope*/
/*11624*/     /*Scope*/ 59, /*->11684*/
/*11625*/       OPC_RecordChild0, // #0 = $src1
/*11626*/       OPC_MoveChild1,
/*11627*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11630*/       OPC_MoveChild0,
/*11631*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11634*/       OPC_RecordChild0, // #1 = $src3
/*11635*/       OPC_CheckChild0Type, MVT::v4i32,
/*11637*/       OPC_RecordChild1, // #2 = $lane
/*11638*/       OPC_MoveChild1,
/*11639*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11642*/       OPC_MoveParent,
/*11643*/       OPC_MoveParent,
/*11644*/       OPC_RecordChild1, // #3 = $src2
/*11645*/       OPC_MoveParent,
/*11646*/       OPC_CheckType, MVT::v4i32,
/*11648*/       OPC_EmitConvertToTarget, 2,
/*11650*/       OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11653*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11661*/       OPC_EmitConvertToTarget, 2,
/*11663*/       OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11666*/       OPC_EmitInteger, MVT::i32, 14, 
/*11669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11672*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11684*/     /*Scope*/ 118, /*->11803*/
/*11685*/       OPC_MoveChild0,
/*11686*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11689*/       OPC_Scope, 55, /*->11746*/ // 2 children in Scope
/*11691*/         OPC_RecordChild0, // #0 = $src2
/*11692*/         OPC_MoveChild1,
/*11693*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11696*/         OPC_RecordChild0, // #1 = $src3
/*11697*/         OPC_CheckChild0Type, MVT::v4i32,
/*11699*/         OPC_RecordChild1, // #2 = $lane
/*11700*/         OPC_MoveChild1,
/*11701*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11704*/         OPC_MoveParent,
/*11705*/         OPC_MoveParent,
/*11706*/         OPC_MoveParent,
/*11707*/         OPC_RecordChild1, // #3 = $src1
/*11708*/         OPC_CheckType, MVT::v4i32,
/*11710*/         OPC_EmitConvertToTarget, 2,
/*11712*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11715*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11723*/         OPC_EmitConvertToTarget, 2,
/*11725*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11728*/         OPC_EmitInteger, MVT::i32, 14, 
/*11731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11734*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11746*/       /*Scope*/ 55, /*->11802*/
/*11747*/         OPC_MoveChild0,
/*11748*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11751*/         OPC_RecordChild0, // #0 = $src3
/*11752*/         OPC_CheckChild0Type, MVT::v4i32,
/*11754*/         OPC_RecordChild1, // #1 = $lane
/*11755*/         OPC_MoveChild1,
/*11756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11759*/         OPC_MoveParent,
/*11760*/         OPC_MoveParent,
/*11761*/         OPC_RecordChild1, // #2 = $src2
/*11762*/         OPC_MoveParent,
/*11763*/         OPC_RecordChild1, // #3 = $src1
/*11764*/         OPC_CheckType, MVT::v4i32,
/*11766*/         OPC_EmitConvertToTarget, 1,
/*11768*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11771*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*11779*/         OPC_EmitConvertToTarget, 1,
/*11781*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11784*/         OPC_EmitInteger, MVT::i32, 14, 
/*11787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11790*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11802*/       0, /*End of Scope*/
/*11803*/     /*Scope*/ 103|128,2/*359*/, /*->12164*/
/*11805*/       OPC_RecordChild0, // #0 = $src1
/*11806*/       OPC_MoveChild1,
/*11807*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*11810*/       OPC_Scope, 46|128,1/*174*/, /*->11987*/ // 2 children in Scope
/*11813*/         OPC_CheckChild0Integer, 41|128,4/*553*/, 
/*11816*/         OPC_RecordChild1, // #1 = $Vn
/*11817*/         OPC_Scope, 27, /*->11846*/ // 6 children in Scope
/*11819*/           OPC_CheckChild1Type, MVT::v8i8,
/*11821*/           OPC_RecordChild2, // #2 = $Vm
/*11822*/           OPC_CheckChild2Type, MVT::v8i8,
/*11824*/           OPC_MoveParent,
/*11825*/           OPC_CheckType, MVT::v8i8,
/*11827*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11829*/           OPC_EmitInteger, MVT::i32, 14, 
/*11832*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11835*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 553:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*11846*/         /*Scope*/ 27, /*->11874*/
/*11847*/           OPC_CheckChild1Type, MVT::v4i16,
/*11849*/           OPC_RecordChild2, // #2 = $Vm
/*11850*/           OPC_CheckChild2Type, MVT::v4i16,
/*11852*/           OPC_MoveParent,
/*11853*/           OPC_CheckType, MVT::v4i16,
/*11855*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11857*/           OPC_EmitInteger, MVT::i32, 14, 
/*11860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11863*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 553:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*11874*/         /*Scope*/ 27, /*->11902*/
/*11875*/           OPC_CheckChild1Type, MVT::v2i32,
/*11877*/           OPC_RecordChild2, // #2 = $Vm
/*11878*/           OPC_CheckChild2Type, MVT::v2i32,
/*11880*/           OPC_MoveParent,
/*11881*/           OPC_CheckType, MVT::v2i32,
/*11883*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11885*/           OPC_EmitInteger, MVT::i32, 14, 
/*11888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11891*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 553:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11902*/         /*Scope*/ 27, /*->11930*/
/*11903*/           OPC_CheckChild1Type, MVT::v16i8,
/*11905*/           OPC_RecordChild2, // #2 = $Vm
/*11906*/           OPC_CheckChild2Type, MVT::v16i8,
/*11908*/           OPC_MoveParent,
/*11909*/           OPC_CheckType, MVT::v16i8,
/*11911*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11913*/           OPC_EmitInteger, MVT::i32, 14, 
/*11916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11919*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 553:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*11930*/         /*Scope*/ 27, /*->11958*/
/*11931*/           OPC_CheckChild1Type, MVT::v8i16,
/*11933*/           OPC_RecordChild2, // #2 = $Vm
/*11934*/           OPC_CheckChild2Type, MVT::v8i16,
/*11936*/           OPC_MoveParent,
/*11937*/           OPC_CheckType, MVT::v8i16,
/*11939*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11941*/           OPC_EmitInteger, MVT::i32, 14, 
/*11944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11947*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 553:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*11958*/         /*Scope*/ 27, /*->11986*/
/*11959*/           OPC_CheckChild1Type, MVT::v4i32,
/*11961*/           OPC_RecordChild2, // #2 = $Vm
/*11962*/           OPC_CheckChild2Type, MVT::v4i32,
/*11964*/           OPC_MoveParent,
/*11965*/           OPC_CheckType, MVT::v4i32,
/*11967*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11969*/           OPC_EmitInteger, MVT::i32, 14, 
/*11972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11975*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 553:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11986*/         0, /*End of Scope*/
/*11987*/       /*Scope*/ 46|128,1/*174*/, /*->12163*/
/*11989*/         OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*11992*/         OPC_RecordChild1, // #1 = $Vn
/*11993*/         OPC_Scope, 27, /*->12022*/ // 6 children in Scope
/*11995*/           OPC_CheckChild1Type, MVT::v8i8,
/*11997*/           OPC_RecordChild2, // #2 = $Vm
/*11998*/           OPC_CheckChild2Type, MVT::v8i8,
/*12000*/           OPC_MoveParent,
/*12001*/           OPC_CheckType, MVT::v8i8,
/*12003*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12005*/           OPC_EmitInteger, MVT::i32, 14, 
/*12008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12011*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 554:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12022*/         /*Scope*/ 27, /*->12050*/
/*12023*/           OPC_CheckChild1Type, MVT::v4i16,
/*12025*/           OPC_RecordChild2, // #2 = $Vm
/*12026*/           OPC_CheckChild2Type, MVT::v4i16,
/*12028*/           OPC_MoveParent,
/*12029*/           OPC_CheckType, MVT::v4i16,
/*12031*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12033*/           OPC_EmitInteger, MVT::i32, 14, 
/*12036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12039*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 554:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12050*/         /*Scope*/ 27, /*->12078*/
/*12051*/           OPC_CheckChild1Type, MVT::v2i32,
/*12053*/           OPC_RecordChild2, // #2 = $Vm
/*12054*/           OPC_CheckChild2Type, MVT::v2i32,
/*12056*/           OPC_MoveParent,
/*12057*/           OPC_CheckType, MVT::v2i32,
/*12059*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12061*/           OPC_EmitInteger, MVT::i32, 14, 
/*12064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12067*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 554:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12078*/         /*Scope*/ 27, /*->12106*/
/*12079*/           OPC_CheckChild1Type, MVT::v16i8,
/*12081*/           OPC_RecordChild2, // #2 = $Vm
/*12082*/           OPC_CheckChild2Type, MVT::v16i8,
/*12084*/           OPC_MoveParent,
/*12085*/           OPC_CheckType, MVT::v16i8,
/*12087*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12089*/           OPC_EmitInteger, MVT::i32, 14, 
/*12092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12095*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 554:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12106*/         /*Scope*/ 27, /*->12134*/
/*12107*/           OPC_CheckChild1Type, MVT::v8i16,
/*12109*/           OPC_RecordChild2, // #2 = $Vm
/*12110*/           OPC_CheckChild2Type, MVT::v8i16,
/*12112*/           OPC_MoveParent,
/*12113*/           OPC_CheckType, MVT::v8i16,
/*12115*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12117*/           OPC_EmitInteger, MVT::i32, 14, 
/*12120*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12123*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 554:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12134*/         /*Scope*/ 27, /*->12162*/
/*12135*/           OPC_CheckChild1Type, MVT::v4i32,
/*12137*/           OPC_RecordChild2, // #2 = $Vm
/*12138*/           OPC_CheckChild2Type, MVT::v4i32,
/*12140*/           OPC_MoveParent,
/*12141*/           OPC_CheckType, MVT::v4i32,
/*12143*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12145*/           OPC_EmitInteger, MVT::i32, 14, 
/*12148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12151*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 554:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12162*/         0, /*End of Scope*/
/*12163*/       0, /*End of Scope*/
/*12164*/     /*Scope*/ 65|128,4/*577*/, /*->12743*/
/*12166*/       OPC_MoveChild0,
/*12167*/       OPC_SwitchOpcode /*3 cases */, 110|128,2/*366*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->12538
/*12172*/         OPC_Scope, 52|128,1/*180*/, /*->12355*/ // 2 children in Scope
/*12175*/           OPC_CheckChild0Integer, 41|128,4/*553*/, 
/*12178*/           OPC_RecordChild1, // #0 = $Vn
/*12179*/           OPC_Scope, 28, /*->12209*/ // 6 children in Scope
/*12181*/             OPC_CheckChild1Type, MVT::v8i8,
/*12183*/             OPC_RecordChild2, // #1 = $Vm
/*12184*/             OPC_CheckChild2Type, MVT::v8i8,
/*12186*/             OPC_MoveParent,
/*12187*/             OPC_RecordChild1, // #2 = $src1
/*12188*/             OPC_CheckType, MVT::v8i8,
/*12190*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12192*/             OPC_EmitInteger, MVT::i32, 14, 
/*12195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12198*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 553:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12209*/           /*Scope*/ 28, /*->12238*/
/*12210*/             OPC_CheckChild1Type, MVT::v4i16,
/*12212*/             OPC_RecordChild2, // #1 = $Vm
/*12213*/             OPC_CheckChild2Type, MVT::v4i16,
/*12215*/             OPC_MoveParent,
/*12216*/             OPC_RecordChild1, // #2 = $src1
/*12217*/             OPC_CheckType, MVT::v4i16,
/*12219*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12221*/             OPC_EmitInteger, MVT::i32, 14, 
/*12224*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12227*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 553:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12238*/           /*Scope*/ 28, /*->12267*/
/*12239*/             OPC_CheckChild1Type, MVT::v2i32,
/*12241*/             OPC_RecordChild2, // #1 = $Vm
/*12242*/             OPC_CheckChild2Type, MVT::v2i32,
/*12244*/             OPC_MoveParent,
/*12245*/             OPC_RecordChild1, // #2 = $src1
/*12246*/             OPC_CheckType, MVT::v2i32,
/*12248*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12250*/             OPC_EmitInteger, MVT::i32, 14, 
/*12253*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12256*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 553:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12267*/           /*Scope*/ 28, /*->12296*/
/*12268*/             OPC_CheckChild1Type, MVT::v16i8,
/*12270*/             OPC_RecordChild2, // #1 = $Vm
/*12271*/             OPC_CheckChild2Type, MVT::v16i8,
/*12273*/             OPC_MoveParent,
/*12274*/             OPC_RecordChild1, // #2 = $src1
/*12275*/             OPC_CheckType, MVT::v16i8,
/*12277*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12279*/             OPC_EmitInteger, MVT::i32, 14, 
/*12282*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12285*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 553:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12296*/           /*Scope*/ 28, /*->12325*/
/*12297*/             OPC_CheckChild1Type, MVT::v8i16,
/*12299*/             OPC_RecordChild2, // #1 = $Vm
/*12300*/             OPC_CheckChild2Type, MVT::v8i16,
/*12302*/             OPC_MoveParent,
/*12303*/             OPC_RecordChild1, // #2 = $src1
/*12304*/             OPC_CheckType, MVT::v8i16,
/*12306*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12308*/             OPC_EmitInteger, MVT::i32, 14, 
/*12311*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12314*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 553:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12325*/           /*Scope*/ 28, /*->12354*/
/*12326*/             OPC_CheckChild1Type, MVT::v4i32,
/*12328*/             OPC_RecordChild2, // #1 = $Vm
/*12329*/             OPC_CheckChild2Type, MVT::v4i32,
/*12331*/             OPC_MoveParent,
/*12332*/             OPC_RecordChild1, // #2 = $src1
/*12333*/             OPC_CheckType, MVT::v4i32,
/*12335*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12337*/             OPC_EmitInteger, MVT::i32, 14, 
/*12340*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12343*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 553:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12354*/           0, /*End of Scope*/
/*12355*/         /*Scope*/ 52|128,1/*180*/, /*->12537*/
/*12357*/           OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*12360*/           OPC_RecordChild1, // #0 = $Vn
/*12361*/           OPC_Scope, 28, /*->12391*/ // 6 children in Scope
/*12363*/             OPC_CheckChild1Type, MVT::v8i8,
/*12365*/             OPC_RecordChild2, // #1 = $Vm
/*12366*/             OPC_CheckChild2Type, MVT::v8i8,
/*12368*/             OPC_MoveParent,
/*12369*/             OPC_RecordChild1, // #2 = $src1
/*12370*/             OPC_CheckType, MVT::v8i8,
/*12372*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12374*/             OPC_EmitInteger, MVT::i32, 14, 
/*12377*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12380*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 554:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12391*/           /*Scope*/ 28, /*->12420*/
/*12392*/             OPC_CheckChild1Type, MVT::v4i16,
/*12394*/             OPC_RecordChild2, // #1 = $Vm
/*12395*/             OPC_CheckChild2Type, MVT::v4i16,
/*12397*/             OPC_MoveParent,
/*12398*/             OPC_RecordChild1, // #2 = $src1
/*12399*/             OPC_CheckType, MVT::v4i16,
/*12401*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12403*/             OPC_EmitInteger, MVT::i32, 14, 
/*12406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12409*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 554:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12420*/           /*Scope*/ 28, /*->12449*/
/*12421*/             OPC_CheckChild1Type, MVT::v2i32,
/*12423*/             OPC_RecordChild2, // #1 = $Vm
/*12424*/             OPC_CheckChild2Type, MVT::v2i32,
/*12426*/             OPC_MoveParent,
/*12427*/             OPC_RecordChild1, // #2 = $src1
/*12428*/             OPC_CheckType, MVT::v2i32,
/*12430*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12432*/             OPC_EmitInteger, MVT::i32, 14, 
/*12435*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12438*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 554:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12449*/           /*Scope*/ 28, /*->12478*/
/*12450*/             OPC_CheckChild1Type, MVT::v16i8,
/*12452*/             OPC_RecordChild2, // #1 = $Vm
/*12453*/             OPC_CheckChild2Type, MVT::v16i8,
/*12455*/             OPC_MoveParent,
/*12456*/             OPC_RecordChild1, // #2 = $src1
/*12457*/             OPC_CheckType, MVT::v16i8,
/*12459*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12461*/             OPC_EmitInteger, MVT::i32, 14, 
/*12464*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12467*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 554:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12478*/           /*Scope*/ 28, /*->12507*/
/*12479*/             OPC_CheckChild1Type, MVT::v8i16,
/*12481*/             OPC_RecordChild2, // #1 = $Vm
/*12482*/             OPC_CheckChild2Type, MVT::v8i16,
/*12484*/             OPC_MoveParent,
/*12485*/             OPC_RecordChild1, // #2 = $src1
/*12486*/             OPC_CheckType, MVT::v8i16,
/*12488*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12490*/             OPC_EmitInteger, MVT::i32, 14, 
/*12493*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12496*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 554:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12507*/           /*Scope*/ 28, /*->12536*/
/*12508*/             OPC_CheckChild1Type, MVT::v4i32,
/*12510*/             OPC_RecordChild2, // #1 = $Vm
/*12511*/             OPC_CheckChild2Type, MVT::v4i32,
/*12513*/             OPC_MoveParent,
/*12514*/             OPC_RecordChild1, // #2 = $src1
/*12515*/             OPC_CheckType, MVT::v4i32,
/*12517*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12519*/             OPC_EmitInteger, MVT::i32, 14, 
/*12522*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12525*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 554:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12536*/           0, /*End of Scope*/
/*12537*/         0, /*End of Scope*/
/*12538*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::SIGN_EXTEND),// ->12640
/*12541*/         OPC_RecordChild0, // #0 = $Vn
/*12542*/         OPC_Scope, 31, /*->12575*/ // 3 children in Scope
/*12544*/           OPC_CheckChild0Type, MVT::v8i8,
/*12546*/           OPC_MoveParent,
/*12547*/           OPC_MoveChild1,
/*12548*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*12551*/           OPC_RecordChild0, // #1 = $Vm
/*12552*/           OPC_CheckChild0Type, MVT::v8i8,
/*12554*/           OPC_MoveParent,
/*12555*/           OPC_CheckType, MVT::v8i16,
/*12557*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12559*/           OPC_EmitInteger, MVT::i32, 14, 
/*12562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12565*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12575*/         /*Scope*/ 31, /*->12607*/
/*12576*/           OPC_CheckChild0Type, MVT::v4i16,
/*12578*/           OPC_MoveParent,
/*12579*/           OPC_MoveChild1,
/*12580*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*12583*/           OPC_RecordChild0, // #1 = $Vm
/*12584*/           OPC_CheckChild0Type, MVT::v4i16,
/*12586*/           OPC_MoveParent,
/*12587*/           OPC_CheckType, MVT::v4i32,
/*12589*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12591*/           OPC_EmitInteger, MVT::i32, 14, 
/*12594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12597*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12607*/         /*Scope*/ 31, /*->12639*/
/*12608*/           OPC_CheckChild0Type, MVT::v2i32,
/*12610*/           OPC_MoveParent,
/*12611*/           OPC_MoveChild1,
/*12612*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*12615*/           OPC_RecordChild0, // #1 = $Vm
/*12616*/           OPC_CheckChild0Type, MVT::v2i32,
/*12618*/           OPC_MoveParent,
/*12619*/           OPC_CheckType, MVT::v2i64,
/*12621*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12623*/           OPC_EmitInteger, MVT::i32, 14, 
/*12626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12629*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12639*/         0, /*End of Scope*/
/*12640*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::ZERO_EXTEND),// ->12742
/*12643*/         OPC_RecordChild0, // #0 = $Vn
/*12644*/         OPC_Scope, 31, /*->12677*/ // 3 children in Scope
/*12646*/           OPC_CheckChild0Type, MVT::v8i8,
/*12648*/           OPC_MoveParent,
/*12649*/           OPC_MoveChild1,
/*12650*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*12653*/           OPC_RecordChild0, // #1 = $Vm
/*12654*/           OPC_CheckChild0Type, MVT::v8i8,
/*12656*/           OPC_MoveParent,
/*12657*/           OPC_CheckType, MVT::v8i16,
/*12659*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12661*/           OPC_EmitInteger, MVT::i32, 14, 
/*12664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12667*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12677*/         /*Scope*/ 31, /*->12709*/
/*12678*/           OPC_CheckChild0Type, MVT::v4i16,
/*12680*/           OPC_MoveParent,
/*12681*/           OPC_MoveChild1,
/*12682*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*12685*/           OPC_RecordChild0, // #1 = $Vm
/*12686*/           OPC_CheckChild0Type, MVT::v4i16,
/*12688*/           OPC_MoveParent,
/*12689*/           OPC_CheckType, MVT::v4i32,
/*12691*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12693*/           OPC_EmitInteger, MVT::i32, 14, 
/*12696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12699*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12709*/         /*Scope*/ 31, /*->12741*/
/*12710*/           OPC_CheckChild0Type, MVT::v2i32,
/*12712*/           OPC_MoveParent,
/*12713*/           OPC_MoveChild1,
/*12714*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*12717*/           OPC_RecordChild0, // #1 = $Vm
/*12718*/           OPC_CheckChild0Type, MVT::v2i32,
/*12720*/           OPC_MoveParent,
/*12721*/           OPC_CheckType, MVT::v2i64,
/*12723*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12725*/           OPC_EmitInteger, MVT::i32, 14, 
/*12728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12731*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12741*/         0, /*End of Scope*/
/*12742*/       0, // EndSwitchOpcode
/*12743*/     /*Scope*/ 28|128,6/*796*/, /*->13541*/
/*12745*/       OPC_RecordChild0, // #0 = $src1
/*12746*/       OPC_MoveChild1,
/*12747*/       OPC_SwitchOpcode /*4 cases */, 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->12946
/*12752*/         OPC_RecordChild0, // #1 = $Vm
/*12753*/         OPC_RecordChild1, // #2 = $SIMM
/*12754*/         OPC_MoveChild1,
/*12755*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12758*/         OPC_MoveParent,
/*12759*/         OPC_MoveParent,
/*12760*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->12784
/*12763*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12765*/           OPC_EmitConvertToTarget, 2,
/*12767*/           OPC_EmitInteger, MVT::i32, 14, 
/*12770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12773*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*12784*/         /*SwitchType*/ 21, MVT::v4i16,// ->12807
/*12786*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12788*/           OPC_EmitConvertToTarget, 2,
/*12790*/           OPC_EmitInteger, MVT::i32, 14, 
/*12793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12796*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*12807*/         /*SwitchType*/ 21, MVT::v2i32,// ->12830
/*12809*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12811*/           OPC_EmitConvertToTarget, 2,
/*12813*/           OPC_EmitInteger, MVT::i32, 14, 
/*12816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12819*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*12830*/         /*SwitchType*/ 21, MVT::v1i64,// ->12853
/*12832*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12834*/           OPC_EmitConvertToTarget, 2,
/*12836*/           OPC_EmitInteger, MVT::i32, 14, 
/*12839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12842*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*12853*/         /*SwitchType*/ 21, MVT::v16i8,// ->12876
/*12855*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12857*/           OPC_EmitConvertToTarget, 2,
/*12859*/           OPC_EmitInteger, MVT::i32, 14, 
/*12862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12865*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*12876*/         /*SwitchType*/ 21, MVT::v8i16,// ->12899
/*12878*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12880*/           OPC_EmitConvertToTarget, 2,
/*12882*/           OPC_EmitInteger, MVT::i32, 14, 
/*12885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12888*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*12899*/         /*SwitchType*/ 21, MVT::v4i32,// ->12922
/*12901*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12903*/           OPC_EmitConvertToTarget, 2,
/*12905*/           OPC_EmitInteger, MVT::i32, 14, 
/*12908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12911*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*12922*/         /*SwitchType*/ 21, MVT::v2i64,// ->12945
/*12924*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12926*/           OPC_EmitConvertToTarget, 2,
/*12928*/           OPC_EmitInteger, MVT::i32, 14, 
/*12931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12934*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*12945*/         0, // EndSwitchType
/*12946*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->13144
/*12950*/         OPC_RecordChild0, // #1 = $Vm
/*12951*/         OPC_RecordChild1, // #2 = $SIMM
/*12952*/         OPC_MoveChild1,
/*12953*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12956*/         OPC_MoveParent,
/*12957*/         OPC_MoveParent,
/*12958*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->12982
/*12961*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12963*/           OPC_EmitConvertToTarget, 2,
/*12965*/           OPC_EmitInteger, MVT::i32, 14, 
/*12968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12971*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*12982*/         /*SwitchType*/ 21, MVT::v4i16,// ->13005
/*12984*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12986*/           OPC_EmitConvertToTarget, 2,
/*12988*/           OPC_EmitInteger, MVT::i32, 14, 
/*12991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12994*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13005*/         /*SwitchType*/ 21, MVT::v2i32,// ->13028
/*13007*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13009*/           OPC_EmitConvertToTarget, 2,
/*13011*/           OPC_EmitInteger, MVT::i32, 14, 
/*13014*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13028*/         /*SwitchType*/ 21, MVT::v1i64,// ->13051
/*13030*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13032*/           OPC_EmitConvertToTarget, 2,
/*13034*/           OPC_EmitInteger, MVT::i32, 14, 
/*13037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13040*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13051*/         /*SwitchType*/ 21, MVT::v16i8,// ->13074
/*13053*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13055*/           OPC_EmitConvertToTarget, 2,
/*13057*/           OPC_EmitInteger, MVT::i32, 14, 
/*13060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13063*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13074*/         /*SwitchType*/ 21, MVT::v8i16,// ->13097
/*13076*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13078*/           OPC_EmitConvertToTarget, 2,
/*13080*/           OPC_EmitInteger, MVT::i32, 14, 
/*13083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13086*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13097*/         /*SwitchType*/ 21, MVT::v4i32,// ->13120
/*13099*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13101*/           OPC_EmitConvertToTarget, 2,
/*13103*/           OPC_EmitInteger, MVT::i32, 14, 
/*13106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13120*/         /*SwitchType*/ 21, MVT::v2i64,// ->13143
/*13122*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13124*/           OPC_EmitConvertToTarget, 2,
/*13126*/           OPC_EmitInteger, MVT::i32, 14, 
/*13129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13132*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13143*/         0, // EndSwitchType
/*13144*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->13342
/*13148*/         OPC_RecordChild0, // #1 = $Vm
/*13149*/         OPC_RecordChild1, // #2 = $SIMM
/*13150*/         OPC_MoveChild1,
/*13151*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13154*/         OPC_MoveParent,
/*13155*/         OPC_MoveParent,
/*13156*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13180
/*13159*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13161*/           OPC_EmitConvertToTarget, 2,
/*13163*/           OPC_EmitInteger, MVT::i32, 14, 
/*13166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13169*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13180*/         /*SwitchType*/ 21, MVT::v4i16,// ->13203
/*13182*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13184*/           OPC_EmitConvertToTarget, 2,
/*13186*/           OPC_EmitInteger, MVT::i32, 14, 
/*13189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13192*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13203*/         /*SwitchType*/ 21, MVT::v2i32,// ->13226
/*13205*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13207*/           OPC_EmitConvertToTarget, 2,
/*13209*/           OPC_EmitInteger, MVT::i32, 14, 
/*13212*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13215*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13226*/         /*SwitchType*/ 21, MVT::v1i64,// ->13249
/*13228*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13230*/           OPC_EmitConvertToTarget, 2,
/*13232*/           OPC_EmitInteger, MVT::i32, 14, 
/*13235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13238*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13249*/         /*SwitchType*/ 21, MVT::v16i8,// ->13272
/*13251*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13253*/           OPC_EmitConvertToTarget, 2,
/*13255*/           OPC_EmitInteger, MVT::i32, 14, 
/*13258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13261*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13272*/         /*SwitchType*/ 21, MVT::v8i16,// ->13295
/*13274*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13276*/           OPC_EmitConvertToTarget, 2,
/*13278*/           OPC_EmitInteger, MVT::i32, 14, 
/*13281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13295*/         /*SwitchType*/ 21, MVT::v4i32,// ->13318
/*13297*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13299*/           OPC_EmitConvertToTarget, 2,
/*13301*/           OPC_EmitInteger, MVT::i32, 14, 
/*13304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13307*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13318*/         /*SwitchType*/ 21, MVT::v2i64,// ->13341
/*13320*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13322*/           OPC_EmitConvertToTarget, 2,
/*13324*/           OPC_EmitInteger, MVT::i32, 14, 
/*13327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13330*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13341*/         0, // EndSwitchType
/*13342*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->13540
/*13346*/         OPC_RecordChild0, // #1 = $Vm
/*13347*/         OPC_RecordChild1, // #2 = $SIMM
/*13348*/         OPC_MoveChild1,
/*13349*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13352*/         OPC_MoveParent,
/*13353*/         OPC_MoveParent,
/*13354*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13378
/*13357*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13359*/           OPC_EmitConvertToTarget, 2,
/*13361*/           OPC_EmitInteger, MVT::i32, 14, 
/*13364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13367*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13378*/         /*SwitchType*/ 21, MVT::v4i16,// ->13401
/*13380*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13382*/           OPC_EmitConvertToTarget, 2,
/*13384*/           OPC_EmitInteger, MVT::i32, 14, 
/*13387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13390*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13401*/         /*SwitchType*/ 21, MVT::v2i32,// ->13424
/*13403*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13405*/           OPC_EmitConvertToTarget, 2,
/*13407*/           OPC_EmitInteger, MVT::i32, 14, 
/*13410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13413*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13424*/         /*SwitchType*/ 21, MVT::v1i64,// ->13447
/*13426*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13428*/           OPC_EmitConvertToTarget, 2,
/*13430*/           OPC_EmitInteger, MVT::i32, 14, 
/*13433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13447*/         /*SwitchType*/ 21, MVT::v16i8,// ->13470
/*13449*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13451*/           OPC_EmitConvertToTarget, 2,
/*13453*/           OPC_EmitInteger, MVT::i32, 14, 
/*13456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13459*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13470*/         /*SwitchType*/ 21, MVT::v8i16,// ->13493
/*13472*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13474*/           OPC_EmitConvertToTarget, 2,
/*13476*/           OPC_EmitInteger, MVT::i32, 14, 
/*13479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13482*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13493*/         /*SwitchType*/ 21, MVT::v4i32,// ->13516
/*13495*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13497*/           OPC_EmitConvertToTarget, 2,
/*13499*/           OPC_EmitInteger, MVT::i32, 14, 
/*13502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13516*/         /*SwitchType*/ 21, MVT::v2i64,// ->13539
/*13518*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13520*/           OPC_EmitConvertToTarget, 2,
/*13522*/           OPC_EmitInteger, MVT::i32, 14, 
/*13525*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13528*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13539*/         0, // EndSwitchType
/*13540*/       0, // EndSwitchOpcode
/*13541*/     /*Scope*/ 31|128,6/*799*/, /*->14342*/
/*13543*/       OPC_MoveChild0,
/*13544*/       OPC_SwitchOpcode /*4 cases */, 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRs),// ->13744
/*13549*/         OPC_RecordChild0, // #0 = $Vm
/*13550*/         OPC_RecordChild1, // #1 = $SIMM
/*13551*/         OPC_MoveChild1,
/*13552*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13555*/         OPC_MoveParent,
/*13556*/         OPC_MoveParent,
/*13557*/         OPC_RecordChild1, // #2 = $src1
/*13558*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13582
/*13561*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13563*/           OPC_EmitConvertToTarget, 1,
/*13565*/           OPC_EmitInteger, MVT::i32, 14, 
/*13568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13571*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13582*/         /*SwitchType*/ 21, MVT::v4i16,// ->13605
/*13584*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13586*/           OPC_EmitConvertToTarget, 1,
/*13588*/           OPC_EmitInteger, MVT::i32, 14, 
/*13591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13594*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13605*/         /*SwitchType*/ 21, MVT::v2i32,// ->13628
/*13607*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13609*/           OPC_EmitConvertToTarget, 1,
/*13611*/           OPC_EmitInteger, MVT::i32, 14, 
/*13614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13617*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13628*/         /*SwitchType*/ 21, MVT::v1i64,// ->13651
/*13630*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13632*/           OPC_EmitConvertToTarget, 1,
/*13634*/           OPC_EmitInteger, MVT::i32, 14, 
/*13637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13640*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13651*/         /*SwitchType*/ 21, MVT::v16i8,// ->13674
/*13653*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13655*/           OPC_EmitConvertToTarget, 1,
/*13657*/           OPC_EmitInteger, MVT::i32, 14, 
/*13660*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13663*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13674*/         /*SwitchType*/ 21, MVT::v8i16,// ->13697
/*13676*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13678*/           OPC_EmitConvertToTarget, 1,
/*13680*/           OPC_EmitInteger, MVT::i32, 14, 
/*13683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13686*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13697*/         /*SwitchType*/ 21, MVT::v4i32,// ->13720
/*13699*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13701*/           OPC_EmitConvertToTarget, 1,
/*13703*/           OPC_EmitInteger, MVT::i32, 14, 
/*13706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13709*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13720*/         /*SwitchType*/ 21, MVT::v2i64,// ->13743
/*13722*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13724*/           OPC_EmitConvertToTarget, 1,
/*13726*/           OPC_EmitInteger, MVT::i32, 14, 
/*13729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13732*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13743*/         0, // EndSwitchType
/*13744*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRu),// ->13943
/*13748*/         OPC_RecordChild0, // #0 = $Vm
/*13749*/         OPC_RecordChild1, // #1 = $SIMM
/*13750*/         OPC_MoveChild1,
/*13751*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13754*/         OPC_MoveParent,
/*13755*/         OPC_MoveParent,
/*13756*/         OPC_RecordChild1, // #2 = $src1
/*13757*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13781
/*13760*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13762*/           OPC_EmitConvertToTarget, 1,
/*13764*/           OPC_EmitInteger, MVT::i32, 14, 
/*13767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13770*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13781*/         /*SwitchType*/ 21, MVT::v4i16,// ->13804
/*13783*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13785*/           OPC_EmitConvertToTarget, 1,
/*13787*/           OPC_EmitInteger, MVT::i32, 14, 
/*13790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13793*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13804*/         /*SwitchType*/ 21, MVT::v2i32,// ->13827
/*13806*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13808*/           OPC_EmitConvertToTarget, 1,
/*13810*/           OPC_EmitInteger, MVT::i32, 14, 
/*13813*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13816*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13827*/         /*SwitchType*/ 21, MVT::v1i64,// ->13850
/*13829*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13831*/           OPC_EmitConvertToTarget, 1,
/*13833*/           OPC_EmitInteger, MVT::i32, 14, 
/*13836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13839*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13850*/         /*SwitchType*/ 21, MVT::v16i8,// ->13873
/*13852*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13854*/           OPC_EmitConvertToTarget, 1,
/*13856*/           OPC_EmitInteger, MVT::i32, 14, 
/*13859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13862*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13873*/         /*SwitchType*/ 21, MVT::v8i16,// ->13896
/*13875*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13877*/           OPC_EmitConvertToTarget, 1,
/*13879*/           OPC_EmitInteger, MVT::i32, 14, 
/*13882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13885*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13896*/         /*SwitchType*/ 21, MVT::v4i32,// ->13919
/*13898*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13900*/           OPC_EmitConvertToTarget, 1,
/*13902*/           OPC_EmitInteger, MVT::i32, 14, 
/*13905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13908*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13919*/         /*SwitchType*/ 21, MVT::v2i64,// ->13942
/*13921*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13923*/           OPC_EmitConvertToTarget, 1,
/*13925*/           OPC_EmitInteger, MVT::i32, 14, 
/*13928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13931*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13942*/         0, // EndSwitchType
/*13943*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRs),// ->14142
/*13947*/         OPC_RecordChild0, // #0 = $Vm
/*13948*/         OPC_RecordChild1, // #1 = $SIMM
/*13949*/         OPC_MoveChild1,
/*13950*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13953*/         OPC_MoveParent,
/*13954*/         OPC_MoveParent,
/*13955*/         OPC_RecordChild1, // #2 = $src1
/*13956*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13980
/*13959*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13961*/           OPC_EmitConvertToTarget, 1,
/*13963*/           OPC_EmitInteger, MVT::i32, 14, 
/*13966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13969*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13980*/         /*SwitchType*/ 21, MVT::v4i16,// ->14003
/*13982*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13984*/           OPC_EmitConvertToTarget, 1,
/*13986*/           OPC_EmitInteger, MVT::i32, 14, 
/*13989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13992*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14003*/         /*SwitchType*/ 21, MVT::v2i32,// ->14026
/*14005*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14007*/           OPC_EmitConvertToTarget, 1,
/*14009*/           OPC_EmitInteger, MVT::i32, 14, 
/*14012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14015*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14026*/         /*SwitchType*/ 21, MVT::v1i64,// ->14049
/*14028*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14030*/           OPC_EmitConvertToTarget, 1,
/*14032*/           OPC_EmitInteger, MVT::i32, 14, 
/*14035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14038*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14049*/         /*SwitchType*/ 21, MVT::v16i8,// ->14072
/*14051*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14053*/           OPC_EmitConvertToTarget, 1,
/*14055*/           OPC_EmitInteger, MVT::i32, 14, 
/*14058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14061*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14072*/         /*SwitchType*/ 21, MVT::v8i16,// ->14095
/*14074*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14076*/           OPC_EmitConvertToTarget, 1,
/*14078*/           OPC_EmitInteger, MVT::i32, 14, 
/*14081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14084*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14095*/         /*SwitchType*/ 21, MVT::v4i32,// ->14118
/*14097*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14099*/           OPC_EmitConvertToTarget, 1,
/*14101*/           OPC_EmitInteger, MVT::i32, 14, 
/*14104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14107*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14118*/         /*SwitchType*/ 21, MVT::v2i64,// ->14141
/*14120*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14122*/           OPC_EmitConvertToTarget, 1,
/*14124*/           OPC_EmitInteger, MVT::i32, 14, 
/*14127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14130*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14141*/         0, // EndSwitchType
/*14142*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRu),// ->14341
/*14146*/         OPC_RecordChild0, // #0 = $Vm
/*14147*/         OPC_RecordChild1, // #1 = $SIMM
/*14148*/         OPC_MoveChild1,
/*14149*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14152*/         OPC_MoveParent,
/*14153*/         OPC_MoveParent,
/*14154*/         OPC_RecordChild1, // #2 = $src1
/*14155*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->14179
/*14158*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14160*/           OPC_EmitConvertToTarget, 1,
/*14162*/           OPC_EmitInteger, MVT::i32, 14, 
/*14165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14168*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*14179*/         /*SwitchType*/ 21, MVT::v4i16,// ->14202
/*14181*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14183*/           OPC_EmitConvertToTarget, 1,
/*14185*/           OPC_EmitInteger, MVT::i32, 14, 
/*14188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14191*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14202*/         /*SwitchType*/ 21, MVT::v2i32,// ->14225
/*14204*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14206*/           OPC_EmitConvertToTarget, 1,
/*14208*/           OPC_EmitInteger, MVT::i32, 14, 
/*14211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14214*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14225*/         /*SwitchType*/ 21, MVT::v1i64,// ->14248
/*14227*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14229*/           OPC_EmitConvertToTarget, 1,
/*14231*/           OPC_EmitInteger, MVT::i32, 14, 
/*14234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14237*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14248*/         /*SwitchType*/ 21, MVT::v16i8,// ->14271
/*14250*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14252*/           OPC_EmitConvertToTarget, 1,
/*14254*/           OPC_EmitInteger, MVT::i32, 14, 
/*14257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14260*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14271*/         /*SwitchType*/ 21, MVT::v8i16,// ->14294
/*14273*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14275*/           OPC_EmitConvertToTarget, 1,
/*14277*/           OPC_EmitInteger, MVT::i32, 14, 
/*14280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14283*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14294*/         /*SwitchType*/ 21, MVT::v4i32,// ->14317
/*14296*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14298*/           OPC_EmitConvertToTarget, 1,
/*14300*/           OPC_EmitInteger, MVT::i32, 14, 
/*14303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14306*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14317*/         /*SwitchType*/ 21, MVT::v2i64,// ->14340
/*14319*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14321*/           OPC_EmitConvertToTarget, 1,
/*14323*/           OPC_EmitInteger, MVT::i32, 14, 
/*14326*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14329*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14340*/         0, // EndSwitchType
/*14341*/       0, // EndSwitchOpcode
/*14342*/     /*Scope*/ 79|128,3/*463*/, /*->14807*/
/*14344*/       OPC_RecordChild0, // #0 = $Vn
/*14345*/       OPC_MoveChild1,
/*14346*/       OPC_SwitchOpcode /*5 cases */, 75, TARGET_VAL(ISD::SIGN_EXTEND),// ->14425
/*14350*/         OPC_RecordChild0, // #1 = $Vm
/*14351*/         OPC_Scope, 23, /*->14376*/ // 3 children in Scope
/*14353*/           OPC_CheckChild0Type, MVT::v8i8,
/*14355*/           OPC_MoveParent,
/*14356*/           OPC_CheckType, MVT::v8i16,
/*14358*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14360*/           OPC_EmitInteger, MVT::i32, 14, 
/*14363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14366*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14376*/         /*Scope*/ 23, /*->14400*/
/*14377*/           OPC_CheckChild0Type, MVT::v4i16,
/*14379*/           OPC_MoveParent,
/*14380*/           OPC_CheckType, MVT::v4i32,
/*14382*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14384*/           OPC_EmitInteger, MVT::i32, 14, 
/*14387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14390*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14400*/         /*Scope*/ 23, /*->14424*/
/*14401*/           OPC_CheckChild0Type, MVT::v2i32,
/*14403*/           OPC_MoveParent,
/*14404*/           OPC_CheckType, MVT::v2i64,
/*14406*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14408*/           OPC_EmitInteger, MVT::i32, 14, 
/*14411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14414*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14424*/         0, /*End of Scope*/
/*14425*/       /*SwitchOpcode*/ 75, TARGET_VAL(ISD::ZERO_EXTEND),// ->14503
/*14428*/         OPC_RecordChild0, // #1 = $Vm
/*14429*/         OPC_Scope, 23, /*->14454*/ // 3 children in Scope
/*14431*/           OPC_CheckChild0Type, MVT::v8i8,
/*14433*/           OPC_MoveParent,
/*14434*/           OPC_CheckType, MVT::v8i16,
/*14436*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14438*/           OPC_EmitInteger, MVT::i32, 14, 
/*14441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14444*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14454*/         /*Scope*/ 23, /*->14478*/
/*14455*/           OPC_CheckChild0Type, MVT::v4i16,
/*14457*/           OPC_MoveParent,
/*14458*/           OPC_CheckType, MVT::v4i32,
/*14460*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14462*/           OPC_EmitInteger, MVT::i32, 14, 
/*14465*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14468*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14478*/         /*Scope*/ 23, /*->14502*/
/*14479*/           OPC_CheckChild0Type, MVT::v2i32,
/*14481*/           OPC_MoveParent,
/*14482*/           OPC_CheckType, MVT::v2i64,
/*14484*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14486*/           OPC_EmitInteger, MVT::i32, 14, 
/*14489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14492*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14502*/         0, /*End of Scope*/
/*14503*/       /*SwitchOpcode*/ 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->14638
/*14507*/         OPC_RecordChild0, // #1 = $Vn
/*14508*/         OPC_RecordChild1, // #2 = $Vm
/*14509*/         OPC_MoveParent,
/*14510*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->14532
/*14513*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14515*/           OPC_EmitInteger, MVT::i32, 14, 
/*14518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14521*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14532*/         /*SwitchType*/ 19, MVT::v4i16,// ->14553
/*14534*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14536*/           OPC_EmitInteger, MVT::i32, 14, 
/*14539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14542*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14553*/         /*SwitchType*/ 19, MVT::v2i32,// ->14574
/*14555*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14557*/           OPC_EmitInteger, MVT::i32, 14, 
/*14560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14563*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14574*/         /*SwitchType*/ 19, MVT::v16i8,// ->14595
/*14576*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14578*/           OPC_EmitInteger, MVT::i32, 14, 
/*14581*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14584*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*14595*/         /*SwitchType*/ 19, MVT::v8i16,// ->14616
/*14597*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14599*/           OPC_EmitInteger, MVT::i32, 14, 
/*14602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14605*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*14616*/         /*SwitchType*/ 19, MVT::v4i32,// ->14637
/*14618*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14620*/           OPC_EmitInteger, MVT::i32, 14, 
/*14623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14626*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14637*/         0, // EndSwitchType
/*14638*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->14722
/*14641*/         OPC_RecordChild0, // #1 = $Vn
/*14642*/         OPC_Scope, 25, /*->14669*/ // 3 children in Scope
/*14644*/           OPC_CheckChild0Type, MVT::v8i8,
/*14646*/           OPC_RecordChild1, // #2 = $Vm
/*14647*/           OPC_MoveParent,
/*14648*/           OPC_CheckType, MVT::v8i16,
/*14650*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14652*/           OPC_EmitInteger, MVT::i32, 14, 
/*14655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14658*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14669*/         /*Scope*/ 25, /*->14695*/
/*14670*/           OPC_CheckChild0Type, MVT::v4i16,
/*14672*/           OPC_RecordChild1, // #2 = $Vm
/*14673*/           OPC_MoveParent,
/*14674*/           OPC_CheckType, MVT::v4i32,
/*14676*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14678*/           OPC_EmitInteger, MVT::i32, 14, 
/*14681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14684*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14695*/         /*Scope*/ 25, /*->14721*/
/*14696*/           OPC_CheckChild0Type, MVT::v2i32,
/*14698*/           OPC_RecordChild1, // #2 = $Vm
/*14699*/           OPC_MoveParent,
/*14700*/           OPC_CheckType, MVT::v2i64,
/*14702*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14704*/           OPC_EmitInteger, MVT::i32, 14, 
/*14707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14710*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14721*/         0, /*End of Scope*/
/*14722*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->14806
/*14725*/         OPC_RecordChild0, // #1 = $Vn
/*14726*/         OPC_Scope, 25, /*->14753*/ // 3 children in Scope
/*14728*/           OPC_CheckChild0Type, MVT::v8i8,
/*14730*/           OPC_RecordChild1, // #2 = $Vm
/*14731*/           OPC_MoveParent,
/*14732*/           OPC_CheckType, MVT::v8i16,
/*14734*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14736*/           OPC_EmitInteger, MVT::i32, 14, 
/*14739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14742*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14753*/         /*Scope*/ 25, /*->14779*/
/*14754*/           OPC_CheckChild0Type, MVT::v4i16,
/*14756*/           OPC_RecordChild1, // #2 = $Vm
/*14757*/           OPC_MoveParent,
/*14758*/           OPC_CheckType, MVT::v4i32,
/*14760*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14762*/           OPC_EmitInteger, MVT::i32, 14, 
/*14765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14768*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14779*/         /*Scope*/ 25, /*->14805*/
/*14780*/           OPC_CheckChild0Type, MVT::v2i32,
/*14782*/           OPC_RecordChild1, // #2 = $Vm
/*14783*/           OPC_MoveParent,
/*14784*/           OPC_CheckType, MVT::v2i64,
/*14786*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14788*/           OPC_EmitInteger, MVT::i32, 14, 
/*14791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14794*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14805*/         0, /*End of Scope*/
/*14806*/       0, // EndSwitchOpcode
/*14807*/     /*Scope*/ 91|128,3/*475*/, /*->15284*/
/*14809*/       OPC_MoveChild0,
/*14810*/       OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->14892
/*14814*/         OPC_RecordChild0, // #0 = $Vm
/*14815*/         OPC_Scope, 24, /*->14841*/ // 3 children in Scope
/*14817*/           OPC_CheckChild0Type, MVT::v8i8,
/*14819*/           OPC_MoveParent,
/*14820*/           OPC_RecordChild1, // #1 = $Vn
/*14821*/           OPC_CheckType, MVT::v8i16,
/*14823*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14825*/           OPC_EmitInteger, MVT::i32, 14, 
/*14828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14831*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14841*/         /*Scope*/ 24, /*->14866*/
/*14842*/           OPC_CheckChild0Type, MVT::v4i16,
/*14844*/           OPC_MoveParent,
/*14845*/           OPC_RecordChild1, // #1 = $Vn
/*14846*/           OPC_CheckType, MVT::v4i32,
/*14848*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14850*/           OPC_EmitInteger, MVT::i32, 14, 
/*14853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14856*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14866*/         /*Scope*/ 24, /*->14891*/
/*14867*/           OPC_CheckChild0Type, MVT::v2i32,
/*14869*/           OPC_MoveParent,
/*14870*/           OPC_RecordChild1, // #1 = $Vn
/*14871*/           OPC_CheckType, MVT::v2i64,
/*14873*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14875*/           OPC_EmitInteger, MVT::i32, 14, 
/*14878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14881*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14891*/         0, /*End of Scope*/
/*14892*/       /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->14973
/*14895*/         OPC_RecordChild0, // #0 = $Vm
/*14896*/         OPC_Scope, 24, /*->14922*/ // 3 children in Scope
/*14898*/           OPC_CheckChild0Type, MVT::v8i8,
/*14900*/           OPC_MoveParent,
/*14901*/           OPC_RecordChild1, // #1 = $Vn
/*14902*/           OPC_CheckType, MVT::v8i16,
/*14904*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14906*/           OPC_EmitInteger, MVT::i32, 14, 
/*14909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14912*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14922*/         /*Scope*/ 24, /*->14947*/
/*14923*/           OPC_CheckChild0Type, MVT::v4i16,
/*14925*/           OPC_MoveParent,
/*14926*/           OPC_RecordChild1, // #1 = $Vn
/*14927*/           OPC_CheckType, MVT::v4i32,
/*14929*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14931*/           OPC_EmitInteger, MVT::i32, 14, 
/*14934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14937*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14947*/         /*Scope*/ 24, /*->14972*/
/*14948*/           OPC_CheckChild0Type, MVT::v2i32,
/*14950*/           OPC_MoveParent,
/*14951*/           OPC_RecordChild1, // #1 = $Vn
/*14952*/           OPC_CheckType, MVT::v2i64,
/*14954*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14956*/           OPC_EmitInteger, MVT::i32, 14, 
/*14959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14962*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14972*/         0, /*End of Scope*/
/*14973*/       /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(ISD::MUL),// ->15109
/*14977*/         OPC_RecordChild0, // #0 = $Vn
/*14978*/         OPC_RecordChild1, // #1 = $Vm
/*14979*/         OPC_MoveParent,
/*14980*/         OPC_RecordChild1, // #2 = $src1
/*14981*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->15003
/*14984*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14986*/           OPC_EmitInteger, MVT::i32, 14, 
/*14989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14992*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15003*/         /*SwitchType*/ 19, MVT::v4i16,// ->15024
/*15005*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15007*/           OPC_EmitInteger, MVT::i32, 14, 
/*15010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15013*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15024*/         /*SwitchType*/ 19, MVT::v2i32,// ->15045
/*15026*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15028*/           OPC_EmitInteger, MVT::i32, 14, 
/*15031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15034*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15045*/         /*SwitchType*/ 19, MVT::v16i8,// ->15066
/*15047*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15049*/           OPC_EmitInteger, MVT::i32, 14, 
/*15052*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15055*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15066*/         /*SwitchType*/ 19, MVT::v8i16,// ->15087
/*15068*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15070*/           OPC_EmitInteger, MVT::i32, 14, 
/*15073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15076*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15087*/         /*SwitchType*/ 19, MVT::v4i32,// ->15108
/*15089*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15091*/           OPC_EmitInteger, MVT::i32, 14, 
/*15094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15097*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15108*/         0, // EndSwitchType
/*15109*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->15196
/*15112*/         OPC_RecordChild0, // #0 = $Vn
/*15113*/         OPC_Scope, 26, /*->15141*/ // 3 children in Scope
/*15115*/           OPC_CheckChild0Type, MVT::v8i8,
/*15117*/           OPC_RecordChild1, // #1 = $Vm
/*15118*/           OPC_MoveParent,
/*15119*/           OPC_RecordChild1, // #2 = $src1
/*15120*/           OPC_CheckType, MVT::v8i16,
/*15122*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15124*/           OPC_EmitInteger, MVT::i32, 14, 
/*15127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15130*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15141*/         /*Scope*/ 26, /*->15168*/
/*15142*/           OPC_CheckChild0Type, MVT::v4i16,
/*15144*/           OPC_RecordChild1, // #1 = $Vm
/*15145*/           OPC_MoveParent,
/*15146*/           OPC_RecordChild1, // #2 = $src1
/*15147*/           OPC_CheckType, MVT::v4i32,
/*15149*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15151*/           OPC_EmitInteger, MVT::i32, 14, 
/*15154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15157*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15168*/         /*Scope*/ 26, /*->15195*/
/*15169*/           OPC_CheckChild0Type, MVT::v2i32,
/*15171*/           OPC_RecordChild1, // #1 = $Vm
/*15172*/           OPC_MoveParent,
/*15173*/           OPC_RecordChild1, // #2 = $src1
/*15174*/           OPC_CheckType, MVT::v2i64,
/*15176*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15178*/           OPC_EmitInteger, MVT::i32, 14, 
/*15181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15184*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15195*/         0, /*End of Scope*/
/*15196*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->15283
/*15199*/         OPC_RecordChild0, // #0 = $Vn
/*15200*/         OPC_Scope, 26, /*->15228*/ // 3 children in Scope
/*15202*/           OPC_CheckChild0Type, MVT::v8i8,
/*15204*/           OPC_RecordChild1, // #1 = $Vm
/*15205*/           OPC_MoveParent,
/*15206*/           OPC_RecordChild1, // #2 = $src1
/*15207*/           OPC_CheckType, MVT::v8i16,
/*15209*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15211*/           OPC_EmitInteger, MVT::i32, 14, 
/*15214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15217*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15228*/         /*Scope*/ 26, /*->15255*/
/*15229*/           OPC_CheckChild0Type, MVT::v4i16,
/*15231*/           OPC_RecordChild1, // #1 = $Vm
/*15232*/           OPC_MoveParent,
/*15233*/           OPC_RecordChild1, // #2 = $src1
/*15234*/           OPC_CheckType, MVT::v4i32,
/*15236*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15238*/           OPC_EmitInteger, MVT::i32, 14, 
/*15241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15255*/         /*Scope*/ 26, /*->15282*/
/*15256*/           OPC_CheckChild0Type, MVT::v2i32,
/*15258*/           OPC_RecordChild1, // #1 = $Vm
/*15259*/           OPC_MoveParent,
/*15260*/           OPC_RecordChild1, // #2 = $src1
/*15261*/           OPC_CheckType, MVT::v2i64,
/*15263*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15265*/           OPC_EmitInteger, MVT::i32, 14, 
/*15268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15271*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15282*/         0, /*End of Scope*/
/*15283*/       0, // EndSwitchOpcode
/*15284*/     /*Scope*/ 36|128,1/*164*/, /*->15450*/
/*15286*/       OPC_RecordChild0, // #0 = $Vn
/*15287*/       OPC_RecordChild1, // #1 = $Vm
/*15288*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->15309
/*15291*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15293*/         OPC_EmitInteger, MVT::i32, 14, 
/*15296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15299*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15309*/       /*SwitchType*/ 18, MVT::v4i16,// ->15329
/*15311*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15313*/         OPC_EmitInteger, MVT::i32, 14, 
/*15316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15319*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15329*/       /*SwitchType*/ 18, MVT::v2i32,// ->15349
/*15331*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15333*/         OPC_EmitInteger, MVT::i32, 14, 
/*15336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15339*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15349*/       /*SwitchType*/ 18, MVT::v16i8,// ->15369
/*15351*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15353*/         OPC_EmitInteger, MVT::i32, 14, 
/*15356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15359*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15369*/       /*SwitchType*/ 18, MVT::v8i16,// ->15389
/*15371*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15373*/         OPC_EmitInteger, MVT::i32, 14, 
/*15376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15379*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15389*/       /*SwitchType*/ 18, MVT::v4i32,// ->15409
/*15391*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15393*/         OPC_EmitInteger, MVT::i32, 14, 
/*15396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15399*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15409*/       /*SwitchType*/ 18, MVT::v1i64,// ->15429
/*15411*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15413*/         OPC_EmitInteger, MVT::i32, 14, 
/*15416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15419*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15429*/       /*SwitchType*/ 18, MVT::v2i64,// ->15449
/*15431*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15433*/         OPC_EmitInteger, MVT::i32, 14, 
/*15436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15439*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15449*/       0, // EndSwitchType
/*15450*/     0, /*End of Scope*/
/*15451*/   /*SwitchOpcode*/ 32|128,19/*2464*/, TARGET_VAL(ISD::AND),// ->17919
/*15455*/     OPC_Scope, 63, /*->15520*/ // 34 children in Scope
/*15457*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15462*/       OPC_MoveChild0,
/*15463*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*15466*/       OPC_RecordChild0, // #0 = $Src
/*15467*/       OPC_CheckChild1Integer, 8, 
/*15469*/       OPC_CheckChild1Type, MVT::i32,
/*15471*/       OPC_MoveParent,
/*15472*/       OPC_CheckType, MVT::i32,
/*15474*/       OPC_Scope, 21, /*->15497*/ // 2 children in Scope
/*15476*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15478*/         OPC_EmitInteger, MVT::i32, 1, 
/*15481*/         OPC_EmitInteger, MVT::i32, 14, 
/*15484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15487*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*15497*/       /*Scope*/ 21, /*->15519*/
/*15498*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15500*/         OPC_EmitInteger, MVT::i32, 1, 
/*15503*/         OPC_EmitInteger, MVT::i32, 14, 
/*15506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15509*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*15519*/       0, /*End of Scope*/
/*15520*/     /*Scope*/ 44, /*->15565*/
/*15521*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15524*/       OPC_MoveChild0,
/*15525*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15528*/       OPC_RecordChild0, // #0 = $Rm
/*15529*/       OPC_RecordChild1, // #1 = $rot
/*15530*/       OPC_MoveChild1,
/*15531*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15534*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15536*/       OPC_CheckType, MVT::i32,
/*15538*/       OPC_MoveParent,
/*15539*/       OPC_MoveParent,
/*15540*/       OPC_CheckType, MVT::i32,
/*15542*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15544*/       OPC_EmitConvertToTarget, 1,
/*15546*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15549*/       OPC_EmitInteger, MVT::i32, 14, 
/*15552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15555*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15565*/     /*Scope*/ 45, /*->15611*/
/*15566*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15570*/       OPC_MoveChild0,
/*15571*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15574*/       OPC_RecordChild0, // #0 = $Rm
/*15575*/       OPC_RecordChild1, // #1 = $rot
/*15576*/       OPC_MoveChild1,
/*15577*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15580*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15582*/       OPC_CheckType, MVT::i32,
/*15584*/       OPC_MoveParent,
/*15585*/       OPC_MoveParent,
/*15586*/       OPC_CheckType, MVT::i32,
/*15588*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15590*/       OPC_EmitConvertToTarget, 1,
/*15592*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15595*/       OPC_EmitInteger, MVT::i32, 14, 
/*15598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15601*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15611*/     /*Scope*/ 46, /*->15658*/
/*15612*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15617*/       OPC_MoveChild0,
/*15618*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15621*/       OPC_RecordChild0, // #0 = $Rm
/*15622*/       OPC_RecordChild1, // #1 = $rot
/*15623*/       OPC_MoveChild1,
/*15624*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15627*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15629*/       OPC_CheckType, MVT::i32,
/*15631*/       OPC_MoveParent,
/*15632*/       OPC_MoveParent,
/*15633*/       OPC_CheckType, MVT::i32,
/*15635*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15637*/       OPC_EmitConvertToTarget, 1,
/*15639*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15642*/       OPC_EmitInteger, MVT::i32, 14, 
/*15645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15648*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15658*/     /*Scope*/ 44, /*->15703*/
/*15659*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15662*/       OPC_MoveChild0,
/*15663*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15666*/       OPC_RecordChild0, // #0 = $Rm
/*15667*/       OPC_RecordChild1, // #1 = $rot
/*15668*/       OPC_MoveChild1,
/*15669*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15672*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15674*/       OPC_CheckType, MVT::i32,
/*15676*/       OPC_MoveParent,
/*15677*/       OPC_MoveParent,
/*15678*/       OPC_CheckType, MVT::i32,
/*15680*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*15682*/       OPC_EmitConvertToTarget, 1,
/*15684*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15687*/       OPC_EmitInteger, MVT::i32, 14, 
/*15690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15693*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15703*/     /*Scope*/ 45, /*->15749*/
/*15704*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15708*/       OPC_MoveChild0,
/*15709*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15712*/       OPC_RecordChild0, // #0 = $Rm
/*15713*/       OPC_RecordChild1, // #1 = $rot
/*15714*/       OPC_MoveChild1,
/*15715*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15718*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15720*/       OPC_CheckType, MVT::i32,
/*15722*/       OPC_MoveParent,
/*15723*/       OPC_MoveParent,
/*15724*/       OPC_CheckType, MVT::i32,
/*15726*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*15728*/       OPC_EmitConvertToTarget, 1,
/*15730*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15733*/       OPC_EmitInteger, MVT::i32, 14, 
/*15736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15739*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15749*/     /*Scope*/ 46, /*->15796*/
/*15750*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15755*/       OPC_MoveChild0,
/*15756*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15759*/       OPC_RecordChild0, // #0 = $Rm
/*15760*/       OPC_RecordChild1, // #1 = $rot
/*15761*/       OPC_MoveChild1,
/*15762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15765*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15767*/       OPC_CheckType, MVT::i32,
/*15769*/       OPC_MoveParent,
/*15770*/       OPC_MoveParent,
/*15771*/       OPC_CheckType, MVT::i32,
/*15773*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15775*/       OPC_EmitConvertToTarget, 1,
/*15777*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15780*/       OPC_EmitInteger, MVT::i32, 14, 
/*15783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15786*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15796*/     /*Scope*/ 27, /*->15824*/
/*15797*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15800*/       OPC_RecordChild0, // #0 = $Src
/*15801*/       OPC_CheckType, MVT::i32,
/*15803*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15805*/       OPC_EmitInteger, MVT::i32, 0, 
/*15808*/       OPC_EmitInteger, MVT::i32, 14, 
/*15811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15814*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*15824*/     /*Scope*/ 28, /*->15853*/
/*15825*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15829*/       OPC_RecordChild0, // #0 = $Src
/*15830*/       OPC_CheckType, MVT::i32,
/*15832*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15834*/       OPC_EmitInteger, MVT::i32, 0, 
/*15837*/       OPC_EmitInteger, MVT::i32, 14, 
/*15840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15843*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*15853*/     /*Scope*/ 29, /*->15883*/
/*15854*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15859*/       OPC_RecordChild0, // #0 = $Src
/*15860*/       OPC_CheckType, MVT::i32,
/*15862*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15864*/       OPC_EmitInteger, MVT::i32, 0, 
/*15867*/       OPC_EmitInteger, MVT::i32, 14, 
/*15870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15873*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*15883*/     /*Scope*/ 27, /*->15911*/
/*15884*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15887*/       OPC_RecordChild0, // #0 = $Rm
/*15888*/       OPC_CheckType, MVT::i32,
/*15890*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*15892*/       OPC_EmitInteger, MVT::i32, 0, 
/*15895*/       OPC_EmitInteger, MVT::i32, 14, 
/*15898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15901*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*15911*/     /*Scope*/ 28, /*->15940*/
/*15912*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15916*/       OPC_RecordChild0, // #0 = $Rm
/*15917*/       OPC_CheckType, MVT::i32,
/*15919*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*15921*/       OPC_EmitInteger, MVT::i32, 0, 
/*15924*/       OPC_EmitInteger, MVT::i32, 14, 
/*15927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15930*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*15940*/     /*Scope*/ 29, /*->15970*/
/*15941*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15946*/       OPC_RecordChild0, // #0 = $Rm
/*15947*/       OPC_CheckType, MVT::i32,
/*15949*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15951*/       OPC_EmitInteger, MVT::i32, 0, 
/*15954*/       OPC_EmitInteger, MVT::i32, 14, 
/*15957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15960*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*15970*/     /*Scope*/ 47, /*->16018*/
/*15971*/       OPC_RecordChild0, // #0 = $Rn
/*15972*/       OPC_MoveChild1,
/*15973*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15976*/       OPC_RecordChild0, // #1 = $shift
/*15977*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15988*/       OPC_MoveParent,
/*15989*/       OPC_CheckType, MVT::i32,
/*15991*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*15993*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*15996*/       OPC_EmitInteger, MVT::i32, 14, 
/*15999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16005*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16018*/     /*Scope*/ 39, /*->16058*/
/*16019*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16022*/       OPC_MoveChild0,
/*16023*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16026*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16027*/       OPC_CheckFoldableChainNode,
/*16028*/       OPC_CheckChild1Integer, 17|128,4/*529*/, 
/*16031*/       OPC_RecordChild2, // #1 = $addr
/*16032*/       OPC_CheckChild2Type, MVT::i32,
/*16034*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*16036*/       OPC_MoveParent,
/*16037*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16039*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16042*/       OPC_EmitMergeInputChains1_0,
/*16043*/       OPC_EmitInteger, MVT::i32, 14, 
/*16046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16049*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*16058*/     /*Scope*/ 40, /*->16099*/
/*16059*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16063*/       OPC_MoveChild0,
/*16064*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16067*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16068*/       OPC_CheckFoldableChainNode,
/*16069*/       OPC_CheckChild1Integer, 17|128,4/*529*/, 
/*16072*/       OPC_RecordChild2, // #1 = $addr
/*16073*/       OPC_CheckChild2Type, MVT::i32,
/*16075*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*16077*/       OPC_MoveParent,
/*16078*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16080*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16083*/       OPC_EmitMergeInputChains1_0,
/*16084*/       OPC_EmitInteger, MVT::i32, 14, 
/*16087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16090*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*16099*/     /*Scope*/ 39, /*->16139*/
/*16100*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16103*/       OPC_MoveChild0,
/*16104*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16107*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16108*/       OPC_CheckFoldableChainNode,
/*16109*/       OPC_CheckChild1Integer, 11|128,4/*523*/, 
/*16112*/       OPC_RecordChild2, // #1 = $addr
/*16113*/       OPC_CheckChild2Type, MVT::i32,
/*16115*/       OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*16117*/       OPC_MoveParent,
/*16118*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16120*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16123*/       OPC_EmitMergeInputChains1_0,
/*16124*/       OPC_EmitInteger, MVT::i32, 14, 
/*16127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16130*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 523:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*16139*/     /*Scope*/ 40, /*->16180*/
/*16140*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16144*/       OPC_MoveChild0,
/*16145*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16148*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16149*/       OPC_CheckFoldableChainNode,
/*16150*/       OPC_CheckChild1Integer, 11|128,4/*523*/, 
/*16153*/       OPC_RecordChild2, // #1 = $addr
/*16154*/       OPC_CheckChild2Type, MVT::i32,
/*16156*/       OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*16158*/       OPC_MoveParent,
/*16159*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16161*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16164*/       OPC_EmitMergeInputChains1_0,
/*16165*/       OPC_EmitInteger, MVT::i32, 14, 
/*16168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16171*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 523:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*16180*/     /*Scope*/ 47, /*->16228*/
/*16181*/       OPC_MoveChild0,
/*16182*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16185*/       OPC_RecordChild0, // #0 = $shift
/*16186*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16197*/       OPC_MoveParent,
/*16198*/       OPC_RecordChild1, // #1 = $Rn
/*16199*/       OPC_CheckType, MVT::i32,
/*16201*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16203*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16206*/       OPC_EmitInteger, MVT::i32, 14, 
/*16209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16215*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16228*/     /*Scope*/ 76, /*->16305*/
/*16229*/       OPC_RecordChild0, // #0 = $Rn
/*16230*/       OPC_MoveChild1,
/*16231*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16234*/       OPC_RecordChild0, // #1 = $shift
/*16235*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16246*/       OPC_MoveParent,
/*16247*/       OPC_CheckType, MVT::i32,
/*16249*/       OPC_Scope, 26, /*->16277*/ // 2 children in Scope
/*16251*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16253*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16256*/         OPC_EmitInteger, MVT::i32, 14, 
/*16259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16265*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16277*/       /*Scope*/ 26, /*->16304*/
/*16278*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16280*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16283*/         OPC_EmitInteger, MVT::i32, 14, 
/*16286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16292*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16304*/       0, /*End of Scope*/
/*16305*/     /*Scope*/ 76, /*->16382*/
/*16306*/       OPC_MoveChild0,
/*16307*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16310*/       OPC_RecordChild0, // #0 = $shift
/*16311*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16322*/       OPC_MoveParent,
/*16323*/       OPC_RecordChild1, // #1 = $Rn
/*16324*/       OPC_CheckType, MVT::i32,
/*16326*/       OPC_Scope, 26, /*->16354*/ // 2 children in Scope
/*16328*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16330*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*16333*/         OPC_EmitInteger, MVT::i32, 14, 
/*16336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16342*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16354*/       /*Scope*/ 26, /*->16381*/
/*16355*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16357*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16360*/         OPC_EmitInteger, MVT::i32, 14, 
/*16363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16369*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16381*/       0, /*End of Scope*/
/*16382*/     /*Scope*/ 84|128,1/*212*/, /*->16596*/
/*16384*/       OPC_RecordChild0, // #0 = $Rn
/*16385*/       OPC_Scope, 30, /*->16417*/ // 4 children in Scope
/*16387*/         OPC_RecordChild1, // #1 = $shift
/*16388*/         OPC_CheckType, MVT::i32,
/*16390*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16392*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16395*/         OPC_EmitInteger, MVT::i32, 14, 
/*16398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16404*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16417*/       /*Scope*/ 95, /*->16513*/
/*16418*/         OPC_MoveChild1,
/*16419*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16422*/         OPC_RecordChild0, // #1 = $imm
/*16423*/         OPC_MoveChild0,
/*16424*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16427*/         OPC_Scope, 41, /*->16470*/ // 2 children in Scope
/*16429*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16431*/           OPC_MoveParent,
/*16432*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16443*/           OPC_MoveParent,
/*16444*/           OPC_CheckType, MVT::i32,
/*16446*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16448*/           OPC_EmitConvertToTarget, 1,
/*16450*/           OPC_EmitInteger, MVT::i32, 14, 
/*16453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16459*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16470*/         /*Scope*/ 41, /*->16512*/
/*16471*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16473*/           OPC_MoveParent,
/*16474*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16485*/           OPC_MoveParent,
/*16486*/           OPC_CheckType, MVT::i32,
/*16488*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16490*/           OPC_EmitConvertToTarget, 1,
/*16492*/           OPC_EmitInteger, MVT::i32, 14, 
/*16495*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16501*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16512*/         0, /*End of Scope*/
/*16513*/       /*Scope*/ 30, /*->16544*/
/*16514*/         OPC_RecordChild1, // #1 = $Rn
/*16515*/         OPC_CheckType, MVT::i32,
/*16517*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16519*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16522*/         OPC_EmitInteger, MVT::i32, 14, 
/*16525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16544*/       /*Scope*/ 50, /*->16595*/
/*16545*/         OPC_MoveChild1,
/*16546*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16549*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16560*/         OPC_RecordChild1, // #1 = $imm
/*16561*/         OPC_MoveChild1,
/*16562*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16565*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16567*/         OPC_MoveParent,
/*16568*/         OPC_MoveParent,
/*16569*/         OPC_CheckType, MVT::i32,
/*16571*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16573*/         OPC_EmitConvertToTarget, 1,
/*16575*/         OPC_EmitInteger, MVT::i32, 14, 
/*16578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16584*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16595*/       0, /*End of Scope*/
/*16596*/     /*Scope*/ 102, /*->16699*/
/*16597*/       OPC_MoveChild0,
/*16598*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16601*/       OPC_Scope, 47, /*->16650*/ // 2 children in Scope
/*16603*/         OPC_RecordChild0, // #0 = $imm
/*16604*/         OPC_MoveChild0,
/*16605*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16608*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16610*/         OPC_MoveParent,
/*16611*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16622*/         OPC_MoveParent,
/*16623*/         OPC_RecordChild1, // #1 = $Rn
/*16624*/         OPC_CheckType, MVT::i32,
/*16626*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16628*/         OPC_EmitConvertToTarget, 0,
/*16630*/         OPC_EmitInteger, MVT::i32, 14, 
/*16633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16639*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16650*/       /*Scope*/ 47, /*->16698*/
/*16651*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16662*/         OPC_RecordChild1, // #0 = $imm
/*16663*/         OPC_MoveChild1,
/*16664*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16667*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16669*/         OPC_MoveParent,
/*16670*/         OPC_MoveParent,
/*16671*/         OPC_RecordChild1, // #1 = $Rn
/*16672*/         OPC_CheckType, MVT::i32,
/*16674*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16676*/         OPC_EmitConvertToTarget, 0,
/*16678*/         OPC_EmitInteger, MVT::i32, 14, 
/*16681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16687*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16698*/       0, /*End of Scope*/
/*16699*/     /*Scope*/ 51, /*->16751*/
/*16700*/       OPC_RecordChild0, // #0 = $Rn
/*16701*/       OPC_MoveChild1,
/*16702*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16705*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16716*/       OPC_RecordChild1, // #1 = $imm
/*16717*/       OPC_MoveChild1,
/*16718*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16721*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16723*/       OPC_MoveParent,
/*16724*/       OPC_MoveParent,
/*16725*/       OPC_CheckType, MVT::i32,
/*16727*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16729*/       OPC_EmitConvertToTarget, 1,
/*16731*/       OPC_EmitInteger, MVT::i32, 14, 
/*16734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16740*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16751*/     /*Scope*/ 102, /*->16854*/
/*16752*/       OPC_MoveChild0,
/*16753*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16756*/       OPC_Scope, 47, /*->16805*/ // 2 children in Scope
/*16758*/         OPC_RecordChild0, // #0 = $imm
/*16759*/         OPC_MoveChild0,
/*16760*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16763*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16765*/         OPC_MoveParent,
/*16766*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16777*/         OPC_MoveParent,
/*16778*/         OPC_RecordChild1, // #1 = $Rn
/*16779*/         OPC_CheckType, MVT::i32,
/*16781*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16783*/         OPC_EmitConvertToTarget, 0,
/*16785*/         OPC_EmitInteger, MVT::i32, 14, 
/*16788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16794*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16805*/       /*Scope*/ 47, /*->16853*/
/*16806*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16817*/         OPC_RecordChild1, // #0 = $imm
/*16818*/         OPC_MoveChild1,
/*16819*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16822*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16824*/         OPC_MoveParent,
/*16825*/         OPC_MoveParent,
/*16826*/         OPC_RecordChild1, // #1 = $Rn
/*16827*/         OPC_CheckType, MVT::i32,
/*16829*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16831*/         OPC_EmitConvertToTarget, 0,
/*16833*/         OPC_EmitInteger, MVT::i32, 14, 
/*16836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16842*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16853*/       0, /*End of Scope*/
/*16854*/     /*Scope*/ 80|128,1/*208*/, /*->17064*/
/*16856*/       OPC_RecordChild0, // #0 = $Rn
/*16857*/       OPC_Scope, 113, /*->16972*/ // 2 children in Scope
/*16859*/         OPC_RecordChild1, // #1 = $shift
/*16860*/         OPC_CheckType, MVT::i32,
/*16862*/         OPC_Scope, 26, /*->16890*/ // 4 children in Scope
/*16864*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16866*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16869*/           OPC_EmitInteger, MVT::i32, 14, 
/*16872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16878*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16890*/         /*Scope*/ 26, /*->16917*/
/*16891*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16893*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16896*/           OPC_EmitInteger, MVT::i32, 14, 
/*16899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16905*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16917*/         /*Scope*/ 26, /*->16944*/
/*16918*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16920*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*16923*/           OPC_EmitInteger, MVT::i32, 14, 
/*16926*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16932*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16944*/         /*Scope*/ 26, /*->16971*/
/*16945*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16947*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16950*/           OPC_EmitInteger, MVT::i32, 14, 
/*16953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16959*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16971*/         0, /*End of Scope*/
/*16972*/       /*Scope*/ 90, /*->17063*/
/*16973*/         OPC_MoveChild1,
/*16974*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16977*/         OPC_RecordChild0, // #1 = $Rm
/*16978*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16989*/         OPC_MoveParent,
/*16990*/         OPC_CheckType, MVT::i32,
/*16992*/         OPC_Scope, 22, /*->17016*/ // 3 children in Scope
/*16994*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16996*/           OPC_EmitInteger, MVT::i32, 14, 
/*16999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17005*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17016*/         /*Scope*/ 22, /*->17039*/
/*17017*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17019*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17022*/           OPC_EmitInteger, MVT::i32, 14, 
/*17025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17028*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17039*/         /*Scope*/ 22, /*->17062*/
/*17040*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17042*/           OPC_EmitInteger, MVT::i32, 14, 
/*17045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17051*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17062*/         0, /*End of Scope*/
/*17063*/       0, /*End of Scope*/
/*17064*/     /*Scope*/ 91, /*->17156*/
/*17065*/       OPC_MoveChild0,
/*17066*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17069*/       OPC_RecordChild0, // #0 = $Rm
/*17070*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17081*/       OPC_MoveParent,
/*17082*/       OPC_RecordChild1, // #1 = $Rn
/*17083*/       OPC_CheckType, MVT::i32,
/*17085*/       OPC_Scope, 22, /*->17109*/ // 3 children in Scope
/*17087*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17089*/         OPC_EmitInteger, MVT::i32, 14, 
/*17092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17098*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17109*/       /*Scope*/ 22, /*->17132*/
/*17110*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17112*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17115*/         OPC_EmitInteger, MVT::i32, 14, 
/*17118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17121*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17132*/       /*Scope*/ 22, /*->17155*/
/*17133*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17135*/         OPC_EmitInteger, MVT::i32, 14, 
/*17138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17144*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17155*/       0, /*End of Scope*/
/*17156*/     /*Scope*/ 23, /*->17180*/
/*17157*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17160*/       OPC_RecordChild0, // #0 = $Rm
/*17161*/       OPC_CheckType, MVT::i32,
/*17163*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17165*/       OPC_EmitInteger, MVT::i32, 14, 
/*17168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17171*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTB), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*17180*/     /*Scope*/ 24, /*->17205*/
/*17181*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17185*/       OPC_RecordChild0, // #0 = $Rm
/*17186*/       OPC_CheckType, MVT::i32,
/*17188*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17190*/       OPC_EmitInteger, MVT::i32, 14, 
/*17193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17196*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*17205*/     /*Scope*/ 49|128,3/*433*/, /*->17640*/
/*17207*/       OPC_RecordChild0, // #0 = $src
/*17208*/       OPC_Scope, 37, /*->17247*/ // 4 children in Scope
/*17210*/         OPC_RecordChild1, // #1 = $imm
/*17211*/         OPC_MoveChild1,
/*17212*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17215*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*17217*/         OPC_MoveParent,
/*17218*/         OPC_CheckType, MVT::i32,
/*17220*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17222*/         OPC_EmitConvertToTarget, 1,
/*17224*/         OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*17227*/         OPC_EmitInteger, MVT::i32, 14, 
/*17230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17236*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*17247*/       /*Scope*/ 41, /*->17289*/
/*17248*/         OPC_MoveChild0,
/*17249*/         OPC_CheckPredicate, 25, // Predicate_top16Zero
/*17251*/         OPC_MoveParent,
/*17252*/         OPC_RecordChild1, // #1 = $imm
/*17253*/         OPC_MoveChild1,
/*17254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17257*/         OPC_CheckPredicate, 26, // Predicate_t2_so_imm_notSext
/*17259*/         OPC_MoveParent,
/*17260*/         OPC_CheckType, MVT::i32,
/*17262*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17264*/         OPC_EmitConvertToTarget, 1,
/*17266*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*17269*/         OPC_EmitInteger, MVT::i32, 14, 
/*17272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17278*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*17289*/       /*Scope*/ 102|128,1/*230*/, /*->17521*/
/*17291*/         OPC_RecordChild1, // #1 = $imm
/*17292*/         OPC_Scope, 23|128,1/*151*/, /*->17446*/ // 2 children in Scope
/*17295*/           OPC_MoveChild1,
/*17296*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17299*/           OPC_Scope, 29, /*->17330*/ // 5 children in Scope
/*17301*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*17303*/             OPC_MoveParent,
/*17304*/             OPC_CheckType, MVT::i32,
/*17306*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17308*/             OPC_EmitConvertToTarget, 1,
/*17310*/             OPC_EmitInteger, MVT::i32, 14, 
/*17313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17316*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17319*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17330*/           /*Scope*/ 25, /*->17356*/
/*17331*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*17333*/             OPC_MoveParent,
/*17334*/             OPC_CheckType, MVT::i32,
/*17336*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*17338*/             OPC_EmitConvertToTarget, 1,
/*17340*/             OPC_EmitInteger, MVT::i32, 14, 
/*17343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17346*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*17356*/           /*Scope*/ 32, /*->17389*/
/*17357*/             OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*17359*/             OPC_MoveParent,
/*17360*/             OPC_CheckType, MVT::i32,
/*17362*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17364*/             OPC_EmitConvertToTarget, 1,
/*17366*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*17369*/             OPC_EmitInteger, MVT::i32, 14, 
/*17372*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17375*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17378*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*17389*/           /*Scope*/ 29, /*->17419*/
/*17390*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*17392*/             OPC_MoveParent,
/*17393*/             OPC_CheckType, MVT::i32,
/*17395*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17397*/             OPC_EmitConvertToTarget, 1,
/*17399*/             OPC_EmitInteger, MVT::i32, 14, 
/*17402*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17405*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17408*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17419*/           /*Scope*/ 25, /*->17445*/
/*17420*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*17422*/             OPC_MoveParent,
/*17423*/             OPC_CheckType, MVT::i32,
/*17425*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17427*/             OPC_EmitConvertToTarget, 1,
/*17429*/             OPC_EmitInteger, MVT::i32, 14, 
/*17432*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17435*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*17445*/           0, /*End of Scope*/
/*17446*/         /*Scope*/ 73, /*->17520*/
/*17447*/           OPC_CheckType, MVT::i32,
/*17449*/           OPC_Scope, 22, /*->17473*/ // 3 children in Scope
/*17451*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17453*/             OPC_EmitInteger, MVT::i32, 14, 
/*17456*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17459*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17462*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17473*/           /*Scope*/ 22, /*->17496*/
/*17474*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17476*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17479*/             OPC_EmitInteger, MVT::i32, 14, 
/*17482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17485*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tAND), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17496*/           /*Scope*/ 22, /*->17519*/
/*17497*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17499*/             OPC_EmitInteger, MVT::i32, 14, 
/*17502*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17505*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17508*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17519*/           0, /*End of Scope*/
/*17520*/         0, /*End of Scope*/
/*17521*/       /*Scope*/ 117, /*->17639*/
/*17522*/         OPC_MoveChild1,
/*17523*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17526*/         OPC_Scope, 68, /*->17596*/ // 2 children in Scope
/*17528*/           OPC_RecordChild0, // #1 = $Vm
/*17529*/           OPC_MoveChild1,
/*17530*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17533*/           OPC_MoveChild0,
/*17534*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17537*/           OPC_MoveChild0,
/*17538*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17541*/           OPC_MoveParent,
/*17542*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17544*/           OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->17570
/*17547*/             OPC_MoveParent,
/*17548*/             OPC_MoveParent,
/*17549*/             OPC_MoveParent,
/*17550*/             OPC_CheckType, MVT::v2i32,
/*17552*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17554*/             OPC_EmitInteger, MVT::i32, 14, 
/*17557*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17560*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17570*/           /*SwitchType*/ 23, MVT::v16i8,// ->17595
/*17572*/             OPC_MoveParent,
/*17573*/             OPC_MoveParent,
/*17574*/             OPC_MoveParent,
/*17575*/             OPC_CheckType, MVT::v4i32,
/*17577*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17579*/             OPC_EmitInteger, MVT::i32, 14, 
/*17582*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17585*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17595*/           0, // EndSwitchType
/*17596*/         /*Scope*/ 41, /*->17638*/
/*17597*/           OPC_MoveChild0,
/*17598*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17601*/           OPC_MoveChild0,
/*17602*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17605*/           OPC_MoveChild0,
/*17606*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17609*/           OPC_MoveParent,
/*17610*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17612*/           OPC_CheckType, MVT::v8i8,
/*17614*/           OPC_MoveParent,
/*17615*/           OPC_MoveParent,
/*17616*/           OPC_RecordChild1, // #1 = $Vm
/*17617*/           OPC_MoveParent,
/*17618*/           OPC_CheckType, MVT::v2i32,
/*17620*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17622*/           OPC_EmitInteger, MVT::i32, 14, 
/*17625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17638*/         0, /*End of Scope*/
/*17639*/       0, /*End of Scope*/
/*17640*/     /*Scope*/ 92, /*->17733*/
/*17641*/       OPC_MoveChild0,
/*17642*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17645*/       OPC_Scope, 42, /*->17689*/ // 2 children in Scope
/*17647*/         OPC_RecordChild0, // #0 = $Vm
/*17648*/         OPC_MoveChild1,
/*17649*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17652*/         OPC_MoveChild0,
/*17653*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17656*/         OPC_MoveChild0,
/*17657*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17660*/         OPC_MoveParent,
/*17661*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17663*/         OPC_CheckType, MVT::v8i8,
/*17665*/         OPC_MoveParent,
/*17666*/         OPC_MoveParent,
/*17667*/         OPC_MoveParent,
/*17668*/         OPC_RecordChild1, // #1 = $Vn
/*17669*/         OPC_CheckType, MVT::v2i32,
/*17671*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17673*/         OPC_EmitInteger, MVT::i32, 14, 
/*17676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17679*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17689*/       /*Scope*/ 42, /*->17732*/
/*17690*/         OPC_MoveChild0,
/*17691*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17694*/         OPC_MoveChild0,
/*17695*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17698*/         OPC_MoveChild0,
/*17699*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17702*/         OPC_MoveParent,
/*17703*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17705*/         OPC_CheckType, MVT::v8i8,
/*17707*/         OPC_MoveParent,
/*17708*/         OPC_MoveParent,
/*17709*/         OPC_RecordChild1, // #0 = $Vm
/*17710*/         OPC_MoveParent,
/*17711*/         OPC_RecordChild1, // #1 = $Vn
/*17712*/         OPC_CheckType, MVT::v2i32,
/*17714*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17716*/         OPC_EmitInteger, MVT::i32, 14, 
/*17719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17722*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17732*/       0, /*End of Scope*/
/*17733*/     /*Scope*/ 46, /*->17780*/
/*17734*/       OPC_RecordChild0, // #0 = $Vn
/*17735*/       OPC_MoveChild1,
/*17736*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17739*/       OPC_MoveChild0,
/*17740*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17743*/       OPC_MoveChild0,
/*17744*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17747*/       OPC_MoveChild0,
/*17748*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17751*/       OPC_MoveParent,
/*17752*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17754*/       OPC_CheckType, MVT::v16i8,
/*17756*/       OPC_MoveParent,
/*17757*/       OPC_MoveParent,
/*17758*/       OPC_RecordChild1, // #1 = $Vm
/*17759*/       OPC_MoveParent,
/*17760*/       OPC_CheckType, MVT::v4i32,
/*17762*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17764*/       OPC_EmitInteger, MVT::i32, 14, 
/*17767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17770*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17780*/     /*Scope*/ 92, /*->17873*/
/*17781*/       OPC_MoveChild0,
/*17782*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17785*/       OPC_Scope, 42, /*->17829*/ // 2 children in Scope
/*17787*/         OPC_RecordChild0, // #0 = $Vm
/*17788*/         OPC_MoveChild1,
/*17789*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17792*/         OPC_MoveChild0,
/*17793*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17796*/         OPC_MoveChild0,
/*17797*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17800*/         OPC_MoveParent,
/*17801*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17803*/         OPC_CheckType, MVT::v16i8,
/*17805*/         OPC_MoveParent,
/*17806*/         OPC_MoveParent,
/*17807*/         OPC_MoveParent,
/*17808*/         OPC_RecordChild1, // #1 = $Vn
/*17809*/         OPC_CheckType, MVT::v4i32,
/*17811*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17813*/         OPC_EmitInteger, MVT::i32, 14, 
/*17816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17819*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17829*/       /*Scope*/ 42, /*->17872*/
/*17830*/         OPC_MoveChild0,
/*17831*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17834*/         OPC_MoveChild0,
/*17835*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17838*/         OPC_MoveChild0,
/*17839*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17842*/         OPC_MoveParent,
/*17843*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17845*/         OPC_CheckType, MVT::v16i8,
/*17847*/         OPC_MoveParent,
/*17848*/         OPC_MoveParent,
/*17849*/         OPC_RecordChild1, // #0 = $Vm
/*17850*/         OPC_MoveParent,
/*17851*/         OPC_RecordChild1, // #1 = $Vn
/*17852*/         OPC_CheckType, MVT::v4i32,
/*17854*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17856*/         OPC_EmitInteger, MVT::i32, 14, 
/*17859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17872*/       0, /*End of Scope*/
/*17873*/     /*Scope*/ 44, /*->17918*/
/*17874*/       OPC_RecordChild0, // #0 = $Vn
/*17875*/       OPC_RecordChild1, // #1 = $Vm
/*17876*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->17897
/*17879*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17881*/         OPC_EmitInteger, MVT::i32, 14, 
/*17884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17887*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17897*/       /*SwitchType*/ 18, MVT::v4i32,// ->17917
/*17899*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17901*/         OPC_EmitInteger, MVT::i32, 14, 
/*17904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17907*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17917*/       0, // EndSwitchType
/*17918*/     0, /*End of Scope*/
/*17919*/   /*SwitchOpcode*/ 79|128,2/*335*/, TARGET_VAL(ISD::SRL),// ->18258
/*17923*/     OPC_Scope, 18|128,1/*146*/, /*->18072*/ // 3 children in Scope
/*17926*/       OPC_MoveChild0,
/*17927*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*17930*/       OPC_MoveChild0,
/*17931*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*17934*/       OPC_RecordMemRef,
/*17935*/       OPC_RecordNode, // #0 = 'ld' chained node
/*17936*/       OPC_CheckFoldableChainNode,
/*17937*/       OPC_RecordChild1, // #1 = $addr
/*17938*/       OPC_CheckChild1Type, MVT::i32,
/*17940*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*17942*/       OPC_CheckPredicate, 30, // Predicate_extload
/*17944*/       OPC_CheckPredicate, 31, // Predicate_extloadi16
/*17946*/       OPC_MoveParent,
/*17947*/       OPC_MoveParent,
/*17948*/       OPC_CheckChild1Integer, 16, 
/*17950*/       OPC_CheckChild1Type, MVT::i32,
/*17952*/       OPC_CheckType, MVT::i32,
/*17954*/       OPC_Scope, 38, /*->17994*/ // 2 children in Scope
/*17956*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*17958*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*17961*/         OPC_EmitMergeInputChains1_0,
/*17962*/         OPC_EmitInteger, MVT::i32, 14, 
/*17965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17968*/         OPC_EmitNode1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*17979*/         OPC_EmitInteger, MVT::i32, 14, 
/*17982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17985*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                      MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*17994*/       /*Scope*/ 76, /*->18071*/
/*17995*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17997*/         OPC_Scope, 35, /*->18034*/ // 2 children in Scope
/*17999*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*18002*/           OPC_EmitMergeInputChains1_0,
/*18003*/           OPC_EmitInteger, MVT::i32, 14, 
/*18006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18009*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18019*/           OPC_EmitInteger, MVT::i32, 14, 
/*18022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18025*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*18034*/         /*Scope*/ 35, /*->18070*/
/*18035*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*18038*/           OPC_EmitMergeInputChains1_0,
/*18039*/           OPC_EmitInteger, MVT::i32, 14, 
/*18042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18045*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18055*/           OPC_EmitInteger, MVT::i32, 14, 
/*18058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18061*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*18070*/         0, /*End of Scope*/
/*18071*/       0, /*End of Scope*/
/*18072*/     /*Scope*/ 56, /*->18129*/
/*18073*/       OPC_RecordNode, // #0 = $src
/*18074*/       OPC_CheckType, MVT::i32,
/*18076*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18078*/       OPC_Scope, 24, /*->18104*/ // 2 children in Scope
/*18080*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*18083*/         OPC_EmitInteger, MVT::i32, 14, 
/*18086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18092*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*18104*/       /*Scope*/ 23, /*->18128*/
/*18105*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*18108*/         OPC_EmitInteger, MVT::i32, 14, 
/*18111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18117*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*18128*/       0, /*End of Scope*/
/*18129*/     /*Scope*/ 127, /*->18257*/
/*18130*/       OPC_RecordChild0, // #0 = $Rm
/*18131*/       OPC_RecordChild1, // #1 = $imm5
/*18132*/       OPC_Scope, 69, /*->18203*/ // 2 children in Scope
/*18134*/         OPC_MoveChild1,
/*18135*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18138*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*18140*/         OPC_CheckType, MVT::i32,
/*18142*/         OPC_MoveParent,
/*18143*/         OPC_CheckType, MVT::i32,
/*18145*/         OPC_Scope, 27, /*->18174*/ // 2 children in Scope
/*18147*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18149*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18152*/           OPC_EmitConvertToTarget, 1,
/*18154*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*18157*/           OPC_EmitInteger, MVT::i32, 14, 
/*18160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18163*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*18174*/         /*Scope*/ 27, /*->18202*/
/*18175*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18177*/           OPC_EmitConvertToTarget, 1,
/*18179*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*18182*/           OPC_EmitInteger, MVT::i32, 14, 
/*18185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18191*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*18202*/         0, /*End of Scope*/
/*18203*/       /*Scope*/ 52, /*->18256*/
/*18204*/         OPC_CheckChild1Type, MVT::i32,
/*18206*/         OPC_CheckType, MVT::i32,
/*18208*/         OPC_Scope, 22, /*->18232*/ // 2 children in Scope
/*18210*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18212*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18215*/           OPC_EmitInteger, MVT::i32, 14, 
/*18218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18221*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18232*/         /*Scope*/ 22, /*->18255*/
/*18233*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18235*/           OPC_EmitInteger, MVT::i32, 14, 
/*18238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18255*/         0, /*End of Scope*/
/*18256*/       0, /*End of Scope*/
/*18257*/     0, /*End of Scope*/
/*18258*/   /*SwitchOpcode*/ 69|128,20/*2629*/, TARGET_VAL(ISD::STORE),// ->20891
/*18262*/     OPC_RecordMemRef,
/*18263*/     OPC_RecordNode, // #0 = 'st' chained node
/*18264*/     OPC_Scope, 88|128,3/*472*/, /*->18739*/ // 6 children in Scope
/*18267*/       OPC_MoveChild1,
/*18268*/       OPC_SwitchOpcode /*3 cases */, 12|128,1/*140*/, TARGET_VAL(ISD::SRL),// ->18413
/*18273*/         OPC_MoveChild0,
/*18274*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18277*/         OPC_RecordChild0, // #1 = $Rn
/*18278*/         OPC_MoveParent,
/*18279*/         OPC_CheckChild1Integer, 16, 
/*18281*/         OPC_CheckChild1Type, MVT::i32,
/*18283*/         OPC_CheckType, MVT::i32,
/*18285*/         OPC_MoveParent,
/*18286*/         OPC_RecordChild2, // #2 = $addr
/*18287*/         OPC_CheckChild2Type, MVT::i32,
/*18289*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18291*/         OPC_CheckPredicate, 34, // Predicate_truncstore
/*18293*/         OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18295*/         OPC_Scope, 38, /*->18335*/ // 2 children in Scope
/*18297*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18299*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*18302*/           OPC_EmitMergeInputChains1_0,
/*18303*/           OPC_EmitInteger, MVT::i32, 14, 
/*18306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18309*/           OPC_EmitNode1, TARGET_VAL(ARM::REV16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*18318*/           OPC_EmitInteger, MVT::i32, 14, 
/*18321*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18324*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*18335*/         /*Scope*/ 76, /*->18412*/
/*18336*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18338*/           OPC_Scope, 35, /*->18375*/ // 2 children in Scope
/*18340*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*18343*/             OPC_EmitMergeInputChains1_0,
/*18344*/             OPC_EmitInteger, MVT::i32, 14, 
/*18347*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18350*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18359*/             OPC_EmitInteger, MVT::i32, 14, 
/*18362*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18365*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*18375*/           /*Scope*/ 35, /*->18411*/
/*18376*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*18379*/             OPC_EmitMergeInputChains1_0,
/*18380*/             OPC_EmitInteger, MVT::i32, 14, 
/*18383*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18386*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18395*/             OPC_EmitInteger, MVT::i32, 14, 
/*18398*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18401*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*18411*/           0, /*End of Scope*/
/*18412*/         0, /*End of Scope*/
/*18413*/       /*SwitchOpcode*/ 83|128,1/*211*/, TARGET_VAL(ARMISD::VGETLANEu),// ->18628
/*18417*/         OPC_RecordChild0, // #1 = $Vd
/*18418*/         OPC_Scope, 51, /*->18471*/ // 4 children in Scope
/*18420*/           OPC_CheckChild0Type, MVT::v8i8,
/*18422*/           OPC_RecordChild1, // #2 = $lane
/*18423*/           OPC_MoveChild1,
/*18424*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18427*/           OPC_MoveParent,
/*18428*/           OPC_MoveParent,
/*18429*/           OPC_RecordChild2, // #3 = $Rn
/*18430*/           OPC_RecordChild3, // #4 = $Rm
/*18431*/           OPC_CheckChild3Type, MVT::i32,
/*18433*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18435*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18437*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18439*/           OPC_CheckType, MVT::i32,
/*18441*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18443*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18446*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18449*/           OPC_EmitMergeInputChains1_0,
/*18450*/           OPC_EmitConvertToTarget, 2,
/*18452*/           OPC_EmitInteger, MVT::i32, 14, 
/*18455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18458*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*18471*/         /*Scope*/ 51, /*->18523*/
/*18472*/           OPC_CheckChild0Type, MVT::v4i16,
/*18474*/           OPC_RecordChild1, // #2 = $lane
/*18475*/           OPC_MoveChild1,
/*18476*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18479*/           OPC_MoveParent,
/*18480*/           OPC_MoveParent,
/*18481*/           OPC_RecordChild2, // #3 = $Rn
/*18482*/           OPC_RecordChild3, // #4 = $Rm
/*18483*/           OPC_CheckChild3Type, MVT::i32,
/*18485*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18487*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18489*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18491*/           OPC_CheckType, MVT::i32,
/*18493*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18495*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18498*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18501*/           OPC_EmitMergeInputChains1_0,
/*18502*/           OPC_EmitConvertToTarget, 2,
/*18504*/           OPC_EmitInteger, MVT::i32, 14, 
/*18507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18510*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*18523*/         /*Scope*/ 51, /*->18575*/
/*18524*/           OPC_CheckChild0Type, MVT::v16i8,
/*18526*/           OPC_RecordChild1, // #2 = $lane
/*18527*/           OPC_MoveChild1,
/*18528*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18531*/           OPC_MoveParent,
/*18532*/           OPC_MoveParent,
/*18533*/           OPC_RecordChild2, // #3 = $addr
/*18534*/           OPC_RecordChild3, // #4 = $offset
/*18535*/           OPC_CheckChild3Type, MVT::i32,
/*18537*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18539*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18541*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18543*/           OPC_CheckType, MVT::i32,
/*18545*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18547*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18550*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18553*/           OPC_EmitMergeInputChains1_0,
/*18554*/           OPC_EmitConvertToTarget, 2,
/*18556*/           OPC_EmitInteger, MVT::i32, 14, 
/*18559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18562*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*18575*/         /*Scope*/ 51, /*->18627*/
/*18576*/           OPC_CheckChild0Type, MVT::v8i16,
/*18578*/           OPC_RecordChild1, // #2 = $lane
/*18579*/           OPC_MoveChild1,
/*18580*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18583*/           OPC_MoveParent,
/*18584*/           OPC_MoveParent,
/*18585*/           OPC_RecordChild2, // #3 = $addr
/*18586*/           OPC_RecordChild3, // #4 = $offset
/*18587*/           OPC_CheckChild3Type, MVT::i32,
/*18589*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18591*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18593*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18595*/           OPC_CheckType, MVT::i32,
/*18597*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18599*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18602*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18605*/           OPC_EmitMergeInputChains1_0,
/*18606*/           OPC_EmitConvertToTarget, 2,
/*18608*/           OPC_EmitInteger, MVT::i32, 14, 
/*18611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18614*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*18627*/         0, /*End of Scope*/
/*18628*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->18738
/*18631*/         OPC_RecordChild0, // #1 = $Vd
/*18632*/         OPC_Scope, 51, /*->18685*/ // 2 children in Scope
/*18634*/           OPC_CheckChild0Type, MVT::v2i32,
/*18636*/           OPC_RecordChild1, // #2 = $lane
/*18637*/           OPC_MoveChild1,
/*18638*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18641*/           OPC_MoveParent,
/*18642*/           OPC_CheckType, MVT::i32,
/*18644*/           OPC_MoveParent,
/*18645*/           OPC_RecordChild2, // #3 = $Rn
/*18646*/           OPC_RecordChild3, // #4 = $Rm
/*18647*/           OPC_CheckChild3Type, MVT::i32,
/*18649*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18651*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18653*/           OPC_CheckType, MVT::i32,
/*18655*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18657*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18660*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18663*/           OPC_EmitMergeInputChains1_0,
/*18664*/           OPC_EmitConvertToTarget, 2,
/*18666*/           OPC_EmitInteger, MVT::i32, 14, 
/*18669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18672*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*18685*/         /*Scope*/ 51, /*->18737*/
/*18686*/           OPC_CheckChild0Type, MVT::v4i32,
/*18688*/           OPC_RecordChild1, // #2 = $lane
/*18689*/           OPC_MoveChild1,
/*18690*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18693*/           OPC_MoveParent,
/*18694*/           OPC_CheckType, MVT::i32,
/*18696*/           OPC_MoveParent,
/*18697*/           OPC_RecordChild2, // #3 = $addr
/*18698*/           OPC_RecordChild3, // #4 = $offset
/*18699*/           OPC_CheckChild3Type, MVT::i32,
/*18701*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18703*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18705*/           OPC_CheckType, MVT::i32,
/*18707*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18709*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18712*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18715*/           OPC_EmitMergeInputChains1_0,
/*18716*/           OPC_EmitConvertToTarget, 2,
/*18718*/           OPC_EmitInteger, MVT::i32, 14, 
/*18721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18724*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*18737*/         0, /*End of Scope*/
/*18738*/       0, // EndSwitchOpcode
/*18739*/     /*Scope*/ 125|128,1/*253*/, /*->18994*/
/*18741*/       OPC_RecordChild1, // #1 = $src
/*18742*/       OPC_CheckChild1Type, MVT::i32,
/*18744*/       OPC_RecordChild2, // #2 = $addr
/*18745*/       OPC_Scope, 86, /*->18833*/ // 2 children in Scope
/*18747*/         OPC_CheckChild2Type, MVT::i32,
/*18749*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18751*/         OPC_Scope, 24, /*->18777*/ // 2 children in Scope
/*18753*/           OPC_CheckPredicate, 38, // Predicate_store
/*18755*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18757*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18760*/           OPC_EmitMergeInputChains1_0,
/*18761*/           OPC_EmitInteger, MVT::i32, 14, 
/*18764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18767*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*18777*/         /*Scope*/ 54, /*->18832*/
/*18778*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*18780*/           OPC_Scope, 24, /*->18806*/ // 2 children in Scope
/*18782*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18784*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18786*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18789*/             OPC_EmitMergeInputChains1_0,
/*18790*/             OPC_EmitInteger, MVT::i32, 14, 
/*18793*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18796*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*18806*/           /*Scope*/ 24, /*->18831*/
/*18807*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*18809*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18811*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18814*/             OPC_EmitMergeInputChains1_0,
/*18815*/             OPC_EmitInteger, MVT::i32, 14, 
/*18818*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18821*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*18831*/           0, /*End of Scope*/
/*18832*/         0, /*End of Scope*/
/*18833*/       /*Scope*/ 30|128,1/*158*/, /*->18993*/
/*18835*/         OPC_RecordChild3, // #3 = $offset
/*18836*/         OPC_CheckChild3Type, MVT::i32,
/*18838*/         OPC_CheckType, MVT::i32,
/*18840*/         OPC_Scope, 57, /*->18899*/ // 2 children in Scope
/*18842*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18844*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18846*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18848*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*18851*/           OPC_Scope, 22, /*->18875*/ // 2 children in Scope
/*18853*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*18856*/             OPC_EmitMergeInputChains1_0,
/*18857*/             OPC_EmitInteger, MVT::i32, 14, 
/*18860*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18863*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*18875*/           /*Scope*/ 22, /*->18898*/
/*18876*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*18879*/             OPC_EmitMergeInputChains1_0,
/*18880*/             OPC_EmitInteger, MVT::i32, 14, 
/*18883*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18886*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*18898*/           0, /*End of Scope*/
/*18899*/         /*Scope*/ 92, /*->18992*/
/*18900*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18902*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18904*/           OPC_Scope, 55, /*->18961*/ // 2 children in Scope
/*18906*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18908*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18910*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*18913*/             OPC_Scope, 22, /*->18937*/ // 2 children in Scope
/*18915*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*18918*/               OPC_EmitMergeInputChains1_0,
/*18919*/               OPC_EmitInteger, MVT::i32, 14, 
/*18922*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18925*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*18937*/             /*Scope*/ 22, /*->18960*/
/*18938*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*18941*/               OPC_EmitMergeInputChains1_0,
/*18942*/               OPC_EmitInteger, MVT::i32, 14, 
/*18945*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18948*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*18960*/             0, /*End of Scope*/
/*18961*/           /*Scope*/ 29, /*->18991*/
/*18962*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18964*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18966*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*18969*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*18972*/             OPC_EmitMergeInputChains1_0,
/*18973*/             OPC_EmitInteger, MVT::i32, 14, 
/*18976*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18979*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*18991*/           0, /*End of Scope*/
/*18992*/         0, /*End of Scope*/
/*18993*/       0, /*End of Scope*/
/*18994*/     /*Scope*/ 109|128,2/*365*/, /*->19361*/
/*18996*/       OPC_MoveChild1,
/*18997*/       OPC_SwitchOpcode /*2 cases */, 51|128,1/*179*/, TARGET_VAL(ARMISD::VGETLANEu),// ->19181
/*19002*/         OPC_RecordChild0, // #1 = $Vd
/*19003*/         OPC_Scope, 43, /*->19048*/ // 4 children in Scope
/*19005*/           OPC_CheckChild0Type, MVT::v8i8,
/*19007*/           OPC_RecordChild1, // #2 = $lane
/*19008*/           OPC_MoveChild1,
/*19009*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19012*/           OPC_MoveParent,
/*19013*/           OPC_MoveParent,
/*19014*/           OPC_RecordChild2, // #3 = $Rn
/*19015*/           OPC_CheckChild2Type, MVT::i32,
/*19017*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19019*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19021*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19023*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19025*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19028*/           OPC_EmitMergeInputChains1_0,
/*19029*/           OPC_EmitConvertToTarget, 2,
/*19031*/           OPC_EmitInteger, MVT::i32, 14, 
/*19034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19037*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*19048*/         /*Scope*/ 43, /*->19092*/
/*19049*/           OPC_CheckChild0Type, MVT::v4i16,
/*19051*/           OPC_RecordChild1, // #2 = $lane
/*19052*/           OPC_MoveChild1,
/*19053*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19056*/           OPC_MoveParent,
/*19057*/           OPC_MoveParent,
/*19058*/           OPC_RecordChild2, // #3 = $Rn
/*19059*/           OPC_CheckChild2Type, MVT::i32,
/*19061*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19063*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19065*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19067*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19069*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19072*/           OPC_EmitMergeInputChains1_0,
/*19073*/           OPC_EmitConvertToTarget, 2,
/*19075*/           OPC_EmitInteger, MVT::i32, 14, 
/*19078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19081*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*19092*/         /*Scope*/ 43, /*->19136*/
/*19093*/           OPC_CheckChild0Type, MVT::v16i8,
/*19095*/           OPC_RecordChild1, // #2 = $lane
/*19096*/           OPC_MoveChild1,
/*19097*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19100*/           OPC_MoveParent,
/*19101*/           OPC_MoveParent,
/*19102*/           OPC_RecordChild2, // #3 = $addr
/*19103*/           OPC_CheckChild2Type, MVT::i32,
/*19105*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19107*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19109*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19111*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19113*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19116*/           OPC_EmitMergeInputChains1_0,
/*19117*/           OPC_EmitConvertToTarget, 2,
/*19119*/           OPC_EmitInteger, MVT::i32, 14, 
/*19122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19125*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*19136*/         /*Scope*/ 43, /*->19180*/
/*19137*/           OPC_CheckChild0Type, MVT::v8i16,
/*19139*/           OPC_RecordChild1, // #2 = $lane
/*19140*/           OPC_MoveChild1,
/*19141*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19144*/           OPC_MoveParent,
/*19145*/           OPC_MoveParent,
/*19146*/           OPC_RecordChild2, // #3 = $addr
/*19147*/           OPC_CheckChild2Type, MVT::i32,
/*19149*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19151*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19153*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19155*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19157*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19160*/           OPC_EmitMergeInputChains1_0,
/*19161*/           OPC_EmitConvertToTarget, 2,
/*19163*/           OPC_EmitInteger, MVT::i32, 14, 
/*19166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19169*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*19180*/         0, /*End of Scope*/
/*19181*/       /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->19360
/*19185*/         OPC_RecordChild0, // #1 = $Vd
/*19186*/         OPC_Scope, 43, /*->19231*/ // 4 children in Scope
/*19188*/           OPC_CheckChild0Type, MVT::v2i32,
/*19190*/           OPC_RecordChild1, // #2 = $lane
/*19191*/           OPC_MoveChild1,
/*19192*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19195*/           OPC_MoveParent,
/*19196*/           OPC_CheckType, MVT::i32,
/*19198*/           OPC_MoveParent,
/*19199*/           OPC_RecordChild2, // #3 = $Rn
/*19200*/           OPC_CheckChild2Type, MVT::i32,
/*19202*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19204*/           OPC_CheckPredicate, 38, // Predicate_store
/*19206*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19208*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19211*/           OPC_EmitMergeInputChains1_0,
/*19212*/           OPC_EmitConvertToTarget, 2,
/*19214*/           OPC_EmitInteger, MVT::i32, 14, 
/*19217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19220*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*19231*/         /*Scope*/ 43, /*->19275*/
/*19232*/           OPC_CheckChild0Type, MVT::v4i32,
/*19234*/           OPC_RecordChild1, // #2 = $lane
/*19235*/           OPC_MoveChild1,
/*19236*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19239*/           OPC_MoveParent,
/*19240*/           OPC_CheckType, MVT::i32,
/*19242*/           OPC_MoveParent,
/*19243*/           OPC_RecordChild2, // #3 = $addr
/*19244*/           OPC_CheckChild2Type, MVT::i32,
/*19246*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19248*/           OPC_CheckPredicate, 38, // Predicate_store
/*19250*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19252*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19255*/           OPC_EmitMergeInputChains1_0,
/*19256*/           OPC_EmitConvertToTarget, 2,
/*19258*/           OPC_EmitInteger, MVT::i32, 14, 
/*19261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19264*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*19275*/         /*Scope*/ 41, /*->19317*/
/*19276*/           OPC_CheckChild0Type, MVT::v2f32,
/*19278*/           OPC_RecordChild1, // #2 = $lane
/*19279*/           OPC_MoveChild1,
/*19280*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19283*/           OPC_MoveParent,
/*19284*/           OPC_CheckType, MVT::f32,
/*19286*/           OPC_MoveParent,
/*19287*/           OPC_RecordChild2, // #3 = $addr
/*19288*/           OPC_CheckChild2Type, MVT::i32,
/*19290*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19292*/           OPC_CheckPredicate, 38, // Predicate_store
/*19294*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19297*/           OPC_EmitMergeInputChains1_0,
/*19298*/           OPC_EmitConvertToTarget, 2,
/*19300*/           OPC_EmitInteger, MVT::i32, 14, 
/*19303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19306*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*19317*/         /*Scope*/ 41, /*->19359*/
/*19318*/           OPC_CheckChild0Type, MVT::v4f32,
/*19320*/           OPC_RecordChild1, // #2 = $lane
/*19321*/           OPC_MoveChild1,
/*19322*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19325*/           OPC_MoveParent,
/*19326*/           OPC_CheckType, MVT::f32,
/*19328*/           OPC_MoveParent,
/*19329*/           OPC_RecordChild2, // #3 = $addr
/*19330*/           OPC_CheckChild2Type, MVT::i32,
/*19332*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19334*/           OPC_CheckPredicate, 38, // Predicate_store
/*19336*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19339*/           OPC_EmitMergeInputChains1_0,
/*19340*/           OPC_EmitConvertToTarget, 2,
/*19342*/           OPC_EmitInteger, MVT::i32, 14, 
/*19345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19348*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*19359*/         0, /*End of Scope*/
/*19360*/       0, // EndSwitchOpcode
/*19361*/     /*Scope*/ 28|128,2/*284*/, /*->19647*/
/*19363*/       OPC_RecordChild1, // #1 = $Rt
/*19364*/       OPC_CheckChild1Type, MVT::i32,
/*19366*/       OPC_RecordChild2, // #2 = $shift
/*19367*/       OPC_Scope, 44|128,1/*172*/, /*->19542*/ // 2 children in Scope
/*19370*/         OPC_CheckChild2Type, MVT::i32,
/*19372*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19374*/         OPC_Scope, 25, /*->19401*/ // 4 children in Scope
/*19376*/           OPC_CheckPredicate, 38, // Predicate_store
/*19378*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19380*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19383*/           OPC_EmitMergeInputChains1_0,
/*19384*/           OPC_EmitInteger, MVT::i32, 14, 
/*19387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19390*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*19401*/         /*Scope*/ 56, /*->19458*/
/*19402*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19404*/           OPC_Scope, 25, /*->19431*/ // 2 children in Scope
/*19406*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19408*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19410*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19413*/             OPC_EmitMergeInputChains1_0,
/*19414*/             OPC_EmitInteger, MVT::i32, 14, 
/*19417*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19420*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*19431*/           /*Scope*/ 25, /*->19457*/
/*19432*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19434*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19436*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*19439*/             OPC_EmitMergeInputChains1_0,
/*19440*/             OPC_EmitInteger, MVT::i32, 14, 
/*19443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19446*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*19457*/           0, /*End of Scope*/
/*19458*/         /*Scope*/ 25, /*->19484*/
/*19459*/           OPC_CheckPredicate, 38, // Predicate_store
/*19461*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19463*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19466*/           OPC_EmitMergeInputChains1_0,
/*19467*/           OPC_EmitInteger, MVT::i32, 14, 
/*19470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19473*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19484*/         /*Scope*/ 56, /*->19541*/
/*19485*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19487*/           OPC_Scope, 25, /*->19514*/ // 2 children in Scope
/*19489*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19491*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19493*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19496*/             OPC_EmitMergeInputChains1_0,
/*19497*/             OPC_EmitInteger, MVT::i32, 14, 
/*19500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19503*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19514*/           /*Scope*/ 25, /*->19540*/
/*19515*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19517*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19519*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19522*/             OPC_EmitMergeInputChains1_0,
/*19523*/             OPC_EmitInteger, MVT::i32, 14, 
/*19526*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19529*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19540*/           0, /*End of Scope*/
/*19541*/         0, /*End of Scope*/
/*19542*/       /*Scope*/ 103, /*->19646*/
/*19543*/         OPC_RecordChild3, // #3 = $offset
/*19544*/         OPC_CheckChild3Type, MVT::i32,
/*19546*/         OPC_CheckType, MVT::i32,
/*19548*/         OPC_Scope, 30, /*->19580*/ // 2 children in Scope
/*19550*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19552*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19554*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19556*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19559*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19562*/           OPC_EmitMergeInputChains1_0,
/*19563*/           OPC_EmitInteger, MVT::i32, 14, 
/*19566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19569*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19580*/         /*Scope*/ 64, /*->19645*/
/*19581*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19583*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19585*/           OPC_Scope, 28, /*->19615*/ // 2 children in Scope
/*19587*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19589*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19591*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19594*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19597*/             OPC_EmitMergeInputChains1_0,
/*19598*/             OPC_EmitInteger, MVT::i32, 14, 
/*19601*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19604*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19615*/           /*Scope*/ 28, /*->19644*/
/*19616*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19618*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19620*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19623*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19626*/             OPC_EmitMergeInputChains1_0,
/*19627*/             OPC_EmitInteger, MVT::i32, 14, 
/*19630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19633*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19644*/           0, /*End of Scope*/
/*19645*/         0, /*End of Scope*/
/*19646*/       0, /*End of Scope*/
/*19647*/     /*Scope*/ 91|128,1/*219*/, /*->19868*/
/*19649*/       OPC_MoveChild1,
/*19650*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->19759
/*19654*/         OPC_RecordChild0, // #1 = $a
/*19655*/         OPC_CheckType, MVT::i32,
/*19657*/         OPC_Scope, 49, /*->19708*/ // 2 children in Scope
/*19659*/           OPC_CheckChild0Type, MVT::f64,
/*19661*/           OPC_MoveParent,
/*19662*/           OPC_RecordChild2, // #2 = $ptr
/*19663*/           OPC_CheckChild2Type, MVT::i32,
/*19665*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19667*/           OPC_CheckPredicate, 38, // Predicate_store
/*19669*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19671*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19673*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19676*/           OPC_EmitMergeInputChains1_0,
/*19677*/           OPC_EmitInteger, MVT::i32, 14, 
/*19680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19683*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19692*/           OPC_EmitInteger, MVT::i32, 14, 
/*19695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19698*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19708*/         /*Scope*/ 49, /*->19758*/
/*19709*/           OPC_CheckChild0Type, MVT::f32,
/*19711*/           OPC_MoveParent,
/*19712*/           OPC_RecordChild2, // #2 = $ptr
/*19713*/           OPC_CheckChild2Type, MVT::i32,
/*19715*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19717*/           OPC_CheckPredicate, 38, // Predicate_store
/*19719*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19721*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19723*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19726*/           OPC_EmitMergeInputChains1_0,
/*19727*/           OPC_EmitInteger, MVT::i32, 14, 
/*19730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19733*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19742*/           OPC_EmitInteger, MVT::i32, 14, 
/*19745*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19748*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19758*/         0, /*End of Scope*/
/*19759*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->19867
/*19762*/         OPC_RecordChild0, // #1 = $a
/*19763*/         OPC_CheckType, MVT::i32,
/*19765*/         OPC_Scope, 49, /*->19816*/ // 2 children in Scope
/*19767*/           OPC_CheckChild0Type, MVT::f64,
/*19769*/           OPC_MoveParent,
/*19770*/           OPC_RecordChild2, // #2 = $ptr
/*19771*/           OPC_CheckChild2Type, MVT::i32,
/*19773*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19775*/           OPC_CheckPredicate, 38, // Predicate_store
/*19777*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19779*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19781*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19784*/           OPC_EmitMergeInputChains1_0,
/*19785*/           OPC_EmitInteger, MVT::i32, 14, 
/*19788*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19791*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19800*/           OPC_EmitInteger, MVT::i32, 14, 
/*19803*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19806*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19816*/         /*Scope*/ 49, /*->19866*/
/*19817*/           OPC_CheckChild0Type, MVT::f32,
/*19819*/           OPC_MoveParent,
/*19820*/           OPC_RecordChild2, // #2 = $ptr
/*19821*/           OPC_CheckChild2Type, MVT::i32,
/*19823*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19825*/           OPC_CheckPredicate, 38, // Predicate_store
/*19827*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19829*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19831*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19834*/           OPC_EmitMergeInputChains1_0,
/*19835*/           OPC_EmitInteger, MVT::i32, 14, 
/*19838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19841*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19850*/           OPC_EmitInteger, MVT::i32, 14, 
/*19853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19856*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19866*/         0, /*End of Scope*/
/*19867*/       0, // EndSwitchOpcode
/*19868*/     /*Scope*/ 124|128,7/*1020*/, /*->20890*/
/*19870*/       OPC_RecordChild1, // #1 = $Rt
/*19871*/       OPC_Scope, 16|128,5/*656*/, /*->20530*/ // 4 children in Scope
/*19874*/         OPC_CheckChild1Type, MVT::i32,
/*19876*/         OPC_RecordChild2, // #2 = $addr
/*19877*/         OPC_Scope, 127|128,2/*383*/, /*->20263*/ // 3 children in Scope
/*19880*/           OPC_CheckChild2Type, MVT::i32,
/*19882*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19884*/           OPC_Scope, 24, /*->19910*/ // 6 children in Scope
/*19886*/             OPC_CheckPredicate, 38, // Predicate_store
/*19888*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19890*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*19893*/             OPC_EmitMergeInputChains1_0,
/*19894*/             OPC_EmitInteger, MVT::i32, 14, 
/*19897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19900*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*19910*/           /*Scope*/ 26, /*->19937*/
/*19911*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*19913*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19915*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19917*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*19920*/             OPC_EmitMergeInputChains1_0,
/*19921*/             OPC_EmitInteger, MVT::i32, 14, 
/*19924*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19927*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*19937*/           /*Scope*/ 69, /*->20007*/
/*19938*/             OPC_CheckPredicate, 38, // Predicate_store
/*19940*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19942*/             OPC_Scope, 20, /*->19964*/ // 3 children in Scope
/*19944*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*19947*/               OPC_EmitMergeInputChains1_0,
/*19948*/               OPC_EmitInteger, MVT::i32, 14, 
/*19951*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19954*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*19964*/             /*Scope*/ 20, /*->19985*/
/*19965*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*19968*/               OPC_EmitMergeInputChains1_0,
/*19969*/               OPC_EmitInteger, MVT::i32, 14, 
/*19972*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19975*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*19985*/             /*Scope*/ 20, /*->20006*/
/*19986*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*19989*/               OPC_EmitMergeInputChains1_0,
/*19990*/               OPC_EmitInteger, MVT::i32, 14, 
/*19993*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19996*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20006*/             0, /*End of Scope*/
/*20007*/           /*Scope*/ 102, /*->20110*/
/*20008*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20010*/             OPC_Scope, 48, /*->20060*/ // 2 children in Scope
/*20012*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20014*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20016*/               OPC_Scope, 20, /*->20038*/ // 2 children in Scope
/*20018*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*20021*/                 OPC_EmitMergeInputChains1_0,
/*20022*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20025*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20028*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*20038*/               /*Scope*/ 20, /*->20059*/
/*20039*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20042*/                 OPC_EmitMergeInputChains1_0,
/*20043*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20046*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20049*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20059*/               0, /*End of Scope*/
/*20060*/             /*Scope*/ 48, /*->20109*/
/*20061*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20063*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20065*/               OPC_Scope, 20, /*->20087*/ // 2 children in Scope
/*20067*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20070*/                 OPC_EmitMergeInputChains1_0,
/*20071*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20074*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20077*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*20087*/               /*Scope*/ 20, /*->20108*/
/*20088*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20091*/                 OPC_EmitMergeInputChains1_0,
/*20092*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20095*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20098*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20108*/               0, /*End of Scope*/
/*20109*/             0, /*End of Scope*/
/*20110*/           /*Scope*/ 48, /*->20159*/
/*20111*/             OPC_CheckPredicate, 38, // Predicate_store
/*20113*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20115*/             OPC_Scope, 20, /*->20137*/ // 2 children in Scope
/*20117*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20120*/               OPC_EmitMergeInputChains1_0,
/*20121*/               OPC_EmitInteger, MVT::i32, 14, 
/*20124*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20127*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20137*/             /*Scope*/ 20, /*->20158*/
/*20138*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20141*/               OPC_EmitMergeInputChains1_0,
/*20142*/               OPC_EmitInteger, MVT::i32, 14, 
/*20145*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20148*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20158*/             0, /*End of Scope*/
/*20159*/           /*Scope*/ 102, /*->20262*/
/*20160*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20162*/             OPC_Scope, 48, /*->20212*/ // 2 children in Scope
/*20164*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20166*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20168*/               OPC_Scope, 20, /*->20190*/ // 2 children in Scope
/*20170*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20173*/                 OPC_EmitMergeInputChains1_0,
/*20174*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20177*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20180*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20190*/               /*Scope*/ 20, /*->20211*/
/*20191*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20194*/                 OPC_EmitMergeInputChains1_0,
/*20195*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20198*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20201*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20211*/               0, /*End of Scope*/
/*20212*/             /*Scope*/ 48, /*->20261*/
/*20213*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20215*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20217*/               OPC_Scope, 20, /*->20239*/ // 2 children in Scope
/*20219*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20222*/                 OPC_EmitMergeInputChains1_0,
/*20223*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20226*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20229*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20239*/               /*Scope*/ 20, /*->20260*/
/*20240*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20243*/                 OPC_EmitMergeInputChains1_0,
/*20244*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20247*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20250*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20260*/               0, /*End of Scope*/
/*20261*/             0, /*End of Scope*/
/*20262*/           0, /*End of Scope*/
/*20263*/         /*Scope*/ 108|128,1/*236*/, /*->20501*/
/*20265*/           OPC_RecordChild3, // #3 = $offset
/*20266*/           OPC_CheckChild3Type, MVT::i32,
/*20268*/           OPC_CheckType, MVT::i32,
/*20270*/           OPC_Scope, 54, /*->20326*/ // 4 children in Scope
/*20272*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20274*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20276*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20278*/             OPC_Scope, 22, /*->20302*/ // 2 children in Scope
/*20280*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20283*/               OPC_EmitMergeInputChains1_0,
/*20284*/               OPC_EmitInteger, MVT::i32, 14, 
/*20287*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20290*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20302*/             /*Scope*/ 22, /*->20325*/
/*20303*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20306*/               OPC_EmitMergeInputChains1_0,
/*20307*/               OPC_EmitInteger, MVT::i32, 14, 
/*20310*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20313*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20325*/             0, /*End of Scope*/
/*20326*/           /*Scope*/ 86, /*->20413*/
/*20327*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20329*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20331*/             OPC_Scope, 52, /*->20385*/ // 2 children in Scope
/*20333*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20335*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20337*/               OPC_Scope, 22, /*->20361*/ // 2 children in Scope
/*20339*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20342*/                 OPC_EmitMergeInputChains1_0,
/*20343*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20346*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20349*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20361*/               /*Scope*/ 22, /*->20384*/
/*20362*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20365*/                 OPC_EmitMergeInputChains1_0,
/*20366*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20369*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20372*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20384*/               0, /*End of Scope*/
/*20385*/             /*Scope*/ 26, /*->20412*/
/*20386*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20388*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20390*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*20393*/               OPC_EmitMergeInputChains1_0,
/*20394*/               OPC_EmitInteger, MVT::i32, 14, 
/*20397*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20400*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*20412*/             0, /*End of Scope*/
/*20413*/           /*Scope*/ 27, /*->20441*/
/*20414*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20416*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20418*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20420*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20423*/             OPC_EmitMergeInputChains1_0,
/*20424*/             OPC_EmitInteger, MVT::i32, 14, 
/*20427*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20430*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20441*/           /*Scope*/ 58, /*->20500*/
/*20442*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20444*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20446*/             OPC_Scope, 25, /*->20473*/ // 2 children in Scope
/*20448*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20450*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20452*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20455*/               OPC_EmitMergeInputChains1_0,
/*20456*/               OPC_EmitInteger, MVT::i32, 14, 
/*20459*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20462*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20473*/             /*Scope*/ 25, /*->20499*/
/*20474*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20476*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20478*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20481*/               OPC_EmitMergeInputChains1_0,
/*20482*/               OPC_EmitInteger, MVT::i32, 14, 
/*20485*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20488*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20499*/             0, /*End of Scope*/
/*20500*/           0, /*End of Scope*/
/*20501*/         /*Scope*/ 27, /*->20529*/
/*20502*/           OPC_CheckChild3Integer, 4, 
/*20504*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20506*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20508*/           OPC_CheckType, MVT::i32,
/*20510*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20512*/           OPC_EmitMergeInputChains1_0,
/*20513*/           OPC_EmitInteger, MVT::i32, 14, 
/*20516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20519*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSTMIA_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 1, 
                    // Src: (ist:i32 rGPR:i32:$Rt, rGPR:i32:$Rn, 4:iPTR)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 9
                    // Dst: (tSTMIA_UPD:i32 rGPR:i32:$Rn, rGPR:i32:$Rt)
/*20529*/         0, /*End of Scope*/
/*20530*/       /*Scope*/ 111, /*->20642*/
/*20531*/         OPC_CheckChild1Type, MVT::f64,
/*20533*/         OPC_RecordChild2, // #2 = $addr
/*20534*/         OPC_CheckChild2Type, MVT::i32,
/*20536*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20538*/         OPC_CheckPredicate, 38, // Predicate_store
/*20540*/         OPC_Scope, 24, /*->20566*/ // 4 children in Scope
/*20542*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20544*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20546*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20549*/           OPC_EmitMergeInputChains1_0,
/*20550*/           OPC_EmitInteger, MVT::i32, 14, 
/*20553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20556*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*20566*/         /*Scope*/ 24, /*->20591*/
/*20567*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20569*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20571*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20574*/           OPC_EmitMergeInputChains1_0,
/*20575*/           OPC_EmitInteger, MVT::i32, 14, 
/*20578*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20581*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*20591*/         /*Scope*/ 24, /*->20616*/
/*20592*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20594*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20596*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20599*/           OPC_EmitMergeInputChains1_0,
/*20600*/           OPC_EmitInteger, MVT::i32, 14, 
/*20603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20606*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*20616*/         /*Scope*/ 24, /*->20641*/
/*20617*/           OPC_CheckPredicate, 43, // Predicate_non_word_alignedstore
/*20619*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20621*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20624*/           OPC_EmitMergeInputChains1_0,
/*20625*/           OPC_EmitInteger, MVT::i32, 14, 
/*20628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20631*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*20641*/         0, /*End of Scope*/
/*20642*/       /*Scope*/ 33, /*->20676*/
/*20643*/         OPC_CheckChild1Type, MVT::f32,
/*20645*/         OPC_RecordChild2, // #2 = $addr
/*20646*/         OPC_CheckChild2Type, MVT::i32,
/*20648*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20650*/         OPC_CheckPredicate, 38, // Predicate_store
/*20652*/         OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20654*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20656*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20659*/         OPC_EmitMergeInputChains1_0,
/*20660*/         OPC_EmitInteger, MVT::i32, 14, 
/*20663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20666*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*20676*/       /*Scope*/ 83|128,1/*211*/, /*->20889*/
/*20678*/         OPC_CheckChild1Type, MVT::v2f64,
/*20680*/         OPC_RecordChild2, // #2 = $addr
/*20681*/         OPC_CheckChild2Type, MVT::i32,
/*20683*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20685*/         OPC_CheckPredicate, 38, // Predicate_store
/*20687*/         OPC_Scope, 22, /*->20711*/ // 6 children in Scope
/*20689*/           OPC_CheckPredicate, 44, // Predicate_dword_alignedstore
/*20691*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20694*/           OPC_EmitMergeInputChains1_0,
/*20695*/           OPC_EmitInteger, MVT::i32, 14, 
/*20698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20701*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20711*/         /*Scope*/ 24, /*->20736*/
/*20712*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*20714*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20716*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20719*/           OPC_EmitMergeInputChains1_0,
/*20720*/           OPC_EmitInteger, MVT::i32, 14, 
/*20723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20726*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20736*/         /*Scope*/ 24, /*->20761*/
/*20737*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20739*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20741*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20744*/           OPC_EmitMergeInputChains1_0,
/*20745*/           OPC_EmitInteger, MVT::i32, 14, 
/*20748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20751*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20761*/         /*Scope*/ 65, /*->20827*/
/*20762*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20764*/           OPC_Scope, 22, /*->20788*/ // 2 children in Scope
/*20766*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20768*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20771*/             OPC_EmitMergeInputChains1_0,
/*20772*/             OPC_EmitInteger, MVT::i32, 14, 
/*20775*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20778*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 4, 1, 5, 6, 
                      // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                      // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20788*/           /*Scope*/ 37, /*->20826*/
/*20789*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20791*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20794*/             OPC_EmitMergeInputChains1_0,
/*20795*/             OPC_EmitInteger, MVT::i32, 14, 
/*20798*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20801*/             OPC_EmitNode1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20810*/             OPC_EmitInteger, MVT::i32, 14, 
/*20813*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20816*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 4, 7, 8, 9, 
                      // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                      // Dst: (VST1q8 addrmode6:i32:$addr, (VREV64q8:v16i8 QPR:v2f64:$value))
/*20826*/           0, /*End of Scope*/
/*20827*/         /*Scope*/ 39, /*->20867*/
/*20828*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20830*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20832*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20835*/           OPC_EmitMergeInputChains1_0,
/*20836*/           OPC_EmitInteger, MVT::i32, 14, 
/*20839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20842*/           OPC_EmitNode1, TARGET_VAL(ARM::VREV64q16), 0,
                        MVT::v16i8, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20851*/           OPC_EmitInteger, MVT::i32, 14, 
/*20854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20857*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 7, 8, 9, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, (VREV64q16:v16i8 QPR:v2f64:$value))
/*20867*/         /*Scope*/ 20, /*->20888*/
/*20868*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*20870*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20872*/           OPC_EmitMergeInputChains1_0,
/*20873*/           OPC_EmitInteger, MVT::i32, 14, 
/*20876*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20879*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*20888*/         0, /*End of Scope*/
/*20889*/       0, /*End of Scope*/
/*20890*/     0, /*End of Scope*/
/*20891*/   /*SwitchOpcode*/ 18|128,12/*1554*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->22449
/*20895*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*20896*/     OPC_Scope, 111, /*->21009*/ // 22 children in Scope
/*20898*/       OPC_CheckChild1Integer, 124|128,3/*508*/, 
/*20901*/       OPC_RecordChild2, // #1 = $cop
/*20902*/       OPC_MoveChild2,
/*20903*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20906*/       OPC_MoveParent,
/*20907*/       OPC_RecordChild3, // #2 = $opc1
/*20908*/       OPC_MoveChild3,
/*20909*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20912*/       OPC_MoveParent,
/*20913*/       OPC_RecordChild4, // #3 = $CRd
/*20914*/       OPC_MoveChild4,
/*20915*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20918*/       OPC_MoveParent,
/*20919*/       OPC_RecordChild5, // #4 = $CRn
/*20920*/       OPC_MoveChild5,
/*20921*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20924*/       OPC_MoveParent,
/*20925*/       OPC_RecordChild6, // #5 = $CRm
/*20926*/       OPC_MoveChild6,
/*20927*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20930*/       OPC_MoveParent,
/*20931*/       OPC_RecordChild7, // #6 = $opc2
/*20932*/       OPC_MoveChild7,
/*20933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20936*/       OPC_MoveParent,
/*20937*/       OPC_Scope, 34, /*->20973*/ // 2 children in Scope
/*20939*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*20941*/         OPC_EmitMergeInputChains1_0,
/*20942*/         OPC_EmitConvertToTarget, 1,
/*20944*/         OPC_EmitConvertToTarget, 2,
/*20946*/         OPC_EmitConvertToTarget, 3,
/*20948*/         OPC_EmitConvertToTarget, 4,
/*20950*/         OPC_EmitConvertToTarget, 5,
/*20952*/         OPC_EmitConvertToTarget, 6,
/*20954*/         OPC_EmitInteger, MVT::i32, 14, 
/*20957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20960*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 508:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*20973*/       /*Scope*/ 34, /*->21008*/
/*20974*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*20976*/         OPC_EmitMergeInputChains1_0,
/*20977*/         OPC_EmitConvertToTarget, 1,
/*20979*/         OPC_EmitConvertToTarget, 2,
/*20981*/         OPC_EmitConvertToTarget, 3,
/*20983*/         OPC_EmitConvertToTarget, 4,
/*20985*/         OPC_EmitConvertToTarget, 5,
/*20987*/         OPC_EmitConvertToTarget, 6,
/*20989*/         OPC_EmitInteger, MVT::i32, 14, 
/*20992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20995*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 508:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21008*/       0, /*End of Scope*/
/*21009*/     /*Scope*/ 103, /*->21113*/
/*21010*/       OPC_CheckChild1Integer, 125|128,3/*509*/, 
/*21013*/       OPC_RecordChild2, // #1 = $cop
/*21014*/       OPC_MoveChild2,
/*21015*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21018*/       OPC_MoveParent,
/*21019*/       OPC_RecordChild3, // #2 = $opc1
/*21020*/       OPC_MoveChild3,
/*21021*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21024*/       OPC_MoveParent,
/*21025*/       OPC_RecordChild4, // #3 = $CRd
/*21026*/       OPC_MoveChild4,
/*21027*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21030*/       OPC_MoveParent,
/*21031*/       OPC_RecordChild5, // #4 = $CRn
/*21032*/       OPC_MoveChild5,
/*21033*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21036*/       OPC_MoveParent,
/*21037*/       OPC_RecordChild6, // #5 = $CRm
/*21038*/       OPC_MoveChild6,
/*21039*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21042*/       OPC_MoveParent,
/*21043*/       OPC_RecordChild7, // #6 = $opc2
/*21044*/       OPC_MoveChild7,
/*21045*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21048*/       OPC_MoveParent,
/*21049*/       OPC_Scope, 26, /*->21077*/ // 2 children in Scope
/*21051*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21053*/         OPC_EmitMergeInputChains1_0,
/*21054*/         OPC_EmitConvertToTarget, 1,
/*21056*/         OPC_EmitConvertToTarget, 2,
/*21058*/         OPC_EmitConvertToTarget, 3,
/*21060*/         OPC_EmitConvertToTarget, 4,
/*21062*/         OPC_EmitConvertToTarget, 5,
/*21064*/         OPC_EmitConvertToTarget, 6,
/*21066*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 509:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21077*/       /*Scope*/ 34, /*->21112*/
/*21078*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21080*/         OPC_EmitMergeInputChains1_0,
/*21081*/         OPC_EmitConvertToTarget, 1,
/*21083*/         OPC_EmitConvertToTarget, 2,
/*21085*/         OPC_EmitConvertToTarget, 3,
/*21087*/         OPC_EmitConvertToTarget, 4,
/*21089*/         OPC_EmitConvertToTarget, 5,
/*21091*/         OPC_EmitConvertToTarget, 6,
/*21093*/         OPC_EmitInteger, MVT::i32, 14, 
/*21096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21099*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 509:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21112*/       0, /*End of Scope*/
/*21113*/     /*Scope*/ 76, /*->21190*/
/*21114*/       OPC_CheckChild1Integer, 13|128,4/*525*/, 
/*21117*/       OPC_RecordChild2, // #1 = $cop
/*21118*/       OPC_MoveChild2,
/*21119*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21122*/       OPC_MoveParent,
/*21123*/       OPC_RecordChild3, // #2 = $CRd
/*21124*/       OPC_MoveChild3,
/*21125*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21128*/       OPC_MoveParent,
/*21129*/       OPC_RecordChild4, // #3 = $addr
/*21130*/       OPC_CheckChild4Type, MVT::i32,
/*21132*/       OPC_Scope, 27, /*->21161*/ // 2 children in Scope
/*21134*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21136*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21139*/         OPC_EmitMergeInputChains1_0,
/*21140*/         OPC_EmitConvertToTarget, 1,
/*21142*/         OPC_EmitConvertToTarget, 2,
/*21144*/         OPC_EmitInteger, MVT::i32, 14, 
/*21147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21150*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 525:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21161*/       /*Scope*/ 27, /*->21189*/
/*21162*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21164*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21167*/         OPC_EmitMergeInputChains1_0,
/*21168*/         OPC_EmitConvertToTarget, 1,
/*21170*/         OPC_EmitConvertToTarget, 2,
/*21172*/         OPC_EmitInteger, MVT::i32, 14, 
/*21175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21178*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 525:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21189*/       0, /*End of Scope*/
/*21190*/     /*Scope*/ 76, /*->21267*/
/*21191*/       OPC_CheckChild1Integer, 16|128,4/*528*/, 
/*21194*/       OPC_RecordChild2, // #1 = $cop
/*21195*/       OPC_MoveChild2,
/*21196*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21199*/       OPC_MoveParent,
/*21200*/       OPC_RecordChild3, // #2 = $CRd
/*21201*/       OPC_MoveChild3,
/*21202*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21205*/       OPC_MoveParent,
/*21206*/       OPC_RecordChild4, // #3 = $addr
/*21207*/       OPC_CheckChild4Type, MVT::i32,
/*21209*/       OPC_Scope, 27, /*->21238*/ // 2 children in Scope
/*21211*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21213*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21216*/         OPC_EmitMergeInputChains1_0,
/*21217*/         OPC_EmitConvertToTarget, 1,
/*21219*/         OPC_EmitConvertToTarget, 2,
/*21221*/         OPC_EmitInteger, MVT::i32, 14, 
/*21224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21227*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 528:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21238*/       /*Scope*/ 27, /*->21266*/
/*21239*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21241*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21244*/         OPC_EmitMergeInputChains1_0,
/*21245*/         OPC_EmitConvertToTarget, 1,
/*21247*/         OPC_EmitConvertToTarget, 2,
/*21249*/         OPC_EmitInteger, MVT::i32, 14, 
/*21252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21255*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 528:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21266*/       0, /*End of Scope*/
/*21267*/     /*Scope*/ 68, /*->21336*/
/*21268*/       OPC_CheckChild1Integer, 14|128,4/*526*/, 
/*21271*/       OPC_RecordChild2, // #1 = $cop
/*21272*/       OPC_MoveChild2,
/*21273*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21276*/       OPC_MoveParent,
/*21277*/       OPC_RecordChild3, // #2 = $CRd
/*21278*/       OPC_MoveChild3,
/*21279*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21282*/       OPC_MoveParent,
/*21283*/       OPC_RecordChild4, // #3 = $addr
/*21284*/       OPC_CheckChild4Type, MVT::i32,
/*21286*/       OPC_Scope, 19, /*->21307*/ // 2 children in Scope
/*21288*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21290*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21293*/         OPC_EmitMergeInputChains1_0,
/*21294*/         OPC_EmitConvertToTarget, 1,
/*21296*/         OPC_EmitConvertToTarget, 2,
/*21298*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 526:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21307*/       /*Scope*/ 27, /*->21335*/
/*21308*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21310*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21313*/         OPC_EmitMergeInputChains1_0,
/*21314*/         OPC_EmitConvertToTarget, 1,
/*21316*/         OPC_EmitConvertToTarget, 2,
/*21318*/         OPC_EmitInteger, MVT::i32, 14, 
/*21321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21324*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 526:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21335*/       0, /*End of Scope*/
/*21336*/     /*Scope*/ 68, /*->21405*/
/*21337*/       OPC_CheckChild1Integer, 15|128,4/*527*/, 
/*21340*/       OPC_RecordChild2, // #1 = $cop
/*21341*/       OPC_MoveChild2,
/*21342*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21345*/       OPC_MoveParent,
/*21346*/       OPC_RecordChild3, // #2 = $CRd
/*21347*/       OPC_MoveChild3,
/*21348*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21351*/       OPC_MoveParent,
/*21352*/       OPC_RecordChild4, // #3 = $addr
/*21353*/       OPC_CheckChild4Type, MVT::i32,
/*21355*/       OPC_Scope, 19, /*->21376*/ // 2 children in Scope
/*21357*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21359*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21362*/         OPC_EmitMergeInputChains1_0,
/*21363*/         OPC_EmitConvertToTarget, 1,
/*21365*/         OPC_EmitConvertToTarget, 2,
/*21367*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 527:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21376*/       /*Scope*/ 27, /*->21404*/
/*21377*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21379*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21382*/         OPC_EmitMergeInputChains1_0,
/*21383*/         OPC_EmitConvertToTarget, 1,
/*21385*/         OPC_EmitConvertToTarget, 2,
/*21387*/         OPC_EmitInteger, MVT::i32, 14, 
/*21390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21393*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 527:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21404*/       0, /*End of Scope*/
/*21405*/     /*Scope*/ 76, /*->21482*/
/*21406*/       OPC_CheckChild1Integer, 28|128,5/*668*/, 
/*21409*/       OPC_RecordChild2, // #1 = $cop
/*21410*/       OPC_MoveChild2,
/*21411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21414*/       OPC_MoveParent,
/*21415*/       OPC_RecordChild3, // #2 = $CRd
/*21416*/       OPC_MoveChild3,
/*21417*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21420*/       OPC_MoveParent,
/*21421*/       OPC_RecordChild4, // #3 = $addr
/*21422*/       OPC_CheckChild4Type, MVT::i32,
/*21424*/       OPC_Scope, 27, /*->21453*/ // 2 children in Scope
/*21426*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21428*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21431*/         OPC_EmitMergeInputChains1_0,
/*21432*/         OPC_EmitConvertToTarget, 1,
/*21434*/         OPC_EmitConvertToTarget, 2,
/*21436*/         OPC_EmitInteger, MVT::i32, 14, 
/*21439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21442*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 668:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21453*/       /*Scope*/ 27, /*->21481*/
/*21454*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21456*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21459*/         OPC_EmitMergeInputChains1_0,
/*21460*/         OPC_EmitConvertToTarget, 1,
/*21462*/         OPC_EmitConvertToTarget, 2,
/*21464*/         OPC_EmitInteger, MVT::i32, 14, 
/*21467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21470*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 668:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21481*/       0, /*End of Scope*/
/*21482*/     /*Scope*/ 76, /*->21559*/
/*21483*/       OPC_CheckChild1Integer, 31|128,5/*671*/, 
/*21486*/       OPC_RecordChild2, // #1 = $cop
/*21487*/       OPC_MoveChild2,
/*21488*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21491*/       OPC_MoveParent,
/*21492*/       OPC_RecordChild3, // #2 = $CRd
/*21493*/       OPC_MoveChild3,
/*21494*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21497*/       OPC_MoveParent,
/*21498*/       OPC_RecordChild4, // #3 = $addr
/*21499*/       OPC_CheckChild4Type, MVT::i32,
/*21501*/       OPC_Scope, 27, /*->21530*/ // 2 children in Scope
/*21503*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21505*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21508*/         OPC_EmitMergeInputChains1_0,
/*21509*/         OPC_EmitConvertToTarget, 1,
/*21511*/         OPC_EmitConvertToTarget, 2,
/*21513*/         OPC_EmitInteger, MVT::i32, 14, 
/*21516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21519*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 671:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21530*/       /*Scope*/ 27, /*->21558*/
/*21531*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21533*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21536*/         OPC_EmitMergeInputChains1_0,
/*21537*/         OPC_EmitConvertToTarget, 1,
/*21539*/         OPC_EmitConvertToTarget, 2,
/*21541*/         OPC_EmitInteger, MVT::i32, 14, 
/*21544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21547*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 671:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21558*/       0, /*End of Scope*/
/*21559*/     /*Scope*/ 68, /*->21628*/
/*21560*/       OPC_CheckChild1Integer, 29|128,5/*669*/, 
/*21563*/       OPC_RecordChild2, // #1 = $cop
/*21564*/       OPC_MoveChild2,
/*21565*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21568*/       OPC_MoveParent,
/*21569*/       OPC_RecordChild3, // #2 = $CRd
/*21570*/       OPC_MoveChild3,
/*21571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21574*/       OPC_MoveParent,
/*21575*/       OPC_RecordChild4, // #3 = $addr
/*21576*/       OPC_CheckChild4Type, MVT::i32,
/*21578*/       OPC_Scope, 19, /*->21599*/ // 2 children in Scope
/*21580*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21582*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21585*/         OPC_EmitMergeInputChains1_0,
/*21586*/         OPC_EmitConvertToTarget, 1,
/*21588*/         OPC_EmitConvertToTarget, 2,
/*21590*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 669:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21599*/       /*Scope*/ 27, /*->21627*/
/*21600*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21602*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21605*/         OPC_EmitMergeInputChains1_0,
/*21606*/         OPC_EmitConvertToTarget, 1,
/*21608*/         OPC_EmitConvertToTarget, 2,
/*21610*/         OPC_EmitInteger, MVT::i32, 14, 
/*21613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21616*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 669:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21627*/       0, /*End of Scope*/
/*21628*/     /*Scope*/ 68, /*->21697*/
/*21629*/       OPC_CheckChild1Integer, 30|128,5/*670*/, 
/*21632*/       OPC_RecordChild2, // #1 = $cop
/*21633*/       OPC_MoveChild2,
/*21634*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21637*/       OPC_MoveParent,
/*21638*/       OPC_RecordChild3, // #2 = $CRd
/*21639*/       OPC_MoveChild3,
/*21640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21643*/       OPC_MoveParent,
/*21644*/       OPC_RecordChild4, // #3 = $addr
/*21645*/       OPC_CheckChild4Type, MVT::i32,
/*21647*/       OPC_Scope, 19, /*->21668*/ // 2 children in Scope
/*21649*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21651*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21654*/         OPC_EmitMergeInputChains1_0,
/*21655*/         OPC_EmitConvertToTarget, 1,
/*21657*/         OPC_EmitConvertToTarget, 2,
/*21659*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 670:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21668*/       /*Scope*/ 27, /*->21696*/
/*21669*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21671*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21674*/         OPC_EmitMergeInputChains1_0,
/*21675*/         OPC_EmitConvertToTarget, 1,
/*21677*/         OPC_EmitConvertToTarget, 2,
/*21679*/         OPC_EmitInteger, MVT::i32, 14, 
/*21682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21685*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 670:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21696*/       0, /*End of Scope*/
/*21697*/     /*Scope*/ 102, /*->21800*/
/*21698*/       OPC_CheckChild1Integer, 19|128,4/*531*/, 
/*21701*/       OPC_RecordChild2, // #1 = $cop
/*21702*/       OPC_MoveChild2,
/*21703*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21706*/       OPC_MoveParent,
/*21707*/       OPC_RecordChild3, // #2 = $opc1
/*21708*/       OPC_MoveChild3,
/*21709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21712*/       OPC_MoveParent,
/*21713*/       OPC_RecordChild4, // #3 = $Rt
/*21714*/       OPC_RecordChild5, // #4 = $CRn
/*21715*/       OPC_MoveChild5,
/*21716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21719*/       OPC_MoveParent,
/*21720*/       OPC_RecordChild6, // #5 = $CRm
/*21721*/       OPC_MoveChild6,
/*21722*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21725*/       OPC_MoveParent,
/*21726*/       OPC_RecordChild7, // #6 = $opc2
/*21727*/       OPC_MoveChild7,
/*21728*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21731*/       OPC_MoveParent,
/*21732*/       OPC_Scope, 32, /*->21766*/ // 2 children in Scope
/*21734*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21736*/         OPC_EmitMergeInputChains1_0,
/*21737*/         OPC_EmitConvertToTarget, 1,
/*21739*/         OPC_EmitConvertToTarget, 2,
/*21741*/         OPC_EmitConvertToTarget, 4,
/*21743*/         OPC_EmitConvertToTarget, 5,
/*21745*/         OPC_EmitConvertToTarget, 6,
/*21747*/         OPC_EmitInteger, MVT::i32, 14, 
/*21750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21753*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 531:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21766*/       /*Scope*/ 32, /*->21799*/
/*21767*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21769*/         OPC_EmitMergeInputChains1_0,
/*21770*/         OPC_EmitConvertToTarget, 1,
/*21772*/         OPC_EmitConvertToTarget, 2,
/*21774*/         OPC_EmitConvertToTarget, 4,
/*21776*/         OPC_EmitConvertToTarget, 5,
/*21778*/         OPC_EmitConvertToTarget, 6,
/*21780*/         OPC_EmitInteger, MVT::i32, 14, 
/*21783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21786*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 531:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21799*/       0, /*End of Scope*/
/*21800*/     /*Scope*/ 94, /*->21895*/
/*21801*/       OPC_CheckChild1Integer, 20|128,4/*532*/, 
/*21804*/       OPC_RecordChild2, // #1 = $cop
/*21805*/       OPC_MoveChild2,
/*21806*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21809*/       OPC_MoveParent,
/*21810*/       OPC_RecordChild3, // #2 = $opc1
/*21811*/       OPC_MoveChild3,
/*21812*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21815*/       OPC_MoveParent,
/*21816*/       OPC_RecordChild4, // #3 = $Rt
/*21817*/       OPC_RecordChild5, // #4 = $CRn
/*21818*/       OPC_MoveChild5,
/*21819*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21822*/       OPC_MoveParent,
/*21823*/       OPC_RecordChild6, // #5 = $CRm
/*21824*/       OPC_MoveChild6,
/*21825*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21828*/       OPC_MoveParent,
/*21829*/       OPC_RecordChild7, // #6 = $opc2
/*21830*/       OPC_MoveChild7,
/*21831*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21834*/       OPC_MoveParent,
/*21835*/       OPC_Scope, 24, /*->21861*/ // 2 children in Scope
/*21837*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*21839*/         OPC_EmitMergeInputChains1_0,
/*21840*/         OPC_EmitConvertToTarget, 1,
/*21842*/         OPC_EmitConvertToTarget, 2,
/*21844*/         OPC_EmitConvertToTarget, 4,
/*21846*/         OPC_EmitConvertToTarget, 5,
/*21848*/         OPC_EmitConvertToTarget, 6,
/*21850*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 532:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21861*/       /*Scope*/ 32, /*->21894*/
/*21862*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21864*/         OPC_EmitMergeInputChains1_0,
/*21865*/         OPC_EmitConvertToTarget, 1,
/*21867*/         OPC_EmitConvertToTarget, 2,
/*21869*/         OPC_EmitConvertToTarget, 4,
/*21871*/         OPC_EmitConvertToTarget, 5,
/*21873*/         OPC_EmitConvertToTarget, 6,
/*21875*/         OPC_EmitInteger, MVT::i32, 14, 
/*21878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21881*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 532:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21894*/       0, /*End of Scope*/
/*21895*/     /*Scope*/ 81, /*->21977*/
/*21896*/       OPC_CheckChild1Integer, 21|128,4/*533*/, 
/*21899*/       OPC_RecordChild2, // #1 = $cop
/*21900*/       OPC_MoveChild2,
/*21901*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21904*/       OPC_MoveParent,
/*21905*/       OPC_RecordChild3, // #2 = $opc1
/*21906*/       OPC_MoveChild3,
/*21907*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21910*/       OPC_MoveParent,
/*21911*/       OPC_RecordChild4, // #3 = $Rt
/*21912*/       OPC_RecordChild5, // #4 = $Rt2
/*21913*/       OPC_RecordChild6, // #5 = $CRm
/*21914*/       OPC_MoveChild6,
/*21915*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21918*/       OPC_MoveParent,
/*21919*/       OPC_Scope, 27, /*->21948*/ // 2 children in Scope
/*21921*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21923*/         OPC_EmitMergeInputChains1_0,
/*21924*/         OPC_EmitConvertToTarget, 1,
/*21926*/         OPC_EmitConvertToTarget, 2,
/*21928*/         OPC_EmitConvertToTarget, 5,
/*21930*/         OPC_EmitInteger, MVT::i32, 14, 
/*21933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21936*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 533:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*21948*/       /*Scope*/ 27, /*->21976*/
/*21949*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21951*/         OPC_EmitMergeInputChains1_0,
/*21952*/         OPC_EmitConvertToTarget, 1,
/*21954*/         OPC_EmitConvertToTarget, 2,
/*21956*/         OPC_EmitConvertToTarget, 5,
/*21958*/         OPC_EmitInteger, MVT::i32, 14, 
/*21961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21964*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 533:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*21976*/       0, /*End of Scope*/
/*21977*/     /*Scope*/ 73, /*->22051*/
/*21978*/       OPC_CheckChild1Integer, 22|128,4/*534*/, 
/*21981*/       OPC_RecordChild2, // #1 = $cop
/*21982*/       OPC_MoveChild2,
/*21983*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21986*/       OPC_MoveParent,
/*21987*/       OPC_RecordChild3, // #2 = $opc1
/*21988*/       OPC_MoveChild3,
/*21989*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21992*/       OPC_MoveParent,
/*21993*/       OPC_RecordChild4, // #3 = $Rt
/*21994*/       OPC_RecordChild5, // #4 = $Rt2
/*21995*/       OPC_RecordChild6, // #5 = $CRm
/*21996*/       OPC_MoveChild6,
/*21997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22000*/       OPC_MoveParent,
/*22001*/       OPC_Scope, 19, /*->22022*/ // 2 children in Scope
/*22003*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->hasV8Ops())
/*22005*/         OPC_EmitMergeInputChains1_0,
/*22006*/         OPC_EmitConvertToTarget, 1,
/*22008*/         OPC_EmitConvertToTarget, 2,
/*22010*/         OPC_EmitConvertToTarget, 5,
/*22012*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 534:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22022*/       /*Scope*/ 27, /*->22050*/
/*22023*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22025*/         OPC_EmitMergeInputChains1_0,
/*22026*/         OPC_EmitConvertToTarget, 1,
/*22028*/         OPC_EmitConvertToTarget, 2,
/*22030*/         OPC_EmitConvertToTarget, 5,
/*22032*/         OPC_EmitInteger, MVT::i32, 14, 
/*22035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22038*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 534:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22050*/       0, /*End of Scope*/
/*22051*/     /*Scope*/ 70, /*->22122*/
/*22052*/       OPC_CheckChild1Integer, 36|128,5/*676*/, 
/*22055*/       OPC_Scope, 11, /*->22068*/ // 2 children in Scope
/*22057*/         OPC_CheckChild2Integer, 121|128,1/*249*/, 
/*22060*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*22062*/         OPC_EmitMergeInputChains1_0,
/*22063*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t__brkdiv0), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 676:iPTR, 249:i32) - Complexity = 13
                  // Dst: (t__brkdiv0)
/*22068*/       /*Scope*/ 52, /*->22121*/
/*22069*/         OPC_RecordChild2, // #1 = $imm16
/*22070*/         OPC_MoveChild2,
/*22071*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22074*/         OPC_Scope, 14, /*->22090*/ // 3 children in Scope
/*22076*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*22078*/           OPC_MoveParent,
/*22079*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22081*/           OPC_EmitMergeInputChains1_0,
/*22082*/           OPC_EmitConvertToTarget, 1,
/*22084*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 676:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                    // Dst: (UDF (imm:i32):$imm16)
/*22090*/         /*Scope*/ 14, /*->22105*/
/*22091*/           OPC_CheckPredicate, 47, // Predicate_imm0_255
/*22093*/           OPC_MoveParent,
/*22094*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*22096*/           OPC_EmitMergeInputChains1_0,
/*22097*/           OPC_EmitConvertToTarget, 1,
/*22099*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 676:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                    // Dst: (tUDF (imm:i32):$imm8)
/*22105*/         /*Scope*/ 14, /*->22120*/
/*22106*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*22108*/           OPC_MoveParent,
/*22109*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22111*/           OPC_EmitMergeInputChains1_0,
/*22112*/           OPC_EmitConvertToTarget, 1,
/*22114*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 676:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                    // Dst: (t2UDF (imm:i32):$imm16)
/*22120*/         0, /*End of Scope*/
/*22121*/       0, /*End of Scope*/
/*22122*/     /*Scope*/ 79, /*->22202*/
/*22123*/       OPC_CheckChild1Integer, 9|128,4/*521*/, 
/*22126*/       OPC_RecordChild2, // #1 = $imm
/*22127*/       OPC_MoveChild2,
/*22128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22131*/       OPC_Scope, 22, /*->22155*/ // 3 children in Scope
/*22133*/         OPC_CheckPredicate, 48, // Predicate_imm0_239
/*22135*/         OPC_MoveParent,
/*22136*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*22138*/         OPC_EmitMergeInputChains1_0,
/*22139*/         OPC_EmitConvertToTarget, 1,
/*22141*/         OPC_EmitInteger, MVT::i32, 14, 
/*22144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22147*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 521:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*22155*/       /*Scope*/ 22, /*->22178*/
/*22156*/         OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22158*/         OPC_MoveParent,
/*22159*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasV6MOps()) && (Subtarget->isThumb())
/*22161*/         OPC_EmitMergeInputChains1_0,
/*22162*/         OPC_EmitConvertToTarget, 1,
/*22164*/         OPC_EmitInteger, MVT::i32, 14, 
/*22167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22170*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 521:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*22178*/       /*Scope*/ 22, /*->22201*/
/*22179*/         OPC_CheckPredicate, 48, // Predicate_imm0_239
/*22181*/         OPC_MoveParent,
/*22182*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22184*/         OPC_EmitMergeInputChains1_0,
/*22185*/         OPC_EmitConvertToTarget, 1,
/*22187*/         OPC_EmitInteger, MVT::i32, 14, 
/*22190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22193*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 521:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*22201*/       0, /*End of Scope*/
/*22202*/     /*Scope*/ 53, /*->22256*/
/*22203*/       OPC_CheckChild1Integer, 5|128,4/*517*/, 
/*22206*/       OPC_RecordChild2, // #1 = $opt
/*22207*/       OPC_MoveChild2,
/*22208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22211*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22213*/       OPC_MoveParent,
/*22214*/       OPC_Scope, 19, /*->22235*/ // 2 children in Scope
/*22216*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22218*/         OPC_EmitMergeInputChains1_0,
/*22219*/         OPC_EmitConvertToTarget, 1,
/*22221*/         OPC_EmitInteger, MVT::i32, 14, 
/*22224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22227*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 517:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*22235*/       /*Scope*/ 19, /*->22255*/
/*22236*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22238*/         OPC_EmitMergeInputChains1_0,
/*22239*/         OPC_EmitConvertToTarget, 1,
/*22241*/         OPC_EmitInteger, MVT::i32, 14, 
/*22244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22247*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 517:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*22255*/       0, /*End of Scope*/
/*22256*/     /*Scope*/ 45, /*->22302*/
/*22257*/       OPC_CheckChild1Integer, 6|128,4/*518*/, 
/*22260*/       OPC_RecordChild2, // #1 = $opt
/*22261*/       OPC_MoveChild2,
/*22262*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22265*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22267*/       OPC_MoveParent,
/*22268*/       OPC_Scope, 11, /*->22281*/ // 2 children in Scope
/*22270*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22272*/         OPC_EmitMergeInputChains1_0,
/*22273*/         OPC_EmitConvertToTarget, 1,
/*22275*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 518:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*22281*/       /*Scope*/ 19, /*->22301*/
/*22282*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22284*/         OPC_EmitMergeInputChains1_0,
/*22285*/         OPC_EmitConvertToTarget, 1,
/*22287*/         OPC_EmitInteger, MVT::i32, 14, 
/*22290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22293*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 518:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*22301*/       0, /*End of Scope*/
/*22302*/     /*Scope*/ 45, /*->22348*/
/*22303*/       OPC_CheckChild1Integer, 7|128,4/*519*/, 
/*22306*/       OPC_RecordChild2, // #1 = $opt
/*22307*/       OPC_MoveChild2,
/*22308*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22311*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22313*/       OPC_MoveParent,
/*22314*/       OPC_Scope, 11, /*->22327*/ // 2 children in Scope
/*22316*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22318*/         OPC_EmitMergeInputChains1_0,
/*22319*/         OPC_EmitConvertToTarget, 1,
/*22321*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 519:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*22327*/       /*Scope*/ 19, /*->22347*/
/*22328*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22330*/         OPC_EmitMergeInputChains1_0,
/*22331*/         OPC_EmitConvertToTarget, 1,
/*22333*/         OPC_EmitInteger, MVT::i32, 14, 
/*22336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22339*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 519:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*22347*/       0, /*End of Scope*/
/*22348*/     /*Scope*/ 45, /*->22394*/
/*22349*/       OPC_CheckChild1Integer, 10|128,4/*522*/, 
/*22352*/       OPC_RecordChild2, // #1 = $opt
/*22353*/       OPC_MoveChild2,
/*22354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22357*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22359*/       OPC_MoveParent,
/*22360*/       OPC_Scope, 11, /*->22373*/ // 2 children in Scope
/*22362*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22364*/         OPC_EmitMergeInputChains1_0,
/*22365*/         OPC_EmitConvertToTarget, 1,
/*22367*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 522:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*22373*/       /*Scope*/ 19, /*->22393*/
/*22374*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22376*/         OPC_EmitMergeInputChains1_0,
/*22377*/         OPC_EmitConvertToTarget, 1,
/*22379*/         OPC_EmitInteger, MVT::i32, 14, 
/*22382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22385*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 522:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*22393*/       0, /*End of Scope*/
/*22394*/     /*Scope*/ 31, /*->22426*/
/*22395*/       OPC_CheckChild1Integer, 126|128,3/*510*/, 
/*22398*/       OPC_Scope, 8, /*->22408*/ // 2 children in Scope
/*22400*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasV6KOps()) && (!Subtarget->isThumb())
/*22402*/         OPC_EmitMergeInputChains1_0,
/*22403*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 510:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*22408*/       /*Scope*/ 16, /*->22425*/
/*22409*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*22411*/         OPC_EmitMergeInputChains1_0,
/*22412*/         OPC_EmitInteger, MVT::i32, 14, 
/*22415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22418*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 510:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*22425*/       0, /*End of Scope*/
/*22426*/     /*Scope*/ 21, /*->22448*/
/*22427*/       OPC_CheckChild1Integer, 25|128,5/*665*/, 
/*22430*/       OPC_RecordChild2, // #1 = $src
/*22431*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*22433*/       OPC_EmitMergeInputChains1_0,
/*22434*/       OPC_EmitInteger, MVT::i32, 14, 
/*22437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22440*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 665:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*22448*/     0, /*End of Scope*/
/*22449*/   /*SwitchOpcode*/ 4|128,3/*388*/, TARGET_VAL(ARMISD::PRELOAD),// ->22841
/*22453*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*22454*/     OPC_Scope, 69|128,2/*325*/, /*->22782*/ // 2 children in Scope
/*22457*/       OPC_RecordChild1, // #1 = $shift
/*22458*/       OPC_CheckChild1Type, MVT::i32,
/*22460*/       OPC_Scope, 12|128,1/*140*/, /*->22603*/ // 2 children in Scope
/*22463*/         OPC_CheckChild2Integer, 1, 
/*22465*/         OPC_CheckChild2Type, MVT::i32,
/*22467*/         OPC_Scope, 31, /*->22500*/ // 2 children in Scope
/*22469*/           OPC_CheckChild3Integer, 1, 
/*22471*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22473*/           OPC_Scope, 12, /*->22487*/ // 2 children in Scope
/*22475*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22478*/             OPC_EmitMergeInputChains1_0,
/*22479*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22487*/           /*Scope*/ 11, /*->22499*/
/*22488*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22491*/             OPC_EmitMergeInputChains1_0,
/*22492*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22499*/           0, /*End of Scope*/
/*22500*/         /*Scope*/ 101, /*->22602*/
/*22501*/           OPC_CheckChild3Integer, 0, 
/*22503*/           OPC_Scope, 14, /*->22519*/ // 4 children in Scope
/*22505*/             OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22507*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22510*/             OPC_EmitMergeInputChains1_0,
/*22511*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22519*/           /*Scope*/ 22, /*->22542*/
/*22520*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22522*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22525*/             OPC_EmitMergeInputChains1_0,
/*22526*/             OPC_EmitInteger, MVT::i32, 14, 
/*22529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22532*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22542*/           /*Scope*/ 13, /*->22556*/
/*22543*/             OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22545*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22548*/             OPC_EmitMergeInputChains1_0,
/*22549*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22556*/           /*Scope*/ 44, /*->22601*/
/*22557*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22559*/             OPC_Scope, 19, /*->22580*/ // 2 children in Scope
/*22561*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22564*/               OPC_EmitMergeInputChains1_0,
/*22565*/               OPC_EmitInteger, MVT::i32, 14, 
/*22568*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22571*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22580*/             /*Scope*/ 19, /*->22600*/
/*22581*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22584*/               OPC_EmitMergeInputChains1_0,
/*22585*/               OPC_EmitInteger, MVT::i32, 14, 
/*22588*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22591*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22600*/             0, /*End of Scope*/
/*22601*/           0, /*End of Scope*/
/*22602*/         0, /*End of Scope*/
/*22603*/       /*Scope*/ 48|128,1/*176*/, /*->22781*/
/*22605*/         OPC_CheckChild2Integer, 0, 
/*22607*/         OPC_CheckChild2Type, MVT::i32,
/*22609*/         OPC_Scope, 101, /*->22712*/ // 2 children in Scope
/*22611*/           OPC_CheckChild3Integer, 1, 
/*22613*/           OPC_Scope, 14, /*->22629*/ // 4 children in Scope
/*22615*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22617*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22620*/             OPC_EmitMergeInputChains1_0,
/*22621*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22629*/           /*Scope*/ 22, /*->22652*/
/*22630*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22632*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22635*/             OPC_EmitMergeInputChains1_0,
/*22636*/             OPC_EmitInteger, MVT::i32, 14, 
/*22639*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22642*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22652*/           /*Scope*/ 13, /*->22666*/
/*22653*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22655*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22658*/             OPC_EmitMergeInputChains1_0,
/*22659*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22666*/           /*Scope*/ 44, /*->22711*/
/*22667*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22669*/             OPC_Scope, 19, /*->22690*/ // 2 children in Scope
/*22671*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22674*/               OPC_EmitMergeInputChains1_0,
/*22675*/               OPC_EmitInteger, MVT::i32, 14, 
/*22678*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22681*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22690*/             /*Scope*/ 19, /*->22710*/
/*22691*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22694*/               OPC_EmitMergeInputChains1_0,
/*22695*/               OPC_EmitInteger, MVT::i32, 14, 
/*22698*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22701*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22710*/             0, /*End of Scope*/
/*22711*/           0, /*End of Scope*/
/*22712*/         /*Scope*/ 67, /*->22780*/
/*22713*/           OPC_CheckChild3Integer, 0, 
/*22715*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22717*/           OPC_Scope, 20, /*->22739*/ // 3 children in Scope
/*22719*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22722*/             OPC_EmitMergeInputChains1_0,
/*22723*/             OPC_EmitInteger, MVT::i32, 14, 
/*22726*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22729*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22739*/           /*Scope*/ 19, /*->22759*/
/*22740*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22743*/             OPC_EmitMergeInputChains1_0,
/*22744*/             OPC_EmitInteger, MVT::i32, 14, 
/*22747*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22750*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22759*/           /*Scope*/ 19, /*->22779*/
/*22760*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22763*/             OPC_EmitMergeInputChains1_0,
/*22764*/             OPC_EmitInteger, MVT::i32, 14, 
/*22767*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22770*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22779*/           0, /*End of Scope*/
/*22780*/         0, /*End of Scope*/
/*22781*/       0, /*End of Scope*/
/*22782*/     /*Scope*/ 57, /*->22840*/
/*22783*/       OPC_MoveChild1,
/*22784*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*22787*/       OPC_RecordChild0, // #1 = $addr
/*22788*/       OPC_MoveChild0,
/*22789*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*22792*/       OPC_MoveParent,
/*22793*/       OPC_MoveParent,
/*22794*/       OPC_CheckChild2Integer, 0, 
/*22796*/       OPC_CheckChild2Type, MVT::i32,
/*22798*/       OPC_Scope, 19, /*->22819*/ // 2 children in Scope
/*22800*/         OPC_CheckChild3Integer, 0, 
/*22802*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22804*/         OPC_EmitMergeInputChains1_0,
/*22805*/         OPC_EmitInteger, MVT::i32, 14, 
/*22808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22811*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*22819*/       /*Scope*/ 19, /*->22839*/
/*22820*/         OPC_CheckChild3Integer, 1, 
/*22822*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22824*/         OPC_EmitMergeInputChains1_0,
/*22825*/         OPC_EmitInteger, MVT::i32, 14, 
/*22828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22831*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*22839*/       0, /*End of Scope*/
/*22840*/     0, /*End of Scope*/
/*22841*/   /*SwitchOpcode*/ 87|128,10/*1367*/, TARGET_VAL(ARMISD::CMPZ),// ->24212
/*22845*/     OPC_Scope, 123, /*->22970*/ // 12 children in Scope
/*22847*/       OPC_MoveChild0,
/*22848*/       OPC_SwitchOpcode /*2 cases */, 57, TARGET_VAL(ISD::AND),// ->22909
/*22852*/         OPC_RecordChild0, // #0 = $Rn
/*22853*/         OPC_RecordChild1, // #1 = $shift
/*22854*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*22856*/         OPC_CheckType, MVT::i32,
/*22858*/         OPC_MoveParent,
/*22859*/         OPC_CheckChild1Integer, 0, 
/*22861*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22863*/         OPC_Scope, 21, /*->22886*/ // 2 children in Scope
/*22865*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22868*/           OPC_EmitInteger, MVT::i32, 14, 
/*22871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22874*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22886*/         /*Scope*/ 21, /*->22908*/
/*22887*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22890*/           OPC_EmitInteger, MVT::i32, 14, 
/*22893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22896*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22908*/         0, /*End of Scope*/
/*22909*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::XOR),// ->22969
/*22912*/         OPC_RecordChild0, // #0 = $Rn
/*22913*/         OPC_RecordChild1, // #1 = $shift
/*22914*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*22916*/         OPC_CheckType, MVT::i32,
/*22918*/         OPC_MoveParent,
/*22919*/         OPC_CheckChild1Integer, 0, 
/*22921*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22923*/         OPC_Scope, 21, /*->22946*/ // 2 children in Scope
/*22925*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22928*/           OPC_EmitInteger, MVT::i32, 14, 
/*22931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22934*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22946*/         /*Scope*/ 21, /*->22968*/
/*22947*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*22950*/           OPC_EmitInteger, MVT::i32, 14, 
/*22953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22956*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*22968*/         0, /*End of Scope*/
/*22969*/       0, // EndSwitchOpcode
/*22970*/     /*Scope*/ 34, /*->23005*/
/*22971*/       OPC_RecordChild0, // #0 = $Rn
/*22972*/       OPC_CheckChild0Type, MVT::i32,
/*22974*/       OPC_MoveChild1,
/*22975*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*22978*/       OPC_CheckChild0Integer, 0, 
/*22980*/       OPC_RecordChild1, // #1 = $shift
/*22981*/       OPC_MoveParent,
/*22982*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22984*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*22987*/       OPC_EmitInteger, MVT::i32, 14, 
/*22990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22993*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23005*/     /*Scope*/ 120|128,1/*248*/, /*->23255*/
/*23007*/       OPC_MoveChild0,
/*23008*/       OPC_SwitchOpcode /*3 cases */, 30, TARGET_VAL(ISD::SUB),// ->23042
/*23012*/         OPC_CheckChild0Integer, 0, 
/*23014*/         OPC_RecordChild1, // #0 = $shift
/*23015*/         OPC_CheckType, MVT::i32,
/*23017*/         OPC_MoveParent,
/*23018*/         OPC_RecordChild1, // #1 = $Rn
/*23019*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23021*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23024*/         OPC_EmitInteger, MVT::i32, 14, 
/*23027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23030*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23042*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::AND),// ->23148
/*23045*/         OPC_RecordChild0, // #0 = $Rn
/*23046*/         OPC_RecordChild1, // #1 = $shift
/*23047*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23049*/         OPC_CheckType, MVT::i32,
/*23051*/         OPC_MoveParent,
/*23052*/         OPC_CheckChild1Integer, 0, 
/*23054*/         OPC_Scope, 22, /*->23078*/ // 4 children in Scope
/*23056*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23058*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23061*/           OPC_EmitInteger, MVT::i32, 14, 
/*23064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23067*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23078*/         /*Scope*/ 22, /*->23101*/
/*23079*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23081*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23084*/           OPC_EmitInteger, MVT::i32, 14, 
/*23087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23090*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23101*/         /*Scope*/ 22, /*->23124*/
/*23102*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23104*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23107*/           OPC_EmitInteger, MVT::i32, 14, 
/*23110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23113*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23124*/         /*Scope*/ 22, /*->23147*/
/*23125*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23127*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23130*/           OPC_EmitInteger, MVT::i32, 14, 
/*23133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23136*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23147*/         0, /*End of Scope*/
/*23148*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::XOR),// ->23254
/*23151*/         OPC_RecordChild0, // #0 = $Rn
/*23152*/         OPC_RecordChild1, // #1 = $shift
/*23153*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23155*/         OPC_CheckType, MVT::i32,
/*23157*/         OPC_MoveParent,
/*23158*/         OPC_CheckChild1Integer, 0, 
/*23160*/         OPC_Scope, 22, /*->23184*/ // 4 children in Scope
/*23162*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23164*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23167*/           OPC_EmitInteger, MVT::i32, 14, 
/*23170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23173*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23184*/         /*Scope*/ 22, /*->23207*/
/*23185*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23187*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23190*/           OPC_EmitInteger, MVT::i32, 14, 
/*23193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23196*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23207*/         /*Scope*/ 22, /*->23230*/
/*23208*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23210*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23213*/           OPC_EmitInteger, MVT::i32, 14, 
/*23216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23219*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23230*/         /*Scope*/ 22, /*->23253*/
/*23231*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23233*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23236*/           OPC_EmitInteger, MVT::i32, 14, 
/*23239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23242*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23253*/         0, /*End of Scope*/
/*23254*/       0, // EndSwitchOpcode
/*23255*/     /*Scope*/ 59, /*->23315*/
/*23256*/       OPC_RecordChild0, // #0 = $Rn
/*23257*/       OPC_CheckChild0Type, MVT::i32,
/*23259*/       OPC_MoveChild1,
/*23260*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23263*/       OPC_CheckChild0Integer, 0, 
/*23265*/       OPC_RecordChild1, // #1 = $shift
/*23266*/       OPC_MoveParent,
/*23267*/       OPC_Scope, 22, /*->23291*/ // 2 children in Scope
/*23269*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23271*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23274*/         OPC_EmitInteger, MVT::i32, 14, 
/*23277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23280*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23291*/       /*Scope*/ 22, /*->23314*/
/*23292*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23294*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23297*/         OPC_EmitInteger, MVT::i32, 14, 
/*23300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23303*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23314*/       0, /*End of Scope*/
/*23315*/     /*Scope*/ 79|128,1/*207*/, /*->23524*/
/*23317*/       OPC_MoveChild0,
/*23318*/       OPC_SwitchOpcode /*3 cases */, 55, TARGET_VAL(ISD::SUB),// ->23377
/*23322*/         OPC_CheckChild0Integer, 0, 
/*23324*/         OPC_RecordChild1, // #0 = $shift
/*23325*/         OPC_CheckType, MVT::i32,
/*23327*/         OPC_MoveParent,
/*23328*/         OPC_RecordChild1, // #1 = $Rn
/*23329*/         OPC_Scope, 22, /*->23353*/ // 2 children in Scope
/*23331*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23333*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23336*/           OPC_EmitInteger, MVT::i32, 14, 
/*23339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23342*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23353*/         /*Scope*/ 22, /*->23376*/
/*23354*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23356*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23359*/           OPC_EmitInteger, MVT::i32, 14, 
/*23362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23365*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23376*/         0, /*End of Scope*/
/*23377*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::AND),// ->23450
/*23380*/         OPC_RecordChild0, // #0 = $Rn
/*23381*/         OPC_RecordChild1, // #1 = $imm
/*23382*/         OPC_MoveChild1,
/*23383*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23386*/         OPC_Scope, 30, /*->23418*/ // 2 children in Scope
/*23388*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*23390*/           OPC_MoveParent,
/*23391*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23393*/           OPC_CheckType, MVT::i32,
/*23395*/           OPC_MoveParent,
/*23396*/           OPC_CheckChild1Integer, 0, 
/*23398*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23400*/           OPC_EmitConvertToTarget, 1,
/*23402*/           OPC_EmitInteger, MVT::i32, 14, 
/*23405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23408*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23418*/         /*Scope*/ 30, /*->23449*/
/*23419*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*23421*/           OPC_MoveParent,
/*23422*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23424*/           OPC_CheckType, MVT::i32,
/*23426*/           OPC_MoveParent,
/*23427*/           OPC_CheckChild1Integer, 0, 
/*23429*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23431*/           OPC_EmitConvertToTarget, 1,
/*23433*/           OPC_EmitInteger, MVT::i32, 14, 
/*23436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23439*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23449*/         0, /*End of Scope*/
/*23450*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::XOR),// ->23523
/*23453*/         OPC_RecordChild0, // #0 = $Rn
/*23454*/         OPC_RecordChild1, // #1 = $imm
/*23455*/         OPC_MoveChild1,
/*23456*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23459*/         OPC_Scope, 30, /*->23491*/ // 2 children in Scope
/*23461*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*23463*/           OPC_MoveParent,
/*23464*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*23466*/           OPC_CheckType, MVT::i32,
/*23468*/           OPC_MoveParent,
/*23469*/           OPC_CheckChild1Integer, 0, 
/*23471*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23473*/           OPC_EmitConvertToTarget, 1,
/*23475*/           OPC_EmitInteger, MVT::i32, 14, 
/*23478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23491*/         /*Scope*/ 30, /*->23522*/
/*23492*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*23494*/           OPC_MoveParent,
/*23495*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*23497*/           OPC_CheckType, MVT::i32,
/*23499*/           OPC_MoveParent,
/*23500*/           OPC_CheckChild1Integer, 0, 
/*23502*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23504*/           OPC_EmitConvertToTarget, 1,
/*23506*/           OPC_EmitInteger, MVT::i32, 14, 
/*23509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23512*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23522*/         0, /*End of Scope*/
/*23523*/       0, // EndSwitchOpcode
/*23524*/     /*Scope*/ 73, /*->23598*/
/*23525*/       OPC_RecordChild0, // #0 = $src
/*23526*/       OPC_CheckChild0Type, MVT::i32,
/*23528*/       OPC_RecordChild1, // #1 = $rhs
/*23529*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23531*/       OPC_Scope, 21, /*->23554*/ // 3 children in Scope
/*23533*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23536*/         OPC_EmitInteger, MVT::i32, 14, 
/*23539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23542*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23554*/       /*Scope*/ 21, /*->23576*/
/*23555*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23558*/         OPC_EmitInteger, MVT::i32, 14, 
/*23561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23564*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23576*/       /*Scope*/ 20, /*->23597*/
/*23577*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*23580*/         OPC_EmitInteger, MVT::i32, 14, 
/*23583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23586*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23597*/       0, /*End of Scope*/
/*23598*/     /*Scope*/ 85, /*->23684*/
/*23599*/       OPC_MoveChild0,
/*23600*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::AND),// ->23653
/*23604*/         OPC_RecordChild0, // #0 = $Rn
/*23605*/         OPC_RecordChild1, // #1 = $Rm
/*23606*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23608*/         OPC_CheckType, MVT::i32,
/*23610*/         OPC_MoveParent,
/*23611*/         OPC_CheckChild1Integer, 0, 
/*23613*/         OPC_Scope, 18, /*->23633*/ // 2 children in Scope
/*23615*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23617*/           OPC_EmitInteger, MVT::i32, 14, 
/*23620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23623*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23633*/         /*Scope*/ 18, /*->23652*/
/*23634*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23636*/           OPC_EmitInteger, MVT::i32, 14, 
/*23639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23642*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23652*/         0, /*End of Scope*/
/*23653*/       /*SwitchOpcode*/ 27, TARGET_VAL(ISD::XOR),// ->23683
/*23656*/         OPC_RecordChild0, // #0 = $Rn
/*23657*/         OPC_RecordChild1, // #1 = $Rm
/*23658*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23660*/         OPC_CheckType, MVT::i32,
/*23662*/         OPC_MoveParent,
/*23663*/         OPC_CheckChild1Integer, 0, 
/*23665*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23667*/         OPC_EmitInteger, MVT::i32, 14, 
/*23670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23673*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23683*/       0, // EndSwitchOpcode
/*23684*/     /*Scope*/ 26, /*->23711*/
/*23685*/       OPC_RecordChild0, // #0 = $lhs
/*23686*/       OPC_CheckChild0Type, MVT::i32,
/*23688*/       OPC_RecordChild1, // #1 = $rhs
/*23689*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23691*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$rhs #2 #3
/*23694*/       OPC_EmitInteger, MVT::i32, 14, 
/*23697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23700*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23711*/     /*Scope*/ 91, /*->23803*/
/*23712*/       OPC_MoveChild0,
/*23713*/       OPC_SwitchOpcode /*2 cases */, 41, TARGET_VAL(ISD::AND),// ->23758
/*23717*/         OPC_RecordChild0, // #0 = $Rn
/*23718*/         OPC_RecordChild1, // #1 = $Rm
/*23719*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23721*/         OPC_CheckType, MVT::i32,
/*23723*/         OPC_MoveParent,
/*23724*/         OPC_CheckChild1Integer, 0, 
/*23726*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23728*/         OPC_EmitInteger, MVT::i32, 14, 
/*23731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23734*/         OPC_Scope, 10, /*->23746*/ // 2 children in Scope
/*23736*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23746*/         /*Scope*/ 10, /*->23757*/
/*23747*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23757*/         0, /*End of Scope*/
/*23758*/       /*SwitchOpcode*/ 41, TARGET_VAL(ISD::XOR),// ->23802
/*23761*/         OPC_RecordChild0, // #0 = $Rn
/*23762*/         OPC_RecordChild1, // #1 = $Rm
/*23763*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23765*/         OPC_CheckType, MVT::i32,
/*23767*/         OPC_MoveParent,
/*23768*/         OPC_CheckChild1Integer, 0, 
/*23770*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23772*/         OPC_EmitInteger, MVT::i32, 14, 
/*23775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23778*/         OPC_Scope, 10, /*->23790*/ // 2 children in Scope
/*23780*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23790*/         /*Scope*/ 10, /*->23801*/
/*23791*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23801*/         0, /*End of Scope*/
/*23802*/       0, // EndSwitchOpcode
/*23803*/     /*Scope*/ 123, /*->23927*/
/*23804*/       OPC_RecordChild0, // #0 = $rhs
/*23805*/       OPC_CheckChild0Type, MVT::i32,
/*23807*/       OPC_Scope, 49, /*->23858*/ // 2 children in Scope
/*23809*/         OPC_RecordChild1, // #1 = $src
/*23810*/         OPC_Scope, 22, /*->23834*/ // 2 children in Scope
/*23812*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23814*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*23817*/           OPC_EmitInteger, MVT::i32, 14, 
/*23820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23823*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23834*/         /*Scope*/ 22, /*->23857*/
/*23835*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23837*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$rhs #2 #3
/*23840*/           OPC_EmitInteger, MVT::i32, 14, 
/*23843*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23846*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23857*/         0, /*End of Scope*/
/*23858*/       /*Scope*/ 67, /*->23926*/
/*23859*/         OPC_MoveChild1,
/*23860*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23863*/         OPC_CheckChild0Integer, 0, 
/*23865*/         OPC_RecordChild1, // #1 = $Rm
/*23866*/         OPC_MoveParent,
/*23867*/         OPC_Scope, 18, /*->23887*/ // 3 children in Scope
/*23869*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23871*/           OPC_EmitInteger, MVT::i32, 14, 
/*23874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23877*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23887*/         /*Scope*/ 18, /*->23906*/
/*23888*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23890*/           OPC_EmitInteger, MVT::i32, 14, 
/*23893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23896*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23906*/         /*Scope*/ 18, /*->23925*/
/*23907*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23909*/           OPC_EmitInteger, MVT::i32, 14, 
/*23912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23915*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23925*/         0, /*End of Scope*/
/*23926*/       0, /*End of Scope*/
/*23927*/     /*Scope*/ 70, /*->23998*/
/*23928*/       OPC_MoveChild0,
/*23929*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23932*/       OPC_CheckChild0Integer, 0, 
/*23934*/       OPC_RecordChild1, // #0 = $Rm
/*23935*/       OPC_CheckType, MVT::i32,
/*23937*/       OPC_MoveParent,
/*23938*/       OPC_RecordChild1, // #1 = $Rn
/*23939*/       OPC_Scope, 18, /*->23959*/ // 3 children in Scope
/*23941*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23943*/         OPC_EmitInteger, MVT::i32, 14, 
/*23946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23949*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23959*/       /*Scope*/ 18, /*->23978*/
/*23960*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23962*/         OPC_EmitInteger, MVT::i32, 14, 
/*23965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23968*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23978*/       /*Scope*/ 18, /*->23997*/
/*23979*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23981*/         OPC_EmitInteger, MVT::i32, 14, 
/*23984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23987*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23997*/       0, /*End of Scope*/
/*23998*/     /*Scope*/ 83|128,1/*211*/, /*->24211*/
/*24000*/       OPC_RecordChild0, // #0 = $src
/*24001*/       OPC_CheckChild0Type, MVT::i32,
/*24003*/       OPC_RecordChild1, // #1 = $imm
/*24004*/       OPC_Scope, 4|128,1/*132*/, /*->24139*/ // 4 children in Scope
/*24007*/         OPC_MoveChild1,
/*24008*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24011*/         OPC_Scope, 23, /*->24036*/ // 5 children in Scope
/*24013*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*24015*/           OPC_MoveParent,
/*24016*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24018*/           OPC_EmitConvertToTarget, 1,
/*24020*/           OPC_EmitInteger, MVT::i32, 14, 
/*24023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24026*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*24036*/         /*Scope*/ 26, /*->24063*/
/*24037*/           OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*24039*/           OPC_MoveParent,
/*24040*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24042*/           OPC_EmitConvertToTarget, 1,
/*24044*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*24047*/           OPC_EmitInteger, MVT::i32, 14, 
/*24050*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24053*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*24063*/         /*Scope*/ 23, /*->24087*/
/*24064*/           OPC_CheckPredicate, 47, // Predicate_imm0_255
/*24066*/           OPC_MoveParent,
/*24067*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24069*/           OPC_EmitConvertToTarget, 1,
/*24071*/           OPC_EmitInteger, MVT::i32, 14, 
/*24074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24077*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*24087*/         /*Scope*/ 23, /*->24111*/
/*24088*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*24090*/           OPC_MoveParent,
/*24091*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24093*/           OPC_EmitConvertToTarget, 1,
/*24095*/           OPC_EmitInteger, MVT::i32, 14, 
/*24098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24101*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*24111*/         /*Scope*/ 26, /*->24138*/
/*24112*/           OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*24114*/           OPC_MoveParent,
/*24115*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24117*/           OPC_EmitConvertToTarget, 1,
/*24119*/           OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*24122*/           OPC_EmitInteger, MVT::i32, 14, 
/*24125*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24128*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*24138*/         0, /*End of Scope*/
/*24139*/       /*Scope*/ 18, /*->24158*/
/*24140*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24142*/         OPC_EmitInteger, MVT::i32, 14, 
/*24145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*24158*/       /*Scope*/ 18, /*->24177*/
/*24159*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24161*/         OPC_EmitInteger, MVT::i32, 14, 
/*24164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24167*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24177*/       /*Scope*/ 32, /*->24210*/
/*24178*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24180*/         OPC_EmitInteger, MVT::i32, 14, 
/*24183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24186*/         OPC_Scope, 10, /*->24198*/ // 2 children in Scope
/*24188*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24198*/         /*Scope*/ 10, /*->24209*/
/*24199*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24209*/         0, /*End of Scope*/
/*24210*/       0, /*End of Scope*/
/*24211*/     0, /*End of Scope*/
/*24212*/   /*SwitchOpcode*/ 105|128,4/*617*/, TARGET_VAL(ARMISD::CMOV),// ->24833
/*24216*/     OPC_CaptureGlueInput,
/*24217*/     OPC_RecordChild0, // #0 = $false
/*24218*/     OPC_Scope, 45, /*->24265*/ // 3 children in Scope
/*24220*/       OPC_RecordChild1, // #1 = $shift
/*24221*/       OPC_RecordChild2, // #2 = $p
/*24222*/       OPC_CheckType, MVT::i32,
/*24224*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24226*/       OPC_Scope, 18, /*->24246*/ // 2 children in Scope
/*24228*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*24231*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*24234*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*24246*/       /*Scope*/ 17, /*->24264*/
/*24247*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*24250*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*24253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*24264*/       0, /*End of Scope*/
/*24265*/     /*Scope*/ 25|128,1/*153*/, /*->24420*/
/*24267*/       OPC_MoveChild1,
/*24268*/       OPC_SwitchOpcode /*4 cases */, 33, TARGET_VAL(ISD::SHL),// ->24305
/*24272*/         OPC_RecordChild0, // #1 = $Rm
/*24273*/         OPC_RecordChild1, // #2 = $imm
/*24274*/         OPC_MoveChild1,
/*24275*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24278*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24280*/         OPC_CheckType, MVT::i32,
/*24282*/         OPC_MoveParent,
/*24283*/         OPC_MoveParent,
/*24284*/         OPC_RecordChild2, // #3 = $p
/*24285*/         OPC_CheckType, MVT::i32,
/*24287*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24289*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24292*/         OPC_EmitConvertToTarget, 2,
/*24294*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24305*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->24344
/*24308*/         OPC_RecordChild0, // #1 = $Rm
/*24309*/         OPC_RecordChild1, // #2 = $imm
/*24310*/         OPC_MoveChild1,
/*24311*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24314*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24316*/         OPC_CheckType, MVT::i32,
/*24318*/         OPC_MoveParent,
/*24319*/         OPC_MoveParent,
/*24320*/         OPC_RecordChild2, // #3 = $p
/*24321*/         OPC_CheckType, MVT::i32,
/*24323*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24325*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24328*/         OPC_EmitConvertToTarget, 2,
/*24330*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24333*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24344*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRA),// ->24383
/*24347*/         OPC_RecordChild0, // #1 = $Rm
/*24348*/         OPC_RecordChild1, // #2 = $imm
/*24349*/         OPC_MoveChild1,
/*24350*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24353*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24355*/         OPC_CheckType, MVT::i32,
/*24357*/         OPC_MoveParent,
/*24358*/         OPC_MoveParent,
/*24359*/         OPC_RecordChild2, // #3 = $p
/*24360*/         OPC_CheckType, MVT::i32,
/*24362*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24364*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24367*/         OPC_EmitConvertToTarget, 2,
/*24369*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24372*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24383*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::ROTR),// ->24419
/*24386*/         OPC_RecordChild0, // #1 = $Rm
/*24387*/         OPC_RecordChild1, // #2 = $imm
/*24388*/         OPC_MoveChild1,
/*24389*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24392*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24394*/         OPC_CheckType, MVT::i32,
/*24396*/         OPC_MoveParent,
/*24397*/         OPC_MoveParent,
/*24398*/         OPC_RecordChild2, // #3 = $p
/*24399*/         OPC_CheckType, MVT::i32,
/*24401*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24403*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24406*/         OPC_EmitConvertToTarget, 2,
/*24408*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24419*/       0, // EndSwitchOpcode
/*24420*/     /*Scope*/ 26|128,3/*410*/, /*->24832*/
/*24422*/       OPC_RecordChild1, // #1 = $imm
/*24423*/       OPC_Scope, 71|128,1/*199*/, /*->24625*/ // 7 children in Scope
/*24426*/         OPC_MoveChild1,
/*24427*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24430*/         OPC_Scope, 23, /*->24455*/ // 7 children in Scope
/*24432*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*24434*/           OPC_MoveParent,
/*24435*/           OPC_RecordChild2, // #2 = $p
/*24436*/           OPC_CheckType, MVT::i32,
/*24438*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24440*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24443*/           OPC_EmitConvertToTarget, 1,
/*24445*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24455*/         /*Scope*/ 23, /*->24479*/
/*24456*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*24458*/           OPC_MoveParent,
/*24459*/           OPC_RecordChild2, // #2 = $p
/*24460*/           OPC_CheckType, MVT::i32,
/*24462*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24464*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24467*/           OPC_EmitConvertToTarget, 1,
/*24469*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24479*/         /*Scope*/ 26, /*->24506*/
/*24480*/           OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*24482*/           OPC_MoveParent,
/*24483*/           OPC_RecordChild2, // #2 = $p
/*24484*/           OPC_CheckType, MVT::i32,
/*24486*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24488*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24491*/           OPC_EmitConvertToTarget, 1,
/*24493*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*24496*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24506*/         /*Scope*/ 23, /*->24530*/
/*24507*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*24509*/           OPC_MoveParent,
/*24510*/           OPC_RecordChild2, // #2 = $p
/*24511*/           OPC_CheckType, MVT::i32,
/*24513*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24515*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24518*/           OPC_EmitConvertToTarget, 1,
/*24520*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24530*/         /*Scope*/ 23, /*->24554*/
/*24531*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*24533*/           OPC_MoveParent,
/*24534*/           OPC_RecordChild2, // #2 = $p
/*24535*/           OPC_CheckType, MVT::i32,
/*24537*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24539*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24542*/           OPC_EmitConvertToTarget, 1,
/*24544*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24554*/         /*Scope*/ 26, /*->24581*/
/*24555*/           OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*24557*/           OPC_MoveParent,
/*24558*/           OPC_RecordChild2, // #2 = $p
/*24559*/           OPC_CheckType, MVT::i32,
/*24561*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24563*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24566*/           OPC_EmitConvertToTarget, 1,
/*24568*/           OPC_EmitNodeXForm, 1, 5, // t2_so_imm_not_XFORM
/*24571*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24581*/         /*Scope*/ 42, /*->24624*/
/*24582*/           OPC_MoveParent,
/*24583*/           OPC_RecordChild2, // #2 = $p
/*24584*/           OPC_CheckType, MVT::i32,
/*24586*/           OPC_Scope, 17, /*->24605*/ // 2 children in Scope
/*24588*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24590*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24593*/             OPC_EmitConvertToTarget, 1,
/*24595*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*24605*/           /*Scope*/ 17, /*->24623*/
/*24606*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24608*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24611*/             OPC_EmitConvertToTarget, 1,
/*24613*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*24623*/           0, /*End of Scope*/
/*24624*/         0, /*End of Scope*/
/*24625*/       /*Scope*/ 51, /*->24677*/
/*24626*/         OPC_RecordChild2, // #2 = $p
/*24627*/         OPC_CheckType, MVT::i32,
/*24629*/         OPC_Scope, 15, /*->24646*/ // 3 children in Scope
/*24631*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24633*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24636*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*24646*/         /*Scope*/ 15, /*->24662*/
/*24647*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24649*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24652*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*24662*/         /*Scope*/ 13, /*->24676*/
/*24663*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24666*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*24676*/         0, /*End of Scope*/
/*24677*/       /*Scope*/ 28, /*->24706*/
/*24678*/         OPC_CheckChild2Integer, 12, 
/*24680*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24693
/*24683*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24685*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24693*/         /*SwitchType*/ 10, MVT::f64,// ->24705
/*24695*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24697*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24705*/         0, // EndSwitchType
/*24706*/       /*Scope*/ 28, /*->24735*/
/*24707*/         OPC_CheckChild2Integer, 10, 
/*24709*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24722
/*24712*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24714*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24722*/         /*SwitchType*/ 10, MVT::f64,// ->24734
/*24724*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24726*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24734*/         0, // EndSwitchType
/*24735*/       /*Scope*/ 28, /*->24764*/
/*24736*/         OPC_CheckChild2Integer, 0, 
/*24738*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24751
/*24741*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24743*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24751*/         /*SwitchType*/ 10, MVT::f64,// ->24763
/*24753*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24755*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24763*/         0, // EndSwitchType
/*24764*/       /*Scope*/ 28, /*->24793*/
/*24765*/         OPC_CheckChild2Integer, 6, 
/*24767*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24780
/*24770*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24772*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24780*/         /*SwitchType*/ 10, MVT::f64,// ->24792
/*24782*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24784*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24792*/         0, // EndSwitchType
/*24793*/       /*Scope*/ 37, /*->24831*/
/*24794*/         OPC_RecordChild2, // #2 = $p
/*24795*/         OPC_SwitchType /*2 cases */, 15, MVT::f64,// ->24813
/*24798*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*24800*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24803*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*24813*/         /*SwitchType*/ 15, MVT::f32,// ->24830
/*24815*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*24817*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24820*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*24830*/         0, // EndSwitchType
/*24831*/       0, /*End of Scope*/
/*24832*/     0, /*End of Scope*/
/*24833*/   /*SwitchOpcode*/ 0|128,52/*6656*/, TARGET_VAL(ISD::LOAD),// ->31493
/*24837*/     OPC_RecordMemRef,
/*24838*/     OPC_RecordNode, // #0 = 'ld' chained node
/*24839*/     OPC_Scope, 67|128,1/*195*/, /*->25037*/ // 5 children in Scope
/*24842*/       OPC_RecordChild1, // #1 = $addr
/*24843*/       OPC_CheckChild1Type, MVT::i32,
/*24845*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*24847*/       OPC_CheckType, MVT::i32,
/*24849*/       OPC_Scope, 24, /*->24875*/ // 3 children in Scope
/*24851*/         OPC_CheckPredicate, 52, // Predicate_load
/*24853*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24855*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24858*/         OPC_EmitMergeInputChains1_0,
/*24859*/         OPC_EmitInteger, MVT::i32, 14, 
/*24862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24865*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*24875*/       /*Scope*/ 54, /*->24930*/
/*24876*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*24878*/         OPC_Scope, 24, /*->24904*/ // 2 children in Scope
/*24880*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*24882*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24884*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24887*/           OPC_EmitMergeInputChains1_0,
/*24888*/           OPC_EmitInteger, MVT::i32, 14, 
/*24891*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24894*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*24904*/         /*Scope*/ 24, /*->24929*/
/*24905*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*24907*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24909*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24912*/           OPC_EmitMergeInputChains1_0,
/*24913*/           OPC_EmitInteger, MVT::i32, 14, 
/*24916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24919*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*24929*/         0, /*End of Scope*/
/*24930*/       /*Scope*/ 105, /*->25036*/
/*24931*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*24933*/         OPC_Scope, 24, /*->24959*/ // 3 children in Scope
/*24935*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*24937*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24939*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24942*/           OPC_EmitMergeInputChains1_0,
/*24943*/           OPC_EmitInteger, MVT::i32, 14, 
/*24946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24949*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*24959*/         /*Scope*/ 50, /*->25010*/
/*24960*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*24962*/           OPC_Scope, 22, /*->24986*/ // 2 children in Scope
/*24964*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24966*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24969*/             OPC_EmitMergeInputChains1_0,
/*24970*/             OPC_EmitInteger, MVT::i32, 14, 
/*24973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24976*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*24986*/           /*Scope*/ 22, /*->25009*/
/*24987*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24989*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*24992*/             OPC_EmitMergeInputChains1_0,
/*24993*/             OPC_EmitInteger, MVT::i32, 14, 
/*24996*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24999*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*25009*/           0, /*End of Scope*/
/*25010*/         /*Scope*/ 24, /*->25035*/
/*25011*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25013*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25015*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25018*/           OPC_EmitMergeInputChains1_0,
/*25019*/           OPC_EmitInteger, MVT::i32, 14, 
/*25022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25025*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*25035*/         0, /*End of Scope*/
/*25036*/       0, /*End of Scope*/
/*25037*/     /*Scope*/ 100, /*->25138*/
/*25038*/       OPC_MoveChild1,
/*25039*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ARMISD::WrapperPIC),// ->25103
/*25043*/         OPC_RecordChild0, // #1 = $addr
/*25044*/         OPC_MoveChild0,
/*25045*/         OPC_SwitchOpcode /*2 cases */, 32, TARGET_VAL(ISD::TargetGlobalAddress),// ->25081
/*25049*/           OPC_MoveParent,
/*25050*/           OPC_MoveParent,
/*25051*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25053*/           OPC_CheckPredicate, 52, // Predicate_load
/*25055*/           OPC_CheckType, MVT::i32,
/*25057*/           OPC_Scope, 10, /*->25069*/ // 2 children in Scope
/*25059*/             OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*25061*/             OPC_EmitMergeInputChains1_0,
/*25062*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25069*/           /*Scope*/ 10, /*->25080*/
/*25070*/             OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25072*/             OPC_EmitMergeInputChains1_0,
/*25073*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25080*/           0, /*End of Scope*/
/*25081*/         /*SwitchOpcode*/ 18, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->25102
/*25084*/           OPC_MoveParent,
/*25085*/           OPC_MoveParent,
/*25086*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25088*/           OPC_CheckPredicate, 52, // Predicate_load
/*25090*/           OPC_CheckType, MVT::i32,
/*25092*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25094*/           OPC_EmitMergeInputChains1_0,
/*25095*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaltlsaddr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaltlsaddr:i32):$addr)
/*25102*/         0, // EndSwitchOpcode
/*25103*/       /*SwitchOpcode*/ 31, TARGET_VAL(ARMISD::Wrapper),// ->25137
/*25106*/         OPC_RecordChild0, // #1 = $addr
/*25107*/         OPC_MoveChild0,
/*25108*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*25111*/         OPC_MoveParent,
/*25112*/         OPC_MoveParent,
/*25113*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25115*/         OPC_CheckPredicate, 52, // Predicate_load
/*25117*/         OPC_CheckType, MVT::i32,
/*25119*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25121*/         OPC_EmitMergeInputChains1_0,
/*25122*/         OPC_EmitInteger, MVT::i32, 14, 
/*25125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25128*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*25137*/       0, // EndSwitchOpcode
/*25138*/     /*Scope*/ 29|128,16/*2077*/, /*->27217*/
/*25140*/       OPC_RecordChild1, // #1 = $shift
/*25141*/       OPC_CheckChild1Type, MVT::i32,
/*25143*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25145*/       OPC_CheckType, MVT::i32,
/*25147*/       OPC_Scope, 25, /*->25174*/ // 22 children in Scope
/*25149*/         OPC_CheckPredicate, 52, // Predicate_load
/*25151*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25153*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25156*/         OPC_EmitMergeInputChains1_0,
/*25157*/         OPC_EmitInteger, MVT::i32, 14, 
/*25160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25163*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*25174*/       /*Scope*/ 56, /*->25231*/
/*25175*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25177*/         OPC_Scope, 25, /*->25204*/ // 2 children in Scope
/*25179*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25181*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25183*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25186*/           OPC_EmitMergeInputChains1_0,
/*25187*/           OPC_EmitInteger, MVT::i32, 14, 
/*25190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25193*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*25204*/         /*Scope*/ 25, /*->25230*/
/*25205*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25207*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25209*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25212*/           OPC_EmitMergeInputChains1_0,
/*25213*/           OPC_EmitInteger, MVT::i32, 14, 
/*25216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25219*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25230*/         0, /*End of Scope*/
/*25231*/       /*Scope*/ 56, /*->25288*/
/*25232*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25234*/         OPC_Scope, 25, /*->25261*/ // 2 children in Scope
/*25236*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25238*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25240*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25243*/           OPC_EmitMergeInputChains1_0,
/*25244*/           OPC_EmitInteger, MVT::i32, 14, 
/*25247*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25250*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*25261*/         /*Scope*/ 25, /*->25287*/
/*25262*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25264*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25266*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25269*/           OPC_EmitMergeInputChains1_0,
/*25270*/           OPC_EmitInteger, MVT::i32, 14, 
/*25273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25276*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*25287*/         0, /*End of Scope*/
/*25288*/       /*Scope*/ 27, /*->25316*/
/*25289*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25291*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25293*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25295*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25298*/         OPC_EmitMergeInputChains1_0,
/*25299*/         OPC_EmitInteger, MVT::i32, 14, 
/*25302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25305*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25316*/       /*Scope*/ 82, /*->25399*/
/*25317*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25319*/         OPC_Scope, 25, /*->25346*/ // 3 children in Scope
/*25321*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25323*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25325*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25328*/           OPC_EmitMergeInputChains1_0,
/*25329*/           OPC_EmitInteger, MVT::i32, 14, 
/*25332*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25335*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25346*/         /*Scope*/ 25, /*->25372*/
/*25347*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25349*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25351*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25354*/           OPC_EmitMergeInputChains1_0,
/*25355*/           OPC_EmitInteger, MVT::i32, 14, 
/*25358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25361*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25372*/         /*Scope*/ 25, /*->25398*/
/*25373*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25375*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25377*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25380*/           OPC_EmitMergeInputChains1_0,
/*25381*/           OPC_EmitInteger, MVT::i32, 14, 
/*25384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25387*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25398*/         0, /*End of Scope*/
/*25399*/       /*Scope*/ 25, /*->25425*/
/*25400*/         OPC_CheckPredicate, 52, // Predicate_load
/*25402*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25404*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25407*/         OPC_EmitMergeInputChains1_0,
/*25408*/         OPC_EmitInteger, MVT::i32, 14, 
/*25411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*25425*/       /*Scope*/ 56, /*->25482*/
/*25426*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25428*/         OPC_Scope, 25, /*->25455*/ // 2 children in Scope
/*25430*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25432*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25434*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25437*/           OPC_EmitMergeInputChains1_0,
/*25438*/           OPC_EmitInteger, MVT::i32, 14, 
/*25441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25444*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25455*/         /*Scope*/ 25, /*->25481*/
/*25456*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25458*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25460*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25463*/           OPC_EmitMergeInputChains1_0,
/*25464*/           OPC_EmitInteger, MVT::i32, 14, 
/*25467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25470*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25481*/         0, /*End of Scope*/
/*25482*/       /*Scope*/ 56, /*->25539*/
/*25483*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25485*/         OPC_Scope, 25, /*->25512*/ // 2 children in Scope
/*25487*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25489*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25491*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25494*/           OPC_EmitMergeInputChains1_0,
/*25495*/           OPC_EmitInteger, MVT::i32, 14, 
/*25498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25501*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*25512*/         /*Scope*/ 25, /*->25538*/
/*25513*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25515*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25517*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25520*/           OPC_EmitMergeInputChains1_0,
/*25521*/           OPC_EmitInteger, MVT::i32, 14, 
/*25524*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25527*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*25538*/         0, /*End of Scope*/
/*25539*/       /*Scope*/ 27, /*->25567*/
/*25540*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25542*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25544*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25546*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25549*/         OPC_EmitMergeInputChains1_0,
/*25550*/         OPC_EmitInteger, MVT::i32, 14, 
/*25553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25556*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25567*/       /*Scope*/ 82, /*->25650*/
/*25568*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25570*/         OPC_Scope, 25, /*->25597*/ // 3 children in Scope
/*25572*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25574*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25576*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25579*/           OPC_EmitMergeInputChains1_0,
/*25580*/           OPC_EmitInteger, MVT::i32, 14, 
/*25583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25586*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25597*/         /*Scope*/ 25, /*->25623*/
/*25598*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25600*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25602*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25605*/           OPC_EmitMergeInputChains1_0,
/*25606*/           OPC_EmitInteger, MVT::i32, 14, 
/*25609*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25612*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25623*/         /*Scope*/ 25, /*->25649*/
/*25624*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25626*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25628*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25631*/           OPC_EmitMergeInputChains1_0,
/*25632*/           OPC_EmitInteger, MVT::i32, 14, 
/*25635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25638*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25649*/         0, /*End of Scope*/
/*25650*/       /*Scope*/ 24, /*->25675*/
/*25651*/         OPC_CheckPredicate, 52, // Predicate_load
/*25653*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25655*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25658*/         OPC_EmitMergeInputChains1_0,
/*25659*/         OPC_EmitInteger, MVT::i32, 14, 
/*25662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25665*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*25675*/       /*Scope*/ 54, /*->25730*/
/*25676*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25678*/         OPC_Scope, 24, /*->25704*/ // 2 children in Scope
/*25680*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25682*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25684*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25687*/           OPC_EmitMergeInputChains1_0,
/*25688*/           OPC_EmitInteger, MVT::i32, 14, 
/*25691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25694*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25704*/         /*Scope*/ 24, /*->25729*/
/*25705*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25707*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25709*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25712*/           OPC_EmitMergeInputChains1_0,
/*25713*/           OPC_EmitInteger, MVT::i32, 14, 
/*25716*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25719*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25729*/         0, /*End of Scope*/
/*25730*/       /*Scope*/ 103, /*->25834*/
/*25731*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25733*/         OPC_Scope, 24, /*->25759*/ // 3 children in Scope
/*25735*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25737*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25739*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25742*/           OPC_EmitMergeInputChains1_0,
/*25743*/           OPC_EmitInteger, MVT::i32, 14, 
/*25746*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25749*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25759*/         /*Scope*/ 48, /*->25808*/
/*25760*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25762*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25764*/           OPC_Scope, 20, /*->25786*/ // 2 children in Scope
/*25766*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25769*/             OPC_EmitMergeInputChains1_0,
/*25770*/             OPC_EmitInteger, MVT::i32, 14, 
/*25773*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25776*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25786*/           /*Scope*/ 20, /*->25807*/
/*25787*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25790*/             OPC_EmitMergeInputChains1_0,
/*25791*/             OPC_EmitInteger, MVT::i32, 14, 
/*25794*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25797*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25807*/           0, /*End of Scope*/
/*25808*/         /*Scope*/ 24, /*->25833*/
/*25809*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25811*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25813*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25816*/           OPC_EmitMergeInputChains1_0,
/*25817*/           OPC_EmitInteger, MVT::i32, 14, 
/*25820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25823*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25833*/         0, /*End of Scope*/
/*25834*/       /*Scope*/ 69, /*->25904*/
/*25835*/         OPC_CheckPredicate, 52, // Predicate_load
/*25837*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25839*/         OPC_Scope, 20, /*->25861*/ // 3 children in Scope
/*25841*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*25844*/           OPC_EmitMergeInputChains1_0,
/*25845*/           OPC_EmitInteger, MVT::i32, 14, 
/*25848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25851*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*25861*/         /*Scope*/ 20, /*->25882*/
/*25862*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*25865*/           OPC_EmitMergeInputChains1_0,
/*25866*/           OPC_EmitInteger, MVT::i32, 14, 
/*25869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25872*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*25882*/         /*Scope*/ 20, /*->25903*/
/*25883*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25886*/           OPC_EmitMergeInputChains1_0,
/*25887*/           OPC_EmitInteger, MVT::i32, 14, 
/*25890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25893*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*25903*/         0, /*End of Scope*/
/*25904*/       /*Scope*/ 23|128,1/*151*/, /*->26057*/
/*25906*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25908*/         OPC_Scope, 48, /*->25958*/ // 3 children in Scope
/*25910*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25912*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25914*/           OPC_Scope, 20, /*->25936*/ // 2 children in Scope
/*25916*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*25919*/             OPC_EmitMergeInputChains1_0,
/*25920*/             OPC_EmitInteger, MVT::i32, 14, 
/*25923*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25926*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*25936*/           /*Scope*/ 20, /*->25957*/
/*25937*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25940*/             OPC_EmitMergeInputChains1_0,
/*25941*/             OPC_EmitInteger, MVT::i32, 14, 
/*25944*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25947*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*25957*/           0, /*End of Scope*/
/*25958*/         /*Scope*/ 48, /*->26007*/
/*25959*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25961*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25963*/           OPC_Scope, 20, /*->25985*/ // 2 children in Scope
/*25965*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*25968*/             OPC_EmitMergeInputChains1_0,
/*25969*/             OPC_EmitInteger, MVT::i32, 14, 
/*25972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25975*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*25985*/           /*Scope*/ 20, /*->26006*/
/*25986*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25989*/             OPC_EmitMergeInputChains1_0,
/*25990*/             OPC_EmitInteger, MVT::i32, 14, 
/*25993*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25996*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26006*/           0, /*End of Scope*/
/*26007*/         /*Scope*/ 48, /*->26056*/
/*26008*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26010*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26012*/           OPC_Scope, 20, /*->26034*/ // 2 children in Scope
/*26014*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26017*/             OPC_EmitMergeInputChains1_0,
/*26018*/             OPC_EmitInteger, MVT::i32, 14, 
/*26021*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26024*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26034*/           /*Scope*/ 20, /*->26055*/
/*26035*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26038*/             OPC_EmitMergeInputChains1_0,
/*26039*/             OPC_EmitInteger, MVT::i32, 14, 
/*26042*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26045*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26055*/           0, /*End of Scope*/
/*26056*/         0, /*End of Scope*/
/*26057*/       /*Scope*/ 98|128,1/*226*/, /*->26285*/
/*26059*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26061*/         OPC_Scope, 24, /*->26087*/ // 6 children in Scope
/*26063*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26065*/           OPC_CheckPatternPredicate, 37, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26067*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26070*/           OPC_EmitMergeInputChains1_0,
/*26071*/           OPC_EmitInteger, MVT::i32, 14, 
/*26074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26077*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26087*/         /*Scope*/ 24, /*->26112*/
/*26088*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26090*/           OPC_CheckPatternPredicate, 37, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26092*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26095*/           OPC_EmitMergeInputChains1_0,
/*26096*/           OPC_EmitInteger, MVT::i32, 14, 
/*26099*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26102*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26112*/         /*Scope*/ 24, /*->26137*/
/*26113*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26115*/           OPC_CheckPatternPredicate, 37, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26117*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26120*/           OPC_EmitMergeInputChains1_0,
/*26121*/           OPC_EmitInteger, MVT::i32, 14, 
/*26124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26127*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26137*/         /*Scope*/ 48, /*->26186*/
/*26138*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26140*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26142*/           OPC_Scope, 20, /*->26164*/ // 2 children in Scope
/*26144*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26147*/             OPC_EmitMergeInputChains1_0,
/*26148*/             OPC_EmitInteger, MVT::i32, 14, 
/*26151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26154*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26164*/           /*Scope*/ 20, /*->26185*/
/*26165*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26168*/             OPC_EmitMergeInputChains1_0,
/*26169*/             OPC_EmitInteger, MVT::i32, 14, 
/*26172*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26175*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26185*/           0, /*End of Scope*/
/*26186*/         /*Scope*/ 48, /*->26235*/
/*26187*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26189*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26191*/           OPC_Scope, 20, /*->26213*/ // 2 children in Scope
/*26193*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26196*/             OPC_EmitMergeInputChains1_0,
/*26197*/             OPC_EmitInteger, MVT::i32, 14, 
/*26200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26203*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26213*/           /*Scope*/ 20, /*->26234*/
/*26214*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26217*/             OPC_EmitMergeInputChains1_0,
/*26218*/             OPC_EmitInteger, MVT::i32, 14, 
/*26221*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26224*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26234*/           0, /*End of Scope*/
/*26235*/         /*Scope*/ 48, /*->26284*/
/*26236*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26238*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26240*/           OPC_Scope, 20, /*->26262*/ // 2 children in Scope
/*26242*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26245*/             OPC_EmitMergeInputChains1_0,
/*26246*/             OPC_EmitInteger, MVT::i32, 14, 
/*26249*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26252*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26262*/           /*Scope*/ 20, /*->26283*/
/*26263*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26266*/             OPC_EmitMergeInputChains1_0,
/*26267*/             OPC_EmitInteger, MVT::i32, 14, 
/*26270*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26273*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26283*/           0, /*End of Scope*/
/*26284*/         0, /*End of Scope*/
/*26285*/       /*Scope*/ 48, /*->26334*/
/*26286*/         OPC_CheckPredicate, 52, // Predicate_load
/*26288*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26290*/         OPC_Scope, 20, /*->26312*/ // 2 children in Scope
/*26292*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26295*/           OPC_EmitMergeInputChains1_0,
/*26296*/           OPC_EmitInteger, MVT::i32, 14, 
/*26299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26302*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*26312*/         /*Scope*/ 20, /*->26333*/
/*26313*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26316*/           OPC_EmitMergeInputChains1_0,
/*26317*/           OPC_EmitInteger, MVT::i32, 14, 
/*26320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26323*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*26333*/         0, /*End of Scope*/
/*26334*/       /*Scope*/ 102, /*->26437*/
/*26335*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26337*/         OPC_Scope, 48, /*->26387*/ // 2 children in Scope
/*26339*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26341*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26343*/           OPC_Scope, 20, /*->26365*/ // 2 children in Scope
/*26345*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26348*/             OPC_EmitMergeInputChains1_0,
/*26349*/             OPC_EmitInteger, MVT::i32, 14, 
/*26352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26355*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26365*/           /*Scope*/ 20, /*->26386*/
/*26366*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26369*/             OPC_EmitMergeInputChains1_0,
/*26370*/             OPC_EmitInteger, MVT::i32, 14, 
/*26373*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26376*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26386*/           0, /*End of Scope*/
/*26387*/         /*Scope*/ 48, /*->26436*/
/*26388*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26390*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26392*/           OPC_Scope, 20, /*->26414*/ // 2 children in Scope
/*26394*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26397*/             OPC_EmitMergeInputChains1_0,
/*26398*/             OPC_EmitInteger, MVT::i32, 14, 
/*26401*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26404*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26414*/           /*Scope*/ 20, /*->26435*/
/*26415*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26418*/             OPC_EmitMergeInputChains1_0,
/*26419*/             OPC_EmitInteger, MVT::i32, 14, 
/*26422*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26425*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26435*/           0, /*End of Scope*/
/*26436*/         0, /*End of Scope*/
/*26437*/       /*Scope*/ 102, /*->26540*/
/*26438*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26440*/         OPC_Scope, 48, /*->26490*/ // 2 children in Scope
/*26442*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26444*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26446*/           OPC_Scope, 20, /*->26468*/ // 2 children in Scope
/*26448*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26451*/             OPC_EmitMergeInputChains1_0,
/*26452*/             OPC_EmitInteger, MVT::i32, 14, 
/*26455*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26458*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*26468*/           /*Scope*/ 20, /*->26489*/
/*26469*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26472*/             OPC_EmitMergeInputChains1_0,
/*26473*/             OPC_EmitInteger, MVT::i32, 14, 
/*26476*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26479*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26489*/           0, /*End of Scope*/
/*26490*/         /*Scope*/ 48, /*->26539*/
/*26491*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26493*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26495*/           OPC_Scope, 20, /*->26517*/ // 2 children in Scope
/*26497*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26500*/             OPC_EmitMergeInputChains1_0,
/*26501*/             OPC_EmitInteger, MVT::i32, 14, 
/*26504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26507*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*26517*/           /*Scope*/ 20, /*->26538*/
/*26518*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26521*/             OPC_EmitMergeInputChains1_0,
/*26522*/             OPC_EmitInteger, MVT::i32, 14, 
/*26525*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26528*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26538*/           0, /*End of Scope*/
/*26539*/         0, /*End of Scope*/
/*26540*/       /*Scope*/ 50, /*->26591*/
/*26541*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26543*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26545*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26547*/         OPC_Scope, 20, /*->26569*/ // 2 children in Scope
/*26549*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26552*/           OPC_EmitMergeInputChains1_0,
/*26553*/           OPC_EmitInteger, MVT::i32, 14, 
/*26556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26559*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26569*/         /*Scope*/ 20, /*->26590*/
/*26570*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26573*/           OPC_EmitMergeInputChains1_0,
/*26574*/           OPC_EmitInteger, MVT::i32, 14, 
/*26577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26580*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26590*/         0, /*End of Scope*/
/*26591*/       /*Scope*/ 23|128,1/*151*/, /*->26744*/
/*26593*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26595*/         OPC_Scope, 48, /*->26645*/ // 3 children in Scope
/*26597*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26599*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26601*/           OPC_Scope, 20, /*->26623*/ // 2 children in Scope
/*26603*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26606*/             OPC_EmitMergeInputChains1_0,
/*26607*/             OPC_EmitInteger, MVT::i32, 14, 
/*26610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26613*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26623*/           /*Scope*/ 20, /*->26644*/
/*26624*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26627*/             OPC_EmitMergeInputChains1_0,
/*26628*/             OPC_EmitInteger, MVT::i32, 14, 
/*26631*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26634*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26644*/           0, /*End of Scope*/
/*26645*/         /*Scope*/ 48, /*->26694*/
/*26646*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26648*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26650*/           OPC_Scope, 20, /*->26672*/ // 2 children in Scope
/*26652*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26655*/             OPC_EmitMergeInputChains1_0,
/*26656*/             OPC_EmitInteger, MVT::i32, 14, 
/*26659*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26662*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26672*/           /*Scope*/ 20, /*->26693*/
/*26673*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26676*/             OPC_EmitMergeInputChains1_0,
/*26677*/             OPC_EmitInteger, MVT::i32, 14, 
/*26680*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26683*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26693*/           0, /*End of Scope*/
/*26694*/         /*Scope*/ 48, /*->26743*/
/*26695*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26697*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26699*/           OPC_Scope, 20, /*->26721*/ // 2 children in Scope
/*26701*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26704*/             OPC_EmitMergeInputChains1_0,
/*26705*/             OPC_EmitInteger, MVT::i32, 14, 
/*26708*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26711*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26721*/           /*Scope*/ 20, /*->26742*/
/*26722*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26725*/             OPC_EmitMergeInputChains1_0,
/*26726*/             OPC_EmitInteger, MVT::i32, 14, 
/*26729*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26732*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26742*/           0, /*End of Scope*/
/*26743*/         0, /*End of Scope*/
/*26744*/       /*Scope*/ 86|128,3/*470*/, /*->27216*/
/*26746*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26748*/         OPC_Scope, 84, /*->26834*/ // 4 children in Scope
/*26750*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26752*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26754*/           OPC_Scope, 38, /*->26794*/ // 2 children in Scope
/*26756*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26759*/             OPC_EmitMergeInputChains1_0,
/*26760*/             OPC_EmitInteger, MVT::i32, 14, 
/*26763*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26766*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26776*/             OPC_EmitInteger, MVT::i32, 14, 
/*26779*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26782*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26791*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*26794*/           /*Scope*/ 38, /*->26833*/
/*26795*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26798*/             OPC_EmitMergeInputChains1_0,
/*26799*/             OPC_EmitInteger, MVT::i32, 14, 
/*26802*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26805*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26815*/             OPC_EmitInteger, MVT::i32, 14, 
/*26818*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26821*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26830*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*26833*/           0, /*End of Scope*/
/*26834*/         /*Scope*/ 84, /*->26919*/
/*26835*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26837*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26839*/           OPC_Scope, 38, /*->26879*/ // 2 children in Scope
/*26841*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26844*/             OPC_EmitMergeInputChains1_0,
/*26845*/             OPC_EmitInteger, MVT::i32, 14, 
/*26848*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26851*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26861*/             OPC_EmitInteger, MVT::i32, 14, 
/*26864*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26867*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26876*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*26879*/           /*Scope*/ 38, /*->26918*/
/*26880*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26883*/             OPC_EmitMergeInputChains1_0,
/*26884*/             OPC_EmitInteger, MVT::i32, 14, 
/*26887*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26890*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26900*/             OPC_EmitInteger, MVT::i32, 14, 
/*26903*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26906*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26915*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*26918*/           0, /*End of Scope*/
/*26919*/         /*Scope*/ 18|128,1/*146*/, /*->27067*/
/*26921*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26923*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26925*/           OPC_Scope, 69, /*->26996*/ // 2 children in Scope
/*26927*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26930*/             OPC_EmitMergeInputChains1_0,
/*26931*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26934*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26937*/             OPC_EmitInteger, MVT::i32, 14, 
/*26940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26943*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*26953*/             OPC_EmitInteger, MVT::i32, 24, 
/*26956*/             OPC_EmitInteger, MVT::i32, 14, 
/*26959*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26962*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*26973*/             OPC_EmitInteger, MVT::i32, 24, 
/*26976*/             OPC_EmitInteger, MVT::i32, 14, 
/*26979*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26982*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*26993*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*26996*/           /*Scope*/ 69, /*->27066*/
/*26997*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27000*/             OPC_EmitMergeInputChains1_0,
/*27001*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27004*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27007*/             OPC_EmitInteger, MVT::i32, 14, 
/*27010*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27013*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27023*/             OPC_EmitInteger, MVT::i32, 24, 
/*27026*/             OPC_EmitInteger, MVT::i32, 14, 
/*27029*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27032*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27043*/             OPC_EmitInteger, MVT::i32, 24, 
/*27046*/             OPC_EmitInteger, MVT::i32, 14, 
/*27049*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27052*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27063*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*27066*/           0, /*End of Scope*/
/*27067*/         /*Scope*/ 18|128,1/*146*/, /*->27215*/
/*27069*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27071*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27073*/           OPC_Scope, 69, /*->27144*/ // 2 children in Scope
/*27075*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27078*/             OPC_EmitMergeInputChains1_0,
/*27079*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27082*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27085*/             OPC_EmitInteger, MVT::i32, 14, 
/*27088*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27091*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27101*/             OPC_EmitInteger, MVT::i32, 16, 
/*27104*/             OPC_EmitInteger, MVT::i32, 14, 
/*27107*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27110*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27121*/             OPC_EmitInteger, MVT::i32, 16, 
/*27124*/             OPC_EmitInteger, MVT::i32, 14, 
/*27127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27130*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27141*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*27144*/           /*Scope*/ 69, /*->27214*/
/*27145*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27148*/             OPC_EmitMergeInputChains1_0,
/*27149*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27152*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27155*/             OPC_EmitInteger, MVT::i32, 14, 
/*27158*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27161*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27171*/             OPC_EmitInteger, MVT::i32, 16, 
/*27174*/             OPC_EmitInteger, MVT::i32, 14, 
/*27177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27180*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27191*/             OPC_EmitInteger, MVT::i32, 16, 
/*27194*/             OPC_EmitInteger, MVT::i32, 14, 
/*27197*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27200*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27211*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*27214*/           0, /*End of Scope*/
/*27215*/         0, /*End of Scope*/
/*27216*/       0, /*End of Scope*/
/*27217*/     /*Scope*/ 95|128,1/*223*/, /*->27442*/
/*27219*/       OPC_MoveChild1,
/*27220*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*27223*/       OPC_RecordChild0, // #1 = $addr
/*27224*/       OPC_MoveChild0,
/*27225*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*27228*/       OPC_MoveParent,
/*27229*/       OPC_MoveParent,
/*27230*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27232*/       OPC_CheckType, MVT::i32,
/*27234*/       OPC_Scope, 20, /*->27256*/ // 5 children in Scope
/*27236*/         OPC_CheckPredicate, 52, // Predicate_load
/*27238*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27240*/         OPC_EmitMergeInputChains1_0,
/*27241*/         OPC_EmitInteger, MVT::i32, 14, 
/*27244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27247*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*27256*/       /*Scope*/ 46, /*->27303*/
/*27257*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27259*/         OPC_Scope, 20, /*->27281*/ // 2 children in Scope
/*27261*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27263*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27265*/           OPC_EmitMergeInputChains1_0,
/*27266*/           OPC_EmitInteger, MVT::i32, 14, 
/*27269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27281*/         /*Scope*/ 20, /*->27302*/
/*27282*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27284*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27286*/           OPC_EmitMergeInputChains1_0,
/*27287*/           OPC_EmitInteger, MVT::i32, 14, 
/*27290*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27293*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27302*/         0, /*End of Scope*/
/*27303*/       /*Scope*/ 46, /*->27350*/
/*27304*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27306*/         OPC_Scope, 20, /*->27328*/ // 2 children in Scope
/*27308*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27310*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27312*/           OPC_EmitMergeInputChains1_0,
/*27313*/           OPC_EmitInteger, MVT::i32, 14, 
/*27316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27319*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*27328*/         /*Scope*/ 20, /*->27349*/
/*27329*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27331*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27333*/           OPC_EmitMergeInputChains1_0,
/*27334*/           OPC_EmitInteger, MVT::i32, 14, 
/*27337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27340*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*27349*/         0, /*End of Scope*/
/*27350*/       /*Scope*/ 22, /*->27373*/
/*27351*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27353*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27355*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27357*/         OPC_EmitMergeInputChains1_0,
/*27358*/         OPC_EmitInteger, MVT::i32, 14, 
/*27361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27373*/       /*Scope*/ 67, /*->27441*/
/*27374*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27376*/         OPC_Scope, 20, /*->27398*/ // 3 children in Scope
/*27378*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27380*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27382*/           OPC_EmitMergeInputChains1_0,
/*27383*/           OPC_EmitInteger, MVT::i32, 14, 
/*27386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27389*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27398*/         /*Scope*/ 20, /*->27419*/
/*27399*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27401*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27403*/           OPC_EmitMergeInputChains1_0,
/*27404*/           OPC_EmitInteger, MVT::i32, 14, 
/*27407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27410*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27419*/         /*Scope*/ 20, /*->27440*/
/*27420*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27422*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27424*/           OPC_EmitMergeInputChains1_0,
/*27425*/           OPC_EmitInteger, MVT::i32, 14, 
/*27428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27431*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27440*/         0, /*End of Scope*/
/*27441*/       0, /*End of Scope*/
/*27442*/     /*Scope*/ 80|128,31/*4048*/, /*->31492*/
/*27444*/       OPC_RecordChild1, // #1 = $addr
/*27445*/       OPC_CheckChild1Type, MVT::i32,
/*27447*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27449*/       OPC_Scope, 10|128,1/*138*/, /*->27590*/ // 47 children in Scope
/*27452*/         OPC_CheckPredicate, 52, // Predicate_load
/*27454*/         OPC_Scope, 52, /*->27508*/ // 4 children in Scope
/*27456*/           OPC_CheckPredicate, 57, // Predicate_alignedload32
/*27458*/           OPC_SwitchType /*2 cases */, 22, MVT::f64,// ->27483
/*27461*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*27463*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27466*/             OPC_EmitMergeInputChains1_0,
/*27467*/             OPC_EmitInteger, MVT::i32, 14, 
/*27470*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27473*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*27483*/           /*SwitchType*/ 22, MVT::f32,// ->27507
/*27485*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*27487*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27490*/             OPC_EmitMergeInputChains1_0,
/*27491*/             OPC_EmitInteger, MVT::i32, 14, 
/*27494*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27497*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*27507*/           0, // EndSwitchType
/*27508*/         /*Scope*/ 26, /*->27535*/
/*27509*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*27511*/           OPC_CheckType, MVT::f64,
/*27513*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27515*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27518*/           OPC_EmitMergeInputChains1_0,
/*27519*/           OPC_EmitInteger, MVT::i32, 14, 
/*27522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27525*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*27535*/         /*Scope*/ 26, /*->27562*/
/*27536*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*27538*/           OPC_CheckType, MVT::f64,
/*27540*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27542*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27545*/           OPC_EmitMergeInputChains1_0,
/*27546*/           OPC_EmitInteger, MVT::i32, 14, 
/*27549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27552*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*27562*/         /*Scope*/ 26, /*->27589*/
/*27563*/           OPC_CheckPredicate, 60, // Predicate_non_word_alignedload
/*27565*/           OPC_CheckType, MVT::f64,
/*27567*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*27569*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27572*/           OPC_EmitMergeInputChains1_0,
/*27573*/           OPC_EmitInteger, MVT::i32, 14, 
/*27576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27579*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*27589*/         0, /*End of Scope*/
/*27590*/       /*Scope*/ 44, /*->27635*/
/*27591*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27593*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*27595*/         OPC_CheckType, MVT::v8i16,
/*27597*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27600*/         OPC_EmitMergeInputChains1_0,
/*27601*/         OPC_EmitInteger, MVT::i32, 14, 
/*27604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27607*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27617*/         OPC_EmitInteger, MVT::i32, 14, 
/*27620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27623*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27632*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27635*/       /*Scope*/ 44, /*->27680*/
/*27636*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27638*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*27640*/         OPC_CheckType, MVT::v8i16,
/*27642*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27645*/         OPC_EmitMergeInputChains1_0,
/*27646*/         OPC_EmitInteger, MVT::i32, 14, 
/*27649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27652*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27662*/         OPC_EmitInteger, MVT::i32, 14, 
/*27665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27668*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27677*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27680*/       /*Scope*/ 44, /*->27725*/
/*27681*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27683*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*27685*/         OPC_CheckType, MVT::v8i16,
/*27687*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27690*/         OPC_EmitMergeInputChains1_0,
/*27691*/         OPC_EmitInteger, MVT::i32, 14, 
/*27694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27697*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27707*/         OPC_EmitInteger, MVT::i32, 14, 
/*27710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27713*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27722*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27725*/       /*Scope*/ 44, /*->27770*/
/*27726*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27728*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*27730*/         OPC_CheckType, MVT::v4i32,
/*27732*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27735*/         OPC_EmitMergeInputChains1_0,
/*27736*/         OPC_EmitInteger, MVT::i32, 14, 
/*27739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27742*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27752*/         OPC_EmitInteger, MVT::i32, 14, 
/*27755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27758*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27767*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27770*/       /*Scope*/ 44, /*->27815*/
/*27771*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27773*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*27775*/         OPC_CheckType, MVT::v4i32,
/*27777*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27780*/         OPC_EmitMergeInputChains1_0,
/*27781*/         OPC_EmitInteger, MVT::i32, 14, 
/*27784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27787*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27797*/         OPC_EmitInteger, MVT::i32, 14, 
/*27800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27803*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27812*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27815*/       /*Scope*/ 44, /*->27860*/
/*27816*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27818*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*27820*/         OPC_CheckType, MVT::v4i32,
/*27822*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27825*/         OPC_EmitMergeInputChains1_0,
/*27826*/         OPC_EmitInteger, MVT::i32, 14, 
/*27829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27832*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27842*/         OPC_EmitInteger, MVT::i32, 14, 
/*27845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27848*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27857*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27860*/       /*Scope*/ 44, /*->27905*/
/*27861*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27863*/         OPC_CheckPredicate, 63, // Predicate_extloadvi32
/*27865*/         OPC_CheckType, MVT::v2i64,
/*27867*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27870*/         OPC_EmitMergeInputChains1_0,
/*27871*/         OPC_EmitInteger, MVT::i32, 14, 
/*27874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27877*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27887*/         OPC_EmitInteger, MVT::i32, 14, 
/*27890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27893*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27902*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*27905*/       /*Scope*/ 44, /*->27950*/
/*27906*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27908*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi32
/*27910*/         OPC_CheckType, MVT::v2i64,
/*27912*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27915*/         OPC_EmitMergeInputChains1_0,
/*27916*/         OPC_EmitInteger, MVT::i32, 14, 
/*27919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27922*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27932*/         OPC_EmitInteger, MVT::i32, 14, 
/*27935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27938*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27947*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*27950*/       /*Scope*/ 44, /*->27995*/
/*27951*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27953*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi32
/*27955*/         OPC_CheckType, MVT::v2i64,
/*27957*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27960*/         OPC_EmitMergeInputChains1_0,
/*27961*/         OPC_EmitInteger, MVT::i32, 14, 
/*27964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27967*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27977*/         OPC_EmitInteger, MVT::i32, 14, 
/*27980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27983*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27992*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*27995*/       /*Scope*/ 65, /*->28061*/
/*27996*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27998*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28000*/         OPC_CheckType, MVT::v4i16,
/*28002*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28004*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28007*/         OPC_EmitMergeInputChains1_0,
/*28008*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28014*/         OPC_EmitInteger, MVT::i32, 0, 
/*28017*/         OPC_EmitInteger, MVT::i32, 14, 
/*28020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28023*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28035*/         OPC_EmitInteger, MVT::i32, 14, 
/*28038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28041*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28050*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28053*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28061*/       /*Scope*/ 65, /*->28127*/
/*28062*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28064*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28066*/         OPC_CheckType, MVT::v4i16,
/*28068*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28070*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28073*/         OPC_EmitMergeInputChains1_0,
/*28074*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28080*/         OPC_EmitInteger, MVT::i32, 0, 
/*28083*/         OPC_EmitInteger, MVT::i32, 14, 
/*28086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28089*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28101*/         OPC_EmitInteger, MVT::i32, 14, 
/*28104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28107*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28116*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28119*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28127*/       /*Scope*/ 65, /*->28193*/
/*28128*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28130*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28132*/         OPC_CheckType, MVT::v4i16,
/*28134*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28136*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28139*/         OPC_EmitMergeInputChains1_0,
/*28140*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28146*/         OPC_EmitInteger, MVT::i32, 0, 
/*28149*/         OPC_EmitInteger, MVT::i32, 14, 
/*28152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28155*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28167*/         OPC_EmitInteger, MVT::i32, 14, 
/*28170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28173*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28182*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28185*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28193*/       /*Scope*/ 65, /*->28259*/
/*28194*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28196*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28198*/         OPC_CheckType, MVT::v2i32,
/*28200*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28202*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28205*/         OPC_EmitMergeInputChains1_0,
/*28206*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28212*/         OPC_EmitInteger, MVT::i32, 0, 
/*28215*/         OPC_EmitInteger, MVT::i32, 14, 
/*28218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28221*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28233*/         OPC_EmitInteger, MVT::i32, 14, 
/*28236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28239*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28248*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28251*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28259*/       /*Scope*/ 65, /*->28325*/
/*28260*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28262*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28264*/         OPC_CheckType, MVT::v2i32,
/*28266*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28268*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28271*/         OPC_EmitMergeInputChains1_0,
/*28272*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28278*/         OPC_EmitInteger, MVT::i32, 0, 
/*28281*/         OPC_EmitInteger, MVT::i32, 14, 
/*28284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28287*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28299*/         OPC_EmitInteger, MVT::i32, 14, 
/*28302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28305*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28314*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28317*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28325*/       /*Scope*/ 65, /*->28391*/
/*28326*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28328*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28330*/         OPC_CheckType, MVT::v2i32,
/*28332*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28334*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28337*/         OPC_EmitMergeInputChains1_0,
/*28338*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28344*/         OPC_EmitInteger, MVT::i32, 0, 
/*28347*/         OPC_EmitInteger, MVT::i32, 14, 
/*28350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28353*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28365*/         OPC_EmitInteger, MVT::i32, 14, 
/*28368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28371*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28380*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28383*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28391*/       /*Scope*/ 83, /*->28475*/
/*28392*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28394*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28396*/         OPC_CheckType, MVT::v4i32,
/*28398*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28400*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28403*/         OPC_EmitMergeInputChains1_0,
/*28404*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28410*/         OPC_EmitInteger, MVT::i32, 0, 
/*28413*/         OPC_EmitInteger, MVT::i32, 14, 
/*28416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28419*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28431*/         OPC_EmitInteger, MVT::i32, 14, 
/*28434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28437*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28446*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28449*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28457*/         OPC_EmitInteger, MVT::i32, 14, 
/*28460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28463*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28472*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28475*/       /*Scope*/ 83, /*->28559*/
/*28476*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28478*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28480*/         OPC_CheckType, MVT::v4i32,
/*28482*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28484*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28487*/         OPC_EmitMergeInputChains1_0,
/*28488*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28494*/         OPC_EmitInteger, MVT::i32, 0, 
/*28497*/         OPC_EmitInteger, MVT::i32, 14, 
/*28500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28503*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28515*/         OPC_EmitInteger, MVT::i32, 14, 
/*28518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28521*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28530*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28533*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28541*/         OPC_EmitInteger, MVT::i32, 14, 
/*28544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28547*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28556*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28559*/       /*Scope*/ 83, /*->28643*/
/*28560*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28562*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28564*/         OPC_CheckType, MVT::v4i32,
/*28566*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28568*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28571*/         OPC_EmitMergeInputChains1_0,
/*28572*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28578*/         OPC_EmitInteger, MVT::i32, 0, 
/*28581*/         OPC_EmitInteger, MVT::i32, 14, 
/*28584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28587*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28599*/         OPC_EmitInteger, MVT::i32, 14, 
/*28602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28605*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28614*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28617*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28625*/         OPC_EmitInteger, MVT::i32, 14, 
/*28628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28631*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28640*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28643*/       /*Scope*/ 83, /*->28727*/
/*28644*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28646*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28648*/         OPC_CheckType, MVT::v2i64,
/*28650*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28652*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28655*/         OPC_EmitMergeInputChains1_0,
/*28656*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28662*/         OPC_EmitInteger, MVT::i32, 0, 
/*28665*/         OPC_EmitInteger, MVT::i32, 14, 
/*28668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28671*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28683*/         OPC_EmitInteger, MVT::i32, 14, 
/*28686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28689*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28698*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28701*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28709*/         OPC_EmitInteger, MVT::i32, 14, 
/*28712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28715*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28724*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28727*/       /*Scope*/ 83, /*->28811*/
/*28728*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28730*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28732*/         OPC_CheckType, MVT::v2i64,
/*28734*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28736*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28739*/         OPC_EmitMergeInputChains1_0,
/*28740*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28746*/         OPC_EmitInteger, MVT::i32, 0, 
/*28749*/         OPC_EmitInteger, MVT::i32, 14, 
/*28752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28755*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28767*/         OPC_EmitInteger, MVT::i32, 14, 
/*28770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28773*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28782*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28785*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28793*/         OPC_EmitInteger, MVT::i32, 14, 
/*28796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28799*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28808*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28811*/       /*Scope*/ 83, /*->28895*/
/*28812*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28814*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28816*/         OPC_CheckType, MVT::v2i64,
/*28818*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28820*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28823*/         OPC_EmitMergeInputChains1_0,
/*28824*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28830*/         OPC_EmitInteger, MVT::i32, 0, 
/*28833*/         OPC_EmitInteger, MVT::i32, 14, 
/*28836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28839*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28851*/         OPC_EmitInteger, MVT::i32, 14, 
/*28854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28857*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28866*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28869*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28877*/         OPC_EmitInteger, MVT::i32, 14, 
/*28880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28883*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28892*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28895*/       /*Scope*/ 80, /*->28976*/
/*28896*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28898*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28900*/         OPC_CheckType, MVT::v4i16,
/*28902*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*28904*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28907*/         OPC_EmitMergeInputChains1_0,
/*28908*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28914*/         OPC_EmitInteger, MVT::i32, 0, 
/*28917*/         OPC_EmitInteger, MVT::i32, 14, 
/*28920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28923*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28935*/         OPC_EmitInteger, MVT::i32, 14, 
/*28938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28941*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28950*/         OPC_EmitInteger, MVT::i32, 14, 
/*28953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28956*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*28965*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28968*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*28976*/       /*Scope*/ 80, /*->29057*/
/*28977*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28979*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28981*/         OPC_CheckType, MVT::v4i16,
/*28983*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*28985*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28988*/         OPC_EmitMergeInputChains1_0,
/*28989*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28995*/         OPC_EmitInteger, MVT::i32, 0, 
/*28998*/         OPC_EmitInteger, MVT::i32, 14, 
/*29001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29004*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29016*/         OPC_EmitInteger, MVT::i32, 14, 
/*29019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29022*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29031*/         OPC_EmitInteger, MVT::i32, 14, 
/*29034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29037*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29046*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29049*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29057*/       /*Scope*/ 80, /*->29138*/
/*29058*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29060*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29062*/         OPC_CheckType, MVT::v4i16,
/*29064*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29066*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29069*/         OPC_EmitMergeInputChains1_0,
/*29070*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29076*/         OPC_EmitInteger, MVT::i32, 0, 
/*29079*/         OPC_EmitInteger, MVT::i32, 14, 
/*29082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29085*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29097*/         OPC_EmitInteger, MVT::i32, 14, 
/*29100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29103*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29112*/         OPC_EmitInteger, MVT::i32, 14, 
/*29115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29118*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29127*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29130*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29138*/       /*Scope*/ 80, /*->29219*/
/*29139*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29141*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29143*/         OPC_CheckType, MVT::v2i32,
/*29145*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29147*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29150*/         OPC_EmitMergeInputChains1_0,
/*29151*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29157*/         OPC_EmitInteger, MVT::i32, 0, 
/*29160*/         OPC_EmitInteger, MVT::i32, 14, 
/*29163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29166*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29178*/         OPC_EmitInteger, MVT::i32, 14, 
/*29181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29184*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29193*/         OPC_EmitInteger, MVT::i32, 14, 
/*29196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29199*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29208*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29211*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29219*/       /*Scope*/ 80, /*->29300*/
/*29220*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29222*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29224*/         OPC_CheckType, MVT::v2i32,
/*29226*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29228*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29231*/         OPC_EmitMergeInputChains1_0,
/*29232*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29238*/         OPC_EmitInteger, MVT::i32, 0, 
/*29241*/         OPC_EmitInteger, MVT::i32, 14, 
/*29244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29247*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29259*/         OPC_EmitInteger, MVT::i32, 14, 
/*29262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29265*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29274*/         OPC_EmitInteger, MVT::i32, 14, 
/*29277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29280*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29289*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29292*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29300*/       /*Scope*/ 80, /*->29381*/
/*29301*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29303*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29305*/         OPC_CheckType, MVT::v2i32,
/*29307*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29309*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29312*/         OPC_EmitMergeInputChains1_0,
/*29313*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29319*/         OPC_EmitInteger, MVT::i32, 0, 
/*29322*/         OPC_EmitInteger, MVT::i32, 14, 
/*29325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29328*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29340*/         OPC_EmitInteger, MVT::i32, 14, 
/*29343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29346*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29355*/         OPC_EmitInteger, MVT::i32, 14, 
/*29358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29361*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29370*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29373*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29381*/       /*Scope*/ 91, /*->29473*/
/*29382*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29384*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29386*/         OPC_CheckType, MVT::v2i32,
/*29388*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29390*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29393*/         OPC_EmitMergeInputChains1_0,
/*29394*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29400*/         OPC_EmitInteger, MVT::i32, 0, 
/*29403*/         OPC_EmitInteger, MVT::i32, 14, 
/*29406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29409*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29421*/         OPC_EmitInteger, MVT::i32, 14, 
/*29424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29427*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29436*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29439*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29447*/         OPC_EmitInteger, MVT::i32, 14, 
/*29450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29453*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29462*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29465*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29473*/       /*Scope*/ 91, /*->29565*/
/*29474*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29476*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29478*/         OPC_CheckType, MVT::v2i32,
/*29480*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29482*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29485*/         OPC_EmitMergeInputChains1_0,
/*29486*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29492*/         OPC_EmitInteger, MVT::i32, 0, 
/*29495*/         OPC_EmitInteger, MVT::i32, 14, 
/*29498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29501*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29513*/         OPC_EmitInteger, MVT::i32, 14, 
/*29516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29519*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29528*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29531*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29539*/         OPC_EmitInteger, MVT::i32, 14, 
/*29542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29545*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29554*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29557*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29565*/       /*Scope*/ 91, /*->29657*/
/*29566*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29568*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29570*/         OPC_CheckType, MVT::v2i32,
/*29572*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29574*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29577*/         OPC_EmitMergeInputChains1_0,
/*29578*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29584*/         OPC_EmitInteger, MVT::i32, 0, 
/*29587*/         OPC_EmitInteger, MVT::i32, 14, 
/*29590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29593*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29605*/         OPC_EmitInteger, MVT::i32, 14, 
/*29608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29611*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29620*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29623*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29631*/         OPC_EmitInteger, MVT::i32, 14, 
/*29634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29637*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29646*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29649*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29657*/       /*Scope*/ 98, /*->29756*/
/*29658*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29660*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29662*/         OPC_CheckType, MVT::v4i32,
/*29664*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29666*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29669*/         OPC_EmitMergeInputChains1_0,
/*29670*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29676*/         OPC_EmitInteger, MVT::i32, 0, 
/*29679*/         OPC_EmitInteger, MVT::i32, 14, 
/*29682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29685*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29697*/         OPC_EmitInteger, MVT::i32, 14, 
/*29700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29703*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29712*/         OPC_EmitInteger, MVT::i32, 14, 
/*29715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29718*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29727*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29730*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29738*/         OPC_EmitInteger, MVT::i32, 14, 
/*29741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29744*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29753*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29756*/       /*Scope*/ 98, /*->29855*/
/*29757*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29759*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29761*/         OPC_CheckType, MVT::v4i32,
/*29763*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29765*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29768*/         OPC_EmitMergeInputChains1_0,
/*29769*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29775*/         OPC_EmitInteger, MVT::i32, 0, 
/*29778*/         OPC_EmitInteger, MVT::i32, 14, 
/*29781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29784*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29796*/         OPC_EmitInteger, MVT::i32, 14, 
/*29799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29802*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29811*/         OPC_EmitInteger, MVT::i32, 14, 
/*29814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29817*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29826*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29829*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29837*/         OPC_EmitInteger, MVT::i32, 14, 
/*29840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29843*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29852*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29855*/       /*Scope*/ 98, /*->29954*/
/*29856*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29858*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29860*/         OPC_CheckType, MVT::v4i32,
/*29862*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29864*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29867*/         OPC_EmitMergeInputChains1_0,
/*29868*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29874*/         OPC_EmitInteger, MVT::i32, 0, 
/*29877*/         OPC_EmitInteger, MVT::i32, 14, 
/*29880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29883*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29895*/         OPC_EmitInteger, MVT::i32, 14, 
/*29898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29901*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29910*/         OPC_EmitInteger, MVT::i32, 14, 
/*29913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29916*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29925*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29928*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29936*/         OPC_EmitInteger, MVT::i32, 14, 
/*29939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29942*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29951*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29954*/       /*Scope*/ 98, /*->30053*/
/*29955*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29957*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29959*/         OPC_CheckType, MVT::v2i64,
/*29961*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29963*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29966*/         OPC_EmitMergeInputChains1_0,
/*29967*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29973*/         OPC_EmitInteger, MVT::i32, 0, 
/*29976*/         OPC_EmitInteger, MVT::i32, 14, 
/*29979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29982*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29994*/         OPC_EmitInteger, MVT::i32, 14, 
/*29997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30000*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30009*/         OPC_EmitInteger, MVT::i32, 14, 
/*30012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30015*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30024*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30027*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30035*/         OPC_EmitInteger, MVT::i32, 14, 
/*30038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30041*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30050*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30053*/       /*Scope*/ 98, /*->30152*/
/*30054*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30056*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*30058*/         OPC_CheckType, MVT::v2i64,
/*30060*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30062*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30065*/         OPC_EmitMergeInputChains1_0,
/*30066*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30072*/         OPC_EmitInteger, MVT::i32, 0, 
/*30075*/         OPC_EmitInteger, MVT::i32, 14, 
/*30078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30081*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30093*/         OPC_EmitInteger, MVT::i32, 14, 
/*30096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30099*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30108*/         OPC_EmitInteger, MVT::i32, 14, 
/*30111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30114*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30123*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30126*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30134*/         OPC_EmitInteger, MVT::i32, 14, 
/*30137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30140*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30149*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30152*/       /*Scope*/ 98, /*->30251*/
/*30153*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30155*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30157*/         OPC_CheckType, MVT::v2i64,
/*30159*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30161*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30164*/         OPC_EmitMergeInputChains1_0,
/*30165*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30171*/         OPC_EmitInteger, MVT::i32, 0, 
/*30174*/         OPC_EmitInteger, MVT::i32, 14, 
/*30177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30180*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30192*/         OPC_EmitInteger, MVT::i32, 14, 
/*30195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30198*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30207*/         OPC_EmitInteger, MVT::i32, 14, 
/*30210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30213*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30222*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30225*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30233*/         OPC_EmitInteger, MVT::i32, 14, 
/*30236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30239*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30248*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30251*/       /*Scope*/ 106, /*->30358*/
/*30252*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30254*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30256*/         OPC_CheckType, MVT::v2i32,
/*30258*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30260*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30263*/         OPC_EmitMergeInputChains1_0,
/*30264*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30270*/         OPC_EmitInteger, MVT::i32, 0, 
/*30273*/         OPC_EmitInteger, MVT::i32, 14, 
/*30276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30279*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30291*/         OPC_EmitInteger, MVT::i32, 14, 
/*30294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30297*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30306*/         OPC_EmitInteger, MVT::i32, 14, 
/*30309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30312*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30321*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30324*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30332*/         OPC_EmitInteger, MVT::i32, 14, 
/*30335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30338*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30347*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30350*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30358*/       /*Scope*/ 106, /*->30465*/
/*30359*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30361*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30363*/         OPC_CheckType, MVT::v2i32,
/*30365*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30367*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30370*/         OPC_EmitMergeInputChains1_0,
/*30371*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30377*/         OPC_EmitInteger, MVT::i32, 0, 
/*30380*/         OPC_EmitInteger, MVT::i32, 14, 
/*30383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30386*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30398*/         OPC_EmitInteger, MVT::i32, 14, 
/*30401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30404*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30413*/         OPC_EmitInteger, MVT::i32, 14, 
/*30416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30419*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30428*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30431*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30439*/         OPC_EmitInteger, MVT::i32, 14, 
/*30442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30445*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30454*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30457*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30465*/       /*Scope*/ 106, /*->30572*/
/*30466*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30468*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30470*/         OPC_CheckType, MVT::v2i32,
/*30472*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30474*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30477*/         OPC_EmitMergeInputChains1_0,
/*30478*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30484*/         OPC_EmitInteger, MVT::i32, 0, 
/*30487*/         OPC_EmitInteger, MVT::i32, 14, 
/*30490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30493*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30505*/         OPC_EmitInteger, MVT::i32, 14, 
/*30508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30511*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30520*/         OPC_EmitInteger, MVT::i32, 14, 
/*30523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30526*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30535*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30538*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30546*/         OPC_EmitInteger, MVT::i32, 14, 
/*30549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30552*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30561*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30564*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30572*/       /*Scope*/ 109, /*->30682*/
/*30573*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30575*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30577*/         OPC_CheckType, MVT::v2i64,
/*30579*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30581*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30584*/         OPC_EmitMergeInputChains1_0,
/*30585*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30591*/         OPC_EmitInteger, MVT::i32, 0, 
/*30594*/         OPC_EmitInteger, MVT::i32, 14, 
/*30597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30600*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30612*/         OPC_EmitInteger, MVT::i32, 14, 
/*30615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30618*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30627*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30630*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30638*/         OPC_EmitInteger, MVT::i32, 14, 
/*30641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30644*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30653*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30656*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30664*/         OPC_EmitInteger, MVT::i32, 14, 
/*30667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30670*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30679*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30682*/       /*Scope*/ 109, /*->30792*/
/*30683*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30685*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30687*/         OPC_CheckType, MVT::v2i64,
/*30689*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30691*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30694*/         OPC_EmitMergeInputChains1_0,
/*30695*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30701*/         OPC_EmitInteger, MVT::i32, 0, 
/*30704*/         OPC_EmitInteger, MVT::i32, 14, 
/*30707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30710*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30722*/         OPC_EmitInteger, MVT::i32, 14, 
/*30725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30728*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30737*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30740*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30748*/         OPC_EmitInteger, MVT::i32, 14, 
/*30751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30754*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30763*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30766*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30774*/         OPC_EmitInteger, MVT::i32, 14, 
/*30777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30780*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30789*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30792*/       /*Scope*/ 109, /*->30902*/
/*30793*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30795*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30797*/         OPC_CheckType, MVT::v2i64,
/*30799*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30801*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30804*/         OPC_EmitMergeInputChains1_0,
/*30805*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30811*/         OPC_EmitInteger, MVT::i32, 0, 
/*30814*/         OPC_EmitInteger, MVT::i32, 14, 
/*30817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30820*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30832*/         OPC_EmitInteger, MVT::i32, 14, 
/*30835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30838*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30847*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30850*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30858*/         OPC_EmitInteger, MVT::i32, 14, 
/*30861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30864*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30873*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30876*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30884*/         OPC_EmitInteger, MVT::i32, 14, 
/*30887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30890*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30899*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30902*/       /*Scope*/ 124, /*->31027*/
/*30903*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30905*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30907*/         OPC_CheckType, MVT::v2i64,
/*30909*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30911*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30914*/         OPC_EmitMergeInputChains1_0,
/*30915*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30921*/         OPC_EmitInteger, MVT::i32, 0, 
/*30924*/         OPC_EmitInteger, MVT::i32, 14, 
/*30927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30930*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30942*/         OPC_EmitInteger, MVT::i32, 14, 
/*30945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30948*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30957*/         OPC_EmitInteger, MVT::i32, 14, 
/*30960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30963*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30972*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30975*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30983*/         OPC_EmitInteger, MVT::i32, 14, 
/*30986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30989*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30998*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31001*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31009*/         OPC_EmitInteger, MVT::i32, 14, 
/*31012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31015*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31024*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31027*/       /*Scope*/ 124, /*->31152*/
/*31028*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31030*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31032*/         OPC_CheckType, MVT::v2i64,
/*31034*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31036*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31039*/         OPC_EmitMergeInputChains1_0,
/*31040*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31046*/         OPC_EmitInteger, MVT::i32, 0, 
/*31049*/         OPC_EmitInteger, MVT::i32, 14, 
/*31052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31055*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31067*/         OPC_EmitInteger, MVT::i32, 14, 
/*31070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31073*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31082*/         OPC_EmitInteger, MVT::i32, 14, 
/*31085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31088*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31097*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31100*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31108*/         OPC_EmitInteger, MVT::i32, 14, 
/*31111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31114*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31123*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31126*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31134*/         OPC_EmitInteger, MVT::i32, 14, 
/*31137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31140*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31149*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31152*/       /*Scope*/ 124, /*->31277*/
/*31153*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31155*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31157*/         OPC_CheckType, MVT::v2i64,
/*31159*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31161*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31164*/         OPC_EmitMergeInputChains1_0,
/*31165*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31171*/         OPC_EmitInteger, MVT::i32, 0, 
/*31174*/         OPC_EmitInteger, MVT::i32, 14, 
/*31177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31180*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31192*/         OPC_EmitInteger, MVT::i32, 14, 
/*31195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31198*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31207*/         OPC_EmitInteger, MVT::i32, 14, 
/*31210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31213*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31222*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31225*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31233*/         OPC_EmitInteger, MVT::i32, 14, 
/*31236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31239*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31248*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31251*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31259*/         OPC_EmitInteger, MVT::i32, 14, 
/*31262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31265*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31274*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31277*/       /*Scope*/ 84|128,1/*212*/, /*->31491*/
/*31279*/         OPC_CheckPredicate, 52, // Predicate_load
/*31281*/         OPC_CheckType, MVT::v2f64,
/*31283*/         OPC_Scope, 22, /*->31307*/ // 6 children in Scope
/*31285*/           OPC_CheckPredicate, 64, // Predicate_dword_alignedload
/*31287*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31290*/           OPC_EmitMergeInputChains1_0,
/*31291*/           OPC_EmitInteger, MVT::i32, 14, 
/*31294*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31297*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31307*/         /*Scope*/ 24, /*->31332*/
/*31308*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*31310*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31312*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31315*/           OPC_EmitMergeInputChains1_0,
/*31316*/           OPC_EmitInteger, MVT::i32, 14, 
/*31319*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31322*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31332*/         /*Scope*/ 24, /*->31357*/
/*31333*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*31335*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31337*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31340*/           OPC_EmitMergeInputChains1_0,
/*31341*/           OPC_EmitInteger, MVT::i32, 14, 
/*31344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31347*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31357*/         /*Scope*/ 68, /*->31426*/
/*31358*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*31360*/           OPC_Scope, 22, /*->31384*/ // 2 children in Scope
/*31362*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31364*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31367*/             OPC_EmitMergeInputChains1_0,
/*31368*/             OPC_EmitInteger, MVT::i32, 14, 
/*31371*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31374*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31384*/           /*Scope*/ 40, /*->31425*/
/*31385*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31387*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31390*/             OPC_EmitMergeInputChains1_0,
/*31391*/             OPC_EmitInteger, MVT::i32, 14, 
/*31394*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31397*/             OPC_EmitNode1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31407*/             OPC_EmitInteger, MVT::i32, 14, 
/*31410*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31413*/             OPC_EmitNode1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31422*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VREV64q8:v2f64 (VLD1q8:v16i8 addrmode6:i32:$addr))
/*31425*/           0, /*End of Scope*/
/*31426*/         /*Scope*/ 42, /*->31469*/
/*31427*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*31429*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31431*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31434*/           OPC_EmitMergeInputChains1_0,
/*31435*/           OPC_EmitInteger, MVT::i32, 14, 
/*31438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31441*/           OPC_EmitNode1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31451*/           OPC_EmitInteger, MVT::i32, 14, 
/*31454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31457*/           OPC_EmitNode1, TARGET_VAL(ARM::VREV64q16), 0,
                        MVT::v2f64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31466*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VREV64q16:v2f64 (VLD1q16:v16i8 addrmode6:i32:$addr))
/*31469*/         /*Scope*/ 20, /*->31490*/
/*31470*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*31472*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*31474*/           OPC_EmitMergeInputChains1_0,
/*31475*/           OPC_EmitInteger, MVT::i32, 14, 
/*31478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31490*/         0, /*End of Scope*/
/*31491*/       0, /*End of Scope*/
/*31492*/     0, /*End of Scope*/
/*31493*/   /*SwitchOpcode*/ 115|128,8/*1139*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->32636
/*31497*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*31498*/     OPC_Scope, 47|128,2/*303*/, /*->31804*/ // 7 children in Scope
/*31501*/       OPC_CheckChild1Integer, 34|128,5/*674*/, 
/*31504*/       OPC_Scope, 9|128,1/*137*/, /*->31644*/ // 2 children in Scope
/*31507*/         OPC_MoveChild2,
/*31508*/         OPC_Scope, 32, /*->31542*/ // 4 children in Scope
/*31510*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31513*/           OPC_RecordChild0, // #1 = $Rt
/*31514*/           OPC_MoveParent,
/*31515*/           OPC_RecordChild3, // #2 = $addr
/*31516*/           OPC_CheckChild3Type, MVT::i32,
/*31518*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31520*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31522*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31525*/           OPC_EmitMergeInputChains1_0,
/*31526*/           OPC_EmitInteger, MVT::i32, 14, 
/*31529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31532*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31542*/         /*Scope*/ 33, /*->31576*/
/*31543*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31547*/           OPC_RecordChild0, // #1 = $Rt
/*31548*/           OPC_MoveParent,
/*31549*/           OPC_RecordChild3, // #2 = $addr
/*31550*/           OPC_CheckChild3Type, MVT::i32,
/*31552*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31554*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31556*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31559*/           OPC_EmitMergeInputChains1_0,
/*31560*/           OPC_EmitInteger, MVT::i32, 14, 
/*31563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31566*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31576*/         /*Scope*/ 32, /*->31609*/
/*31577*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31580*/           OPC_RecordChild0, // #1 = $Rt
/*31581*/           OPC_MoveParent,
/*31582*/           OPC_RecordChild3, // #2 = $addr
/*31583*/           OPC_CheckChild3Type, MVT::i32,
/*31585*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31587*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31589*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31592*/           OPC_EmitMergeInputChains1_0,
/*31593*/           OPC_EmitInteger, MVT::i32, 14, 
/*31596*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31599*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31609*/         /*Scope*/ 33, /*->31643*/
/*31610*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31614*/           OPC_RecordChild0, // #1 = $Rt
/*31615*/           OPC_MoveParent,
/*31616*/           OPC_RecordChild3, // #2 = $addr
/*31617*/           OPC_CheckChild3Type, MVT::i32,
/*31619*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31621*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31623*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31626*/           OPC_EmitMergeInputChains1_0,
/*31627*/           OPC_EmitInteger, MVT::i32, 14, 
/*31630*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31633*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31643*/         0, /*End of Scope*/
/*31644*/       /*Scope*/ 29|128,1/*157*/, /*->31803*/
/*31646*/         OPC_RecordChild2, // #1 = $Rt
/*31647*/         OPC_RecordChild3, // #2 = $addr
/*31648*/         OPC_CheckChild3Type, MVT::i32,
/*31650*/         OPC_Scope, 25, /*->31677*/ // 6 children in Scope
/*31652*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*31654*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31656*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*31659*/           OPC_EmitMergeInputChains1_0,
/*31660*/           OPC_EmitInteger, MVT::i32, 14, 
/*31663*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31666*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*31677*/         /*Scope*/ 24, /*->31702*/
/*31678*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31680*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31682*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31685*/           OPC_EmitMergeInputChains1_0,
/*31686*/           OPC_EmitInteger, MVT::i32, 14, 
/*31689*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31692*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31702*/         /*Scope*/ 24, /*->31727*/
/*31703*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31705*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31707*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31710*/           OPC_EmitMergeInputChains1_0,
/*31711*/           OPC_EmitInteger, MVT::i32, 14, 
/*31714*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31717*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31727*/         /*Scope*/ 24, /*->31752*/
/*31728*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*31730*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31732*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31735*/           OPC_EmitMergeInputChains1_0,
/*31736*/           OPC_EmitInteger, MVT::i32, 14, 
/*31739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31742*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31752*/         /*Scope*/ 24, /*->31777*/
/*31753*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31755*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31757*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31760*/           OPC_EmitMergeInputChains1_0,
/*31761*/           OPC_EmitInteger, MVT::i32, 14, 
/*31764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31767*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31777*/         /*Scope*/ 24, /*->31802*/
/*31778*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31780*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31782*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31785*/           OPC_EmitMergeInputChains1_0,
/*31786*/           OPC_EmitInteger, MVT::i32, 14, 
/*31789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31792*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 674:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31802*/         0, /*End of Scope*/
/*31803*/       0, /*End of Scope*/
/*31804*/     /*Scope*/ 46|128,2/*302*/, /*->32108*/
/*31806*/       OPC_CheckChild1Integer, 32|128,5/*672*/, 
/*31809*/       OPC_Scope, 9|128,1/*137*/, /*->31949*/ // 2 children in Scope
/*31812*/         OPC_MoveChild2,
/*31813*/         OPC_Scope, 32, /*->31847*/ // 4 children in Scope
/*31815*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31818*/           OPC_RecordChild0, // #1 = $Rt
/*31819*/           OPC_MoveParent,
/*31820*/           OPC_RecordChild3, // #2 = $addr
/*31821*/           OPC_CheckChild3Type, MVT::i32,
/*31823*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*31825*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31827*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31830*/           OPC_EmitMergeInputChains1_0,
/*31831*/           OPC_EmitInteger, MVT::i32, 14, 
/*31834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31837*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31847*/         /*Scope*/ 33, /*->31881*/
/*31848*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31852*/           OPC_RecordChild0, // #1 = $Rt
/*31853*/           OPC_MoveParent,
/*31854*/           OPC_RecordChild3, // #2 = $addr
/*31855*/           OPC_CheckChild3Type, MVT::i32,
/*31857*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*31859*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31861*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31864*/           OPC_EmitMergeInputChains1_0,
/*31865*/           OPC_EmitInteger, MVT::i32, 14, 
/*31868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31871*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31881*/         /*Scope*/ 32, /*->31914*/
/*31882*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31885*/           OPC_RecordChild0, // #1 = $Rt
/*31886*/           OPC_MoveParent,
/*31887*/           OPC_RecordChild3, // #2 = $addr
/*31888*/           OPC_CheckChild3Type, MVT::i32,
/*31890*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*31892*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*31894*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31897*/           OPC_EmitMergeInputChains1_0,
/*31898*/           OPC_EmitInteger, MVT::i32, 14, 
/*31901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31904*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31914*/         /*Scope*/ 33, /*->31948*/
/*31915*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31919*/           OPC_RecordChild0, // #1 = $Rt
/*31920*/           OPC_MoveParent,
/*31921*/           OPC_RecordChild3, // #2 = $addr
/*31922*/           OPC_CheckChild3Type, MVT::i32,
/*31924*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*31926*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*31928*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31931*/           OPC_EmitMergeInputChains1_0,
/*31932*/           OPC_EmitInteger, MVT::i32, 14, 
/*31935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31938*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31948*/         0, /*End of Scope*/
/*31949*/       /*Scope*/ 28|128,1/*156*/, /*->32107*/
/*31951*/         OPC_RecordChild2, // #1 = $Rt
/*31952*/         OPC_RecordChild3, // #2 = $addr
/*31953*/         OPC_CheckChild3Type, MVT::i32,
/*31955*/         OPC_Scope, 24, /*->31981*/ // 6 children in Scope
/*31957*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*31959*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*31961*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31964*/           OPC_EmitMergeInputChains1_0,
/*31965*/           OPC_EmitInteger, MVT::i32, 14, 
/*31968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31971*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31981*/         /*Scope*/ 24, /*->32006*/
/*31982*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*31984*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*31986*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31989*/           OPC_EmitMergeInputChains1_0,
/*31990*/           OPC_EmitInteger, MVT::i32, 14, 
/*31993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31996*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32006*/         /*Scope*/ 24, /*->32031*/
/*32007*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32009*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32011*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32014*/           OPC_EmitMergeInputChains1_0,
/*32015*/           OPC_EmitInteger, MVT::i32, 14, 
/*32018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32021*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32031*/         /*Scope*/ 24, /*->32056*/
/*32032*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32034*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32036*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32039*/           OPC_EmitMergeInputChains1_0,
/*32040*/           OPC_EmitInteger, MVT::i32, 14, 
/*32043*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32046*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32056*/         /*Scope*/ 24, /*->32081*/
/*32057*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32059*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32061*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32064*/           OPC_EmitMergeInputChains1_0,
/*32065*/           OPC_EmitInteger, MVT::i32, 14, 
/*32068*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32071*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32081*/         /*Scope*/ 24, /*->32106*/
/*32082*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32084*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32086*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32089*/           OPC_EmitMergeInputChains1_0,
/*32090*/           OPC_EmitInteger, MVT::i32, 14, 
/*32093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 672:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32106*/         0, /*End of Scope*/
/*32107*/       0, /*End of Scope*/
/*32108*/     /*Scope*/ 101, /*->32210*/
/*32109*/       OPC_CheckChild1Integer, 23|128,4/*535*/, 
/*32112*/       OPC_RecordChild2, // #1 = $cop
/*32113*/       OPC_MoveChild2,
/*32114*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32117*/       OPC_MoveParent,
/*32118*/       OPC_RecordChild3, // #2 = $opc1
/*32119*/       OPC_MoveChild3,
/*32120*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32123*/       OPC_MoveParent,
/*32124*/       OPC_RecordChild4, // #3 = $CRn
/*32125*/       OPC_MoveChild4,
/*32126*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32129*/       OPC_MoveParent,
/*32130*/       OPC_RecordChild5, // #4 = $CRm
/*32131*/       OPC_MoveChild5,
/*32132*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32135*/       OPC_MoveParent,
/*32136*/       OPC_RecordChild6, // #5 = $opc2
/*32137*/       OPC_MoveChild6,
/*32138*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32141*/       OPC_MoveParent,
/*32142*/       OPC_Scope, 32, /*->32176*/ // 2 children in Scope
/*32144*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32146*/         OPC_EmitMergeInputChains1_0,
/*32147*/         OPC_EmitConvertToTarget, 1,
/*32149*/         OPC_EmitConvertToTarget, 2,
/*32151*/         OPC_EmitConvertToTarget, 3,
/*32153*/         OPC_EmitConvertToTarget, 4,
/*32155*/         OPC_EmitConvertToTarget, 5,
/*32157*/         OPC_EmitInteger, MVT::i32, 14, 
/*32160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32163*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 535:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32176*/       /*Scope*/ 32, /*->32209*/
/*32177*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32179*/         OPC_EmitMergeInputChains1_0,
/*32180*/         OPC_EmitConvertToTarget, 1,
/*32182*/         OPC_EmitConvertToTarget, 2,
/*32184*/         OPC_EmitConvertToTarget, 3,
/*32186*/         OPC_EmitConvertToTarget, 4,
/*32188*/         OPC_EmitConvertToTarget, 5,
/*32190*/         OPC_EmitInteger, MVT::i32, 14, 
/*32193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32196*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 535:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32209*/       0, /*End of Scope*/
/*32210*/     /*Scope*/ 93, /*->32304*/
/*32211*/       OPC_CheckChild1Integer, 24|128,4/*536*/, 
/*32214*/       OPC_RecordChild2, // #1 = $cop
/*32215*/       OPC_MoveChild2,
/*32216*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32219*/       OPC_MoveParent,
/*32220*/       OPC_RecordChild3, // #2 = $opc1
/*32221*/       OPC_MoveChild3,
/*32222*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32225*/       OPC_MoveParent,
/*32226*/       OPC_RecordChild4, // #3 = $CRn
/*32227*/       OPC_MoveChild4,
/*32228*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32231*/       OPC_MoveParent,
/*32232*/       OPC_RecordChild5, // #4 = $CRm
/*32233*/       OPC_MoveChild5,
/*32234*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32237*/       OPC_MoveParent,
/*32238*/       OPC_RecordChild6, // #5 = $opc2
/*32239*/       OPC_MoveChild6,
/*32240*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32243*/       OPC_MoveParent,
/*32244*/       OPC_Scope, 24, /*->32270*/ // 2 children in Scope
/*32246*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*32248*/         OPC_EmitMergeInputChains1_0,
/*32249*/         OPC_EmitConvertToTarget, 1,
/*32251*/         OPC_EmitConvertToTarget, 2,
/*32253*/         OPC_EmitConvertToTarget, 3,
/*32255*/         OPC_EmitConvertToTarget, 4,
/*32257*/         OPC_EmitConvertToTarget, 5,
/*32259*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 536:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32270*/       /*Scope*/ 32, /*->32303*/
/*32271*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32273*/         OPC_EmitMergeInputChains1_0,
/*32274*/         OPC_EmitConvertToTarget, 1,
/*32276*/         OPC_EmitConvertToTarget, 2,
/*32278*/         OPC_EmitConvertToTarget, 3,
/*32280*/         OPC_EmitConvertToTarget, 4,
/*32282*/         OPC_EmitConvertToTarget, 5,
/*32284*/         OPC_EmitInteger, MVT::i32, 14, 
/*32287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 536:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32303*/       0, /*End of Scope*/
/*32304*/     /*Scope*/ 25|128,1/*153*/, /*->32459*/
/*32306*/       OPC_CheckChild1Integer, 17|128,4/*529*/, 
/*32309*/       OPC_RecordChild2, // #1 = $addr
/*32310*/       OPC_CheckChild2Type, MVT::i32,
/*32312*/       OPC_Scope, 24, /*->32338*/ // 6 children in Scope
/*32314*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32316*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32318*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32321*/         OPC_EmitMergeInputChains1_0,
/*32322*/         OPC_EmitInteger, MVT::i32, 14, 
/*32325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32328*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32338*/       /*Scope*/ 23, /*->32362*/
/*32339*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32341*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32343*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32346*/         OPC_EmitMergeInputChains1_0,
/*32347*/         OPC_EmitInteger, MVT::i32, 14, 
/*32350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32353*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32362*/       /*Scope*/ 23, /*->32386*/
/*32363*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32365*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32367*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32370*/         OPC_EmitMergeInputChains1_0,
/*32371*/         OPC_EmitInteger, MVT::i32, 14, 
/*32374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32377*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32386*/       /*Scope*/ 23, /*->32410*/
/*32387*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32389*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32391*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32394*/         OPC_EmitMergeInputChains1_0,
/*32395*/         OPC_EmitInteger, MVT::i32, 14, 
/*32398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32401*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32410*/       /*Scope*/ 23, /*->32434*/
/*32411*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32413*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32415*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32418*/         OPC_EmitMergeInputChains1_0,
/*32419*/         OPC_EmitInteger, MVT::i32, 14, 
/*32422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32425*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32434*/       /*Scope*/ 23, /*->32458*/
/*32435*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32437*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32439*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32442*/         OPC_EmitMergeInputChains1_0,
/*32443*/         OPC_EmitInteger, MVT::i32, 14, 
/*32446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32449*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 529:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*32458*/       0, /*End of Scope*/
/*32459*/     /*Scope*/ 24|128,1/*152*/, /*->32613*/
/*32461*/       OPC_CheckChild1Integer, 11|128,4/*523*/, 
/*32464*/       OPC_RecordChild2, // #1 = $addr
/*32465*/       OPC_CheckChild2Type, MVT::i32,
/*32467*/       OPC_Scope, 23, /*->32492*/ // 6 children in Scope
/*32469*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32471*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32473*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32476*/         OPC_EmitMergeInputChains1_0,
/*32477*/         OPC_EmitInteger, MVT::i32, 14, 
/*32480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32483*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 523:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*32492*/       /*Scope*/ 23, /*->32516*/
/*32493*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32495*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32497*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32500*/         OPC_EmitMergeInputChains1_0,
/*32501*/         OPC_EmitInteger, MVT::i32, 14, 
/*32504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32507*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 523:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*32516*/       /*Scope*/ 23, /*->32540*/
/*32517*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32519*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32521*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32524*/         OPC_EmitMergeInputChains1_0,
/*32525*/         OPC_EmitInteger, MVT::i32, 14, 
/*32528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 523:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*32540*/       /*Scope*/ 23, /*->32564*/
/*32541*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32543*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32545*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32548*/         OPC_EmitMergeInputChains1_0,
/*32549*/         OPC_EmitInteger, MVT::i32, 14, 
/*32552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32555*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 523:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*32564*/       /*Scope*/ 23, /*->32588*/
/*32565*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32567*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32569*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32572*/         OPC_EmitMergeInputChains1_0,
/*32573*/         OPC_EmitInteger, MVT::i32, 14, 
/*32576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32579*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 523:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*32588*/       /*Scope*/ 23, /*->32612*/
/*32589*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32591*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32593*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32596*/         OPC_EmitMergeInputChains1_0,
/*32597*/         OPC_EmitInteger, MVT::i32, 14, 
/*32600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32603*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 523:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*32612*/       0, /*End of Scope*/
/*32613*/     /*Scope*/ 21, /*->32635*/
/*32614*/       OPC_CheckChild1Integer, 26|128,5/*666*/, 
/*32617*/       OPC_RecordChild2, // #1 = $size
/*32618*/       OPC_MoveChild2,
/*32619*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32622*/       OPC_MoveParent,
/*32623*/       OPC_RecordChild3, // #2 = $Rn
/*32624*/       OPC_EmitMergeInputChains1_0,
/*32625*/       OPC_EmitConvertToTarget, 1,
/*32627*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 666:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*32635*/     0, /*End of Scope*/
/*32636*/   /*SwitchOpcode*/ 106, TARGET_VAL(ARMISD::BR_JT),// ->32745
/*32639*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*32640*/     OPC_Scope, 68, /*->32710*/ // 2 children in Scope
/*32642*/       OPC_MoveChild1,
/*32643*/       OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::LOAD),// ->32684
/*32647*/         OPC_RecordMemRef,
/*32648*/         OPC_RecordNode, // #1 = 'ld' chained node
/*32649*/         OPC_CheckFoldableChainNode,
/*32650*/         OPC_RecordChild1, // #2 = $target
/*32651*/         OPC_CheckChild1Type, MVT::i32,
/*32653*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*32655*/         OPC_CheckPredicate, 52, // Predicate_load
/*32657*/         OPC_CheckType, MVT::i32,
/*32659*/         OPC_MoveParent,
/*32660*/         OPC_RecordChild2, // #3 = $jt
/*32661*/         OPC_MoveChild2,
/*32662*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32665*/         OPC_MoveParent,
/*32666*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32668*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*32671*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*32675*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*32684*/       /*SwitchOpcode*/ 22, TARGET_VAL(ISD::ADD),// ->32709
/*32687*/         OPC_RecordChild0, // #1 = $target
/*32688*/         OPC_RecordChild1, // #2 = $idx
/*32689*/         OPC_CheckType, MVT::i32,
/*32691*/         OPC_MoveParent,
/*32692*/         OPC_RecordChild2, // #3 = $jt
/*32693*/         OPC_MoveChild2,
/*32694*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32697*/         OPC_MoveParent,
/*32698*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32700*/         OPC_EmitMergeInputChains1_0,
/*32701*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*32709*/       0, // EndSwitchOpcode
/*32710*/     /*Scope*/ 33, /*->32744*/
/*32711*/       OPC_RecordChild1, // #1 = $target
/*32712*/       OPC_CheckChild1Type, MVT::i32,
/*32714*/       OPC_RecordChild2, // #2 = $jt
/*32715*/       OPC_MoveChild2,
/*32716*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32719*/       OPC_MoveParent,
/*32720*/       OPC_Scope, 10, /*->32732*/ // 2 children in Scope
/*32722*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32724*/         OPC_EmitMergeInputChains1_0,
/*32725*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*32732*/       /*Scope*/ 10, /*->32743*/
/*32733*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32735*/         OPC_EmitMergeInputChains1_0,
/*32736*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*32743*/       0, /*End of Scope*/
/*32744*/     0, /*End of Scope*/
/*32745*/   /*SwitchOpcode*/ 8|128,23/*2952*/, TARGET_VAL(ISD::XOR),// ->35701
/*32749*/     OPC_Scope, 74|128,1/*202*/, /*->32954*/ // 7 children in Scope
/*32752*/       OPC_RecordChild0, // #0 = $shift
/*32753*/       OPC_Scope, 94, /*->32849*/ // 3 children in Scope
/*32755*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32766*/         OPC_CheckType, MVT::i32,
/*32768*/         OPC_Scope, 26, /*->32796*/ // 3 children in Scope
/*32770*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32772*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*32775*/           OPC_EmitInteger, MVT::i32, 14, 
/*32778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32784*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsr), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*32796*/         /*Scope*/ 25, /*->32822*/
/*32797*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32799*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #1 #2
/*32802*/           OPC_EmitInteger, MVT::i32, 14, 
/*32805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32811*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNs), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*32822*/         /*Scope*/ 25, /*->32848*/
/*32823*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32825*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*32828*/           OPC_EmitInteger, MVT::i32, 14, 
/*32831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32837*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsi), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*32848*/         0, /*End of Scope*/
/*32849*/       /*Scope*/ 59, /*->32909*/
/*32850*/         OPC_RecordChild1, // #1 = $shift
/*32851*/         OPC_CheckType, MVT::i32,
/*32853*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32855*/         OPC_Scope, 25, /*->32882*/ // 2 children in Scope
/*32857*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*32860*/           OPC_EmitInteger, MVT::i32, 14, 
/*32863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32866*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32869*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32882*/         /*Scope*/ 25, /*->32908*/
/*32883*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*32886*/           OPC_EmitInteger, MVT::i32, 14, 
/*32889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32895*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32908*/         0, /*End of Scope*/
/*32909*/       /*Scope*/ 43, /*->32953*/
/*32910*/         OPC_MoveChild0,
/*32911*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32914*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*32916*/         OPC_MoveParent,
/*32917*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32928*/         OPC_CheckType, MVT::i32,
/*32930*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32932*/         OPC_EmitConvertToTarget, 0,
/*32934*/         OPC_EmitInteger, MVT::i32, 14, 
/*32937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*32953*/       0, /*End of Scope*/
/*32954*/     /*Scope*/ 44, /*->32999*/
/*32955*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32966*/       OPC_RecordChild1, // #0 = $imm
/*32967*/       OPC_MoveChild1,
/*32968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32971*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*32973*/       OPC_MoveParent,
/*32974*/       OPC_CheckType, MVT::i32,
/*32976*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32978*/       OPC_EmitConvertToTarget, 0,
/*32980*/       OPC_EmitInteger, MVT::i32, 14, 
/*32983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32989*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*32999*/     /*Scope*/ 89|128,2/*345*/, /*->33346*/
/*33001*/       OPC_RecordChild0, // #0 = $Rn
/*33002*/       OPC_Scope, 113, /*->33117*/ // 3 children in Scope
/*33004*/         OPC_RecordChild1, // #1 = $shift
/*33005*/         OPC_CheckType, MVT::i32,
/*33007*/         OPC_Scope, 26, /*->33035*/ // 4 children in Scope
/*33009*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33011*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33014*/           OPC_EmitInteger, MVT::i32, 14, 
/*33017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33023*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33035*/         /*Scope*/ 26, /*->33062*/
/*33036*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33038*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33041*/           OPC_EmitInteger, MVT::i32, 14, 
/*33044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33050*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33062*/         /*Scope*/ 26, /*->33089*/
/*33063*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33065*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33068*/           OPC_EmitInteger, MVT::i32, 14, 
/*33071*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33077*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33089*/         /*Scope*/ 26, /*->33116*/
/*33090*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33092*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33095*/           OPC_EmitInteger, MVT::i32, 14, 
/*33098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33104*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33116*/         0, /*End of Scope*/
/*33117*/       /*Scope*/ 81, /*->33199*/
/*33118*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33129*/         OPC_CheckType, MVT::i32,
/*33131*/         OPC_Scope, 21, /*->33154*/ // 3 children in Scope
/*33133*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33135*/           OPC_EmitInteger, MVT::i32, 14, 
/*33138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33144*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*33154*/         /*Scope*/ 21, /*->33176*/
/*33155*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33157*/           OPC_EmitInteger, MVT::i32, 14, 
/*33160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33166*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*33176*/         /*Scope*/ 21, /*->33198*/
/*33177*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33179*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33182*/           OPC_EmitInteger, MVT::i32, 14, 
/*33185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33188*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*33198*/         0, /*End of Scope*/
/*33199*/       /*Scope*/ 16|128,1/*144*/, /*->33345*/
/*33201*/         OPC_RecordChild1, // #1 = $imm
/*33202*/         OPC_Scope, 66, /*->33270*/ // 2 children in Scope
/*33204*/           OPC_MoveChild1,
/*33205*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33208*/           OPC_Scope, 29, /*->33239*/ // 2 children in Scope
/*33210*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*33212*/             OPC_MoveParent,
/*33213*/             OPC_CheckType, MVT::i32,
/*33215*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33217*/             OPC_EmitConvertToTarget, 1,
/*33219*/             OPC_EmitInteger, MVT::i32, 14, 
/*33222*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33225*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33228*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33239*/           /*Scope*/ 29, /*->33269*/
/*33240*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*33242*/             OPC_MoveParent,
/*33243*/             OPC_CheckType, MVT::i32,
/*33245*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33247*/             OPC_EmitConvertToTarget, 1,
/*33249*/             OPC_EmitInteger, MVT::i32, 14, 
/*33252*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33258*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33269*/           0, /*End of Scope*/
/*33270*/         /*Scope*/ 73, /*->33344*/
/*33271*/           OPC_CheckType, MVT::i32,
/*33273*/           OPC_Scope, 22, /*->33297*/ // 3 children in Scope
/*33275*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33277*/             OPC_EmitInteger, MVT::i32, 14, 
/*33280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33283*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33286*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33297*/           /*Scope*/ 22, /*->33320*/
/*33298*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33300*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33303*/             OPC_EmitInteger, MVT::i32, 14, 
/*33306*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33309*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tEOR), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33320*/           /*Scope*/ 22, /*->33343*/
/*33321*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33323*/             OPC_EmitInteger, MVT::i32, 14, 
/*33326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33329*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33332*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33343*/           0, /*End of Scope*/
/*33344*/         0, /*End of Scope*/
/*33345*/       0, /*End of Scope*/
/*33346*/     /*Scope*/ 52|128,16/*2100*/, /*->35448*/
/*33348*/       OPC_MoveChild0,
/*33349*/       OPC_SwitchOpcode /*3 cases */, 66|128,11/*1474*/, TARGET_VAL(ISD::BITCAST),// ->34828
/*33354*/         OPC_MoveChild0,
/*33355*/         OPC_SwitchOpcode /*2 cases */, 38|128,5/*678*/, TARGET_VAL(ARMISD::VSHRs),// ->34038
/*33360*/           OPC_Scope, 81|128,2/*337*/, /*->33700*/ // 2 children in Scope
/*33363*/             OPC_MoveChild0,
/*33364*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33367*/             OPC_MoveChild0,
/*33368*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33371*/             OPC_RecordChild0, // #0 = $opA
/*33372*/             OPC_Scope, 33|128,1/*161*/, /*->33536*/ // 2 children in Scope
/*33375*/               OPC_CheckChild0Type, MVT::v8i8,
/*33377*/               OPC_MoveParent,
/*33378*/               OPC_MoveChild1,
/*33379*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33382*/               OPC_RecordChild0, // #1 = $opB
/*33383*/               OPC_CheckChild0Type, MVT::v8i8,
/*33385*/               OPC_MoveParent,
/*33386*/               OPC_MoveParent,
/*33387*/               OPC_CheckChild1Integer, 15, 
/*33389*/               OPC_CheckType, MVT::v8i16,
/*33391*/               OPC_MoveParent,
/*33392*/               OPC_MoveParent,
/*33393*/               OPC_MoveChild1,
/*33394*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33397*/               OPC_MoveChild0,
/*33398*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33401*/               OPC_MoveChild0,
/*33402*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33469
/*33406*/                 OPC_MoveChild0,
/*33407*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33410*/                 OPC_CheckChild0Same, 0,
/*33412*/                 OPC_MoveParent,
/*33413*/                 OPC_MoveChild1,
/*33414*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33417*/                 OPC_CheckChild0Same, 1,
/*33419*/                 OPC_MoveParent,
/*33420*/                 OPC_MoveParent,
/*33421*/                 OPC_MoveChild1,
/*33422*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33425*/                 OPC_MoveChild0,
/*33426*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33429*/                 OPC_MoveChild0,
/*33430*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33433*/                 OPC_CheckChild0Same, 0,
/*33435*/                 OPC_MoveParent,
/*33436*/                 OPC_MoveChild1,
/*33437*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33440*/                 OPC_CheckChild0Same, 1,
/*33442*/                 OPC_MoveParent,
/*33443*/                 OPC_MoveParent,
/*33444*/                 OPC_CheckChild1Integer, 15, 
/*33446*/                 OPC_MoveParent,
/*33447*/                 OPC_CheckType, MVT::v8i16,
/*33449*/                 OPC_MoveParent,
/*33450*/                 OPC_MoveParent,
/*33451*/                 OPC_CheckType, MVT::v4i32,
/*33453*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33456*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33459*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33469*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33535
/*33472*/                 OPC_MoveChild0,
/*33473*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33476*/                 OPC_MoveChild0,
/*33477*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33480*/                 OPC_CheckChild0Same, 0,
/*33482*/                 OPC_MoveParent,
/*33483*/                 OPC_MoveChild1,
/*33484*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33487*/                 OPC_CheckChild0Same, 1,
/*33489*/                 OPC_MoveParent,
/*33490*/                 OPC_MoveParent,
/*33491*/                 OPC_CheckChild1Integer, 15, 
/*33493*/                 OPC_MoveParent,
/*33494*/                 OPC_MoveChild1,
/*33495*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33498*/                 OPC_MoveChild0,
/*33499*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33502*/                 OPC_CheckChild0Same, 0,
/*33504*/                 OPC_MoveParent,
/*33505*/                 OPC_MoveChild1,
/*33506*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33509*/                 OPC_CheckChild0Same, 1,
/*33511*/                 OPC_MoveParent,
/*33512*/                 OPC_MoveParent,
/*33513*/                 OPC_CheckType, MVT::v8i16,
/*33515*/                 OPC_MoveParent,
/*33516*/                 OPC_MoveParent,
/*33517*/                 OPC_CheckType, MVT::v4i32,
/*33519*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33522*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33525*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33535*/               0, // EndSwitchOpcode
/*33536*/             /*Scope*/ 33|128,1/*161*/, /*->33699*/
/*33538*/               OPC_CheckChild0Type, MVT::v2i32,
/*33540*/               OPC_MoveParent,
/*33541*/               OPC_MoveChild1,
/*33542*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33545*/               OPC_RecordChild0, // #1 = $opB
/*33546*/               OPC_CheckChild0Type, MVT::v2i32,
/*33548*/               OPC_MoveParent,
/*33549*/               OPC_MoveParent,
/*33550*/               OPC_CheckChild1Integer, 63, 
/*33552*/               OPC_CheckType, MVT::v2i64,
/*33554*/               OPC_MoveParent,
/*33555*/               OPC_MoveParent,
/*33556*/               OPC_MoveChild1,
/*33557*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33560*/               OPC_MoveChild0,
/*33561*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33564*/               OPC_MoveChild0,
/*33565*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33632
/*33569*/                 OPC_MoveChild0,
/*33570*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33573*/                 OPC_CheckChild0Same, 0,
/*33575*/                 OPC_MoveParent,
/*33576*/                 OPC_MoveChild1,
/*33577*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33580*/                 OPC_CheckChild0Same, 1,
/*33582*/                 OPC_MoveParent,
/*33583*/                 OPC_MoveParent,
/*33584*/                 OPC_MoveChild1,
/*33585*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33588*/                 OPC_MoveChild0,
/*33589*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33592*/                 OPC_MoveChild0,
/*33593*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33596*/                 OPC_CheckChild0Same, 0,
/*33598*/                 OPC_MoveParent,
/*33599*/                 OPC_MoveChild1,
/*33600*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33603*/                 OPC_CheckChild0Same, 1,
/*33605*/                 OPC_MoveParent,
/*33606*/                 OPC_MoveParent,
/*33607*/                 OPC_CheckChild1Integer, 63, 
/*33609*/                 OPC_MoveParent,
/*33610*/                 OPC_CheckType, MVT::v2i64,
/*33612*/                 OPC_MoveParent,
/*33613*/                 OPC_MoveParent,
/*33614*/                 OPC_CheckType, MVT::v4i32,
/*33616*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33619*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33622*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*33632*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33698
/*33635*/                 OPC_MoveChild0,
/*33636*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33639*/                 OPC_MoveChild0,
/*33640*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33643*/                 OPC_CheckChild0Same, 0,
/*33645*/                 OPC_MoveParent,
/*33646*/                 OPC_MoveChild1,
/*33647*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33650*/                 OPC_CheckChild0Same, 1,
/*33652*/                 OPC_MoveParent,
/*33653*/                 OPC_MoveParent,
/*33654*/                 OPC_CheckChild1Integer, 63, 
/*33656*/                 OPC_MoveParent,
/*33657*/                 OPC_MoveChild1,
/*33658*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33661*/                 OPC_MoveChild0,
/*33662*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33665*/                 OPC_CheckChild0Same, 0,
/*33667*/                 OPC_MoveParent,
/*33668*/                 OPC_MoveChild1,
/*33669*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33672*/                 OPC_CheckChild0Same, 1,
/*33674*/                 OPC_MoveParent,
/*33675*/                 OPC_MoveParent,
/*33676*/                 OPC_CheckType, MVT::v2i64,
/*33678*/                 OPC_MoveParent,
/*33679*/                 OPC_MoveParent,
/*33680*/                 OPC_CheckType, MVT::v4i32,
/*33682*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33685*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33688*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*33698*/               0, // EndSwitchOpcode
/*33699*/             0, /*End of Scope*/
/*33700*/           /*Scope*/ 79|128,2/*335*/, /*->34037*/
/*33702*/             OPC_RecordChild0, // #0 = $src
/*33703*/             OPC_Scope, 36|128,1/*164*/, /*->33870*/ // 2 children in Scope
/*33706*/               OPC_CheckChild1Integer, 7, 
/*33708*/               OPC_SwitchType /*2 cases */, 78, MVT::v8i8,// ->33789
/*33711*/                 OPC_MoveParent,
/*33712*/                 OPC_MoveParent,
/*33713*/                 OPC_MoveChild1,
/*33714*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33717*/                 OPC_MoveChild0,
/*33718*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33721*/                 OPC_Scope, 32, /*->33755*/ // 2 children in Scope
/*33723*/                   OPC_CheckChild0Same, 0,
/*33725*/                   OPC_MoveChild1,
/*33726*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33729*/                   OPC_CheckChild0Same, 0,
/*33731*/                   OPC_CheckChild1Integer, 7, 
/*33733*/                   OPC_MoveParent,
/*33734*/                   OPC_CheckType, MVT::v8i8,
/*33736*/                   OPC_MoveParent,
/*33737*/                   OPC_MoveParent,
/*33738*/                   OPC_CheckType, MVT::v2i32,
/*33740*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33743*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33746*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33755*/                 /*Scope*/ 32, /*->33788*/
/*33756*/                   OPC_MoveChild0,
/*33757*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33760*/                   OPC_CheckChild0Same, 0,
/*33762*/                   OPC_CheckChild1Integer, 7, 
/*33764*/                   OPC_MoveParent,
/*33765*/                   OPC_CheckChild1Same, 0,
/*33767*/                   OPC_CheckType, MVT::v8i8,
/*33769*/                   OPC_MoveParent,
/*33770*/                   OPC_MoveParent,
/*33771*/                   OPC_CheckType, MVT::v2i32,
/*33773*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33776*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33779*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33788*/                 0, /*End of Scope*/
/*33789*/               /*SwitchType*/ 78, MVT::v16i8,// ->33869
/*33791*/                 OPC_MoveParent,
/*33792*/                 OPC_MoveParent,
/*33793*/                 OPC_MoveChild1,
/*33794*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33797*/                 OPC_MoveChild0,
/*33798*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33801*/                 OPC_Scope, 32, /*->33835*/ // 2 children in Scope
/*33803*/                   OPC_CheckChild0Same, 0,
/*33805*/                   OPC_MoveChild1,
/*33806*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33809*/                   OPC_CheckChild0Same, 0,
/*33811*/                   OPC_CheckChild1Integer, 7, 
/*33813*/                   OPC_MoveParent,
/*33814*/                   OPC_CheckType, MVT::v16i8,
/*33816*/                   OPC_MoveParent,
/*33817*/                   OPC_MoveParent,
/*33818*/                   OPC_CheckType, MVT::v4i32,
/*33820*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33823*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33826*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33835*/                 /*Scope*/ 32, /*->33868*/
/*33836*/                   OPC_MoveChild0,
/*33837*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33840*/                   OPC_CheckChild0Same, 0,
/*33842*/                   OPC_CheckChild1Integer, 7, 
/*33844*/                   OPC_MoveParent,
/*33845*/                   OPC_CheckChild1Same, 0,
/*33847*/                   OPC_CheckType, MVT::v16i8,
/*33849*/                   OPC_MoveParent,
/*33850*/                   OPC_MoveParent,
/*33851*/                   OPC_CheckType, MVT::v4i32,
/*33853*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33856*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33859*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33868*/                 0, /*End of Scope*/
/*33869*/               0, // EndSwitchType
/*33870*/             /*Scope*/ 36|128,1/*164*/, /*->34036*/
/*33872*/               OPC_CheckChild1Integer, 15, 
/*33874*/               OPC_SwitchType /*2 cases */, 78, MVT::v4i16,// ->33955
/*33877*/                 OPC_MoveParent,
/*33878*/                 OPC_MoveParent,
/*33879*/                 OPC_MoveChild1,
/*33880*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33883*/                 OPC_MoveChild0,
/*33884*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33887*/                 OPC_Scope, 32, /*->33921*/ // 2 children in Scope
/*33889*/                   OPC_CheckChild0Same, 0,
/*33891*/                   OPC_MoveChild1,
/*33892*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33895*/                   OPC_CheckChild0Same, 0,
/*33897*/                   OPC_CheckChild1Integer, 15, 
/*33899*/                   OPC_MoveParent,
/*33900*/                   OPC_CheckType, MVT::v4i16,
/*33902*/                   OPC_MoveParent,
/*33903*/                   OPC_MoveParent,
/*33904*/                   OPC_CheckType, MVT::v2i32,
/*33906*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33909*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33912*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33921*/                 /*Scope*/ 32, /*->33954*/
/*33922*/                   OPC_MoveChild0,
/*33923*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33926*/                   OPC_CheckChild0Same, 0,
/*33928*/                   OPC_CheckChild1Integer, 15, 
/*33930*/                   OPC_MoveParent,
/*33931*/                   OPC_CheckChild1Same, 0,
/*33933*/                   OPC_CheckType, MVT::v4i16,
/*33935*/                   OPC_MoveParent,
/*33936*/                   OPC_MoveParent,
/*33937*/                   OPC_CheckType, MVT::v2i32,
/*33939*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33942*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33945*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33954*/                 0, /*End of Scope*/
/*33955*/               /*SwitchType*/ 78, MVT::v8i16,// ->34035
/*33957*/                 OPC_MoveParent,
/*33958*/                 OPC_MoveParent,
/*33959*/                 OPC_MoveChild1,
/*33960*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33963*/                 OPC_MoveChild0,
/*33964*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33967*/                 OPC_Scope, 32, /*->34001*/ // 2 children in Scope
/*33969*/                   OPC_CheckChild0Same, 0,
/*33971*/                   OPC_MoveChild1,
/*33972*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33975*/                   OPC_CheckChild0Same, 0,
/*33977*/                   OPC_CheckChild1Integer, 15, 
/*33979*/                   OPC_MoveParent,
/*33980*/                   OPC_CheckType, MVT::v8i16,
/*33982*/                   OPC_MoveParent,
/*33983*/                   OPC_MoveParent,
/*33984*/                   OPC_CheckType, MVT::v4i32,
/*33986*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33989*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33992*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34001*/                 /*Scope*/ 32, /*->34034*/
/*34002*/                   OPC_MoveChild0,
/*34003*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34006*/                   OPC_CheckChild0Same, 0,
/*34008*/                   OPC_CheckChild1Integer, 15, 
/*34010*/                   OPC_MoveParent,
/*34011*/                   OPC_CheckChild1Same, 0,
/*34013*/                   OPC_CheckType, MVT::v8i16,
/*34015*/                   OPC_MoveParent,
/*34016*/                   OPC_MoveParent,
/*34017*/                   OPC_CheckType, MVT::v4i32,
/*34019*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34022*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34025*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34034*/                 0, /*End of Scope*/
/*34035*/               0, // EndSwitchType
/*34036*/             0, /*End of Scope*/
/*34037*/           0, /*End of Scope*/
/*34038*/         /*SwitchOpcode*/ 17|128,6/*785*/, TARGET_VAL(ISD::ADD),// ->34827
/*34042*/           OPC_Scope, 13|128,3/*397*/, /*->34442*/ // 9 children in Scope
/*34045*/             OPC_MoveChild0,
/*34046*/             OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::SUB),// ->34246
/*34051*/               OPC_MoveChild0,
/*34052*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34055*/               OPC_RecordChild0, // #0 = $opA
/*34056*/               OPC_Scope, 93, /*->34151*/ // 2 children in Scope
/*34058*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34060*/                 OPC_MoveParent,
/*34061*/                 OPC_MoveChild1,
/*34062*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34065*/                 OPC_RecordChild0, // #1 = $opB
/*34066*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34068*/                 OPC_MoveParent,
/*34069*/                 OPC_MoveParent,
/*34070*/                 OPC_MoveChild1,
/*34071*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34074*/                 OPC_MoveChild0,
/*34075*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34078*/                 OPC_MoveChild0,
/*34079*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34082*/                 OPC_CheckChild0Same, 0,
/*34084*/                 OPC_MoveParent,
/*34085*/                 OPC_MoveChild1,
/*34086*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34089*/                 OPC_CheckChild0Same, 1,
/*34091*/                 OPC_MoveParent,
/*34092*/                 OPC_MoveParent,
/*34093*/                 OPC_CheckChild1Integer, 15, 
/*34095*/                 OPC_MoveParent,
/*34096*/                 OPC_CheckType, MVT::v8i16,
/*34098*/                 OPC_MoveParent,
/*34099*/                 OPC_MoveParent,
/*34100*/                 OPC_MoveChild1,
/*34101*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34104*/                 OPC_MoveChild0,
/*34105*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34108*/                 OPC_MoveChild0,
/*34109*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34112*/                 OPC_MoveChild0,
/*34113*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34116*/                 OPC_CheckChild0Same, 0,
/*34118*/                 OPC_MoveParent,
/*34119*/                 OPC_MoveChild1,
/*34120*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34123*/                 OPC_CheckChild0Same, 1,
/*34125*/                 OPC_MoveParent,
/*34126*/                 OPC_MoveParent,
/*34127*/                 OPC_CheckChild1Integer, 15, 
/*34129*/                 OPC_CheckType, MVT::v8i16,
/*34131*/                 OPC_MoveParent,
/*34132*/                 OPC_MoveParent,
/*34133*/                 OPC_CheckType, MVT::v4i32,
/*34135*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34138*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34141*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34151*/               /*Scope*/ 93, /*->34245*/
/*34152*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34154*/                 OPC_MoveParent,
/*34155*/                 OPC_MoveChild1,
/*34156*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34159*/                 OPC_RecordChild0, // #1 = $opB
/*34160*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34162*/                 OPC_MoveParent,
/*34163*/                 OPC_MoveParent,
/*34164*/                 OPC_MoveChild1,
/*34165*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34168*/                 OPC_MoveChild0,
/*34169*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34172*/                 OPC_MoveChild0,
/*34173*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34176*/                 OPC_CheckChild0Same, 0,
/*34178*/                 OPC_MoveParent,
/*34179*/                 OPC_MoveChild1,
/*34180*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34183*/                 OPC_CheckChild0Same, 1,
/*34185*/                 OPC_MoveParent,
/*34186*/                 OPC_MoveParent,
/*34187*/                 OPC_CheckChild1Integer, 63, 
/*34189*/                 OPC_MoveParent,
/*34190*/                 OPC_CheckType, MVT::v2i64,
/*34192*/                 OPC_MoveParent,
/*34193*/                 OPC_MoveParent,
/*34194*/                 OPC_MoveChild1,
/*34195*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34198*/                 OPC_MoveChild0,
/*34199*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34202*/                 OPC_MoveChild0,
/*34203*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34206*/                 OPC_MoveChild0,
/*34207*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34210*/                 OPC_CheckChild0Same, 0,
/*34212*/                 OPC_MoveParent,
/*34213*/                 OPC_MoveChild1,
/*34214*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34217*/                 OPC_CheckChild0Same, 1,
/*34219*/                 OPC_MoveParent,
/*34220*/                 OPC_MoveParent,
/*34221*/                 OPC_CheckChild1Integer, 63, 
/*34223*/                 OPC_CheckType, MVT::v2i64,
/*34225*/                 OPC_MoveParent,
/*34226*/                 OPC_MoveParent,
/*34227*/                 OPC_CheckType, MVT::v4i32,
/*34229*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34232*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34235*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34245*/               0, /*End of Scope*/
/*34246*/             /*SwitchOpcode*/ 63|128,1/*191*/, TARGET_VAL(ARMISD::VSHRs),// ->34441
/*34250*/               OPC_MoveChild0,
/*34251*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34254*/               OPC_MoveChild0,
/*34255*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34258*/               OPC_RecordChild0, // #0 = $opA
/*34259*/               OPC_Scope, 89, /*->34350*/ // 2 children in Scope
/*34261*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34263*/                 OPC_MoveParent,
/*34264*/                 OPC_MoveChild1,
/*34265*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34268*/                 OPC_RecordChild0, // #1 = $opB
/*34269*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34271*/                 OPC_MoveParent,
/*34272*/                 OPC_MoveParent,
/*34273*/                 OPC_CheckChild1Integer, 15, 
/*34275*/                 OPC_MoveParent,
/*34276*/                 OPC_MoveChild1,
/*34277*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34280*/                 OPC_MoveChild0,
/*34281*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34284*/                 OPC_CheckChild0Same, 0,
/*34286*/                 OPC_MoveParent,
/*34287*/                 OPC_MoveChild1,
/*34288*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34291*/                 OPC_CheckChild0Same, 1,
/*34293*/                 OPC_MoveParent,
/*34294*/                 OPC_MoveParent,
/*34295*/                 OPC_CheckType, MVT::v8i16,
/*34297*/                 OPC_MoveParent,
/*34298*/                 OPC_MoveParent,
/*34299*/                 OPC_MoveChild1,
/*34300*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34303*/                 OPC_MoveChild0,
/*34304*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34307*/                 OPC_MoveChild0,
/*34308*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34311*/                 OPC_MoveChild0,
/*34312*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34315*/                 OPC_CheckChild0Same, 0,
/*34317*/                 OPC_MoveParent,
/*34318*/                 OPC_MoveChild1,
/*34319*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34322*/                 OPC_CheckChild0Same, 1,
/*34324*/                 OPC_MoveParent,
/*34325*/                 OPC_MoveParent,
/*34326*/                 OPC_CheckChild1Integer, 15, 
/*34328*/                 OPC_CheckType, MVT::v8i16,
/*34330*/                 OPC_MoveParent,
/*34331*/                 OPC_MoveParent,
/*34332*/                 OPC_CheckType, MVT::v4i32,
/*34334*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34337*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34340*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34350*/               /*Scope*/ 89, /*->34440*/
/*34351*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34353*/                 OPC_MoveParent,
/*34354*/                 OPC_MoveChild1,
/*34355*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34358*/                 OPC_RecordChild0, // #1 = $opB
/*34359*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34361*/                 OPC_MoveParent,
/*34362*/                 OPC_MoveParent,
/*34363*/                 OPC_CheckChild1Integer, 63, 
/*34365*/                 OPC_MoveParent,
/*34366*/                 OPC_MoveChild1,
/*34367*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34370*/                 OPC_MoveChild0,
/*34371*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34374*/                 OPC_CheckChild0Same, 0,
/*34376*/                 OPC_MoveParent,
/*34377*/                 OPC_MoveChild1,
/*34378*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34381*/                 OPC_CheckChild0Same, 1,
/*34383*/                 OPC_MoveParent,
/*34384*/                 OPC_MoveParent,
/*34385*/                 OPC_CheckType, MVT::v2i64,
/*34387*/                 OPC_MoveParent,
/*34388*/                 OPC_MoveParent,
/*34389*/                 OPC_MoveChild1,
/*34390*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34393*/                 OPC_MoveChild0,
/*34394*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34397*/                 OPC_MoveChild0,
/*34398*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34401*/                 OPC_MoveChild0,
/*34402*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34405*/                 OPC_CheckChild0Same, 0,
/*34407*/                 OPC_MoveParent,
/*34408*/                 OPC_MoveChild1,
/*34409*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34412*/                 OPC_CheckChild0Same, 1,
/*34414*/                 OPC_MoveParent,
/*34415*/                 OPC_MoveParent,
/*34416*/                 OPC_CheckChild1Integer, 63, 
/*34418*/                 OPC_CheckType, MVT::v2i64,
/*34420*/                 OPC_MoveParent,
/*34421*/                 OPC_MoveParent,
/*34422*/                 OPC_CheckType, MVT::v4i32,
/*34424*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34427*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34430*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34440*/               0, /*End of Scope*/
/*34441*/             0, // EndSwitchOpcode
/*34442*/           /*Scope*/ 47, /*->34490*/
/*34443*/             OPC_RecordChild0, // #0 = $src
/*34444*/             OPC_MoveChild1,
/*34445*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34448*/             OPC_CheckChild0Same, 0,
/*34450*/             OPC_CheckChild1Integer, 7, 
/*34452*/             OPC_MoveParent,
/*34453*/             OPC_CheckType, MVT::v8i8,
/*34455*/             OPC_MoveParent,
/*34456*/             OPC_MoveParent,
/*34457*/             OPC_MoveChild1,
/*34458*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34461*/             OPC_MoveChild0,
/*34462*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34465*/             OPC_CheckChild0Same, 0,
/*34467*/             OPC_CheckChild1Integer, 7, 
/*34469*/             OPC_CheckType, MVT::v8i8,
/*34471*/             OPC_MoveParent,
/*34472*/             OPC_MoveParent,
/*34473*/             OPC_CheckType, MVT::v2i32,
/*34475*/             OPC_EmitInteger, MVT::i32, 14, 
/*34478*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34481*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34490*/           /*Scope*/ 47, /*->34538*/
/*34491*/             OPC_MoveChild0,
/*34492*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34495*/             OPC_RecordChild0, // #0 = $src
/*34496*/             OPC_CheckChild1Integer, 7, 
/*34498*/             OPC_MoveParent,
/*34499*/             OPC_CheckChild1Same, 0,
/*34501*/             OPC_CheckType, MVT::v8i8,
/*34503*/             OPC_MoveParent,
/*34504*/             OPC_MoveParent,
/*34505*/             OPC_MoveChild1,
/*34506*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34509*/             OPC_MoveChild0,
/*34510*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34513*/             OPC_CheckChild0Same, 0,
/*34515*/             OPC_CheckChild1Integer, 7, 
/*34517*/             OPC_CheckType, MVT::v8i8,
/*34519*/             OPC_MoveParent,
/*34520*/             OPC_MoveParent,
/*34521*/             OPC_CheckType, MVT::v2i32,
/*34523*/             OPC_EmitInteger, MVT::i32, 14, 
/*34526*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34529*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34538*/           /*Scope*/ 47, /*->34586*/
/*34539*/             OPC_RecordChild0, // #0 = $src
/*34540*/             OPC_MoveChild1,
/*34541*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34544*/             OPC_CheckChild0Same, 0,
/*34546*/             OPC_CheckChild1Integer, 15, 
/*34548*/             OPC_MoveParent,
/*34549*/             OPC_CheckType, MVT::v4i16,
/*34551*/             OPC_MoveParent,
/*34552*/             OPC_MoveParent,
/*34553*/             OPC_MoveChild1,
/*34554*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34557*/             OPC_MoveChild0,
/*34558*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34561*/             OPC_CheckChild0Same, 0,
/*34563*/             OPC_CheckChild1Integer, 15, 
/*34565*/             OPC_CheckType, MVT::v4i16,
/*34567*/             OPC_MoveParent,
/*34568*/             OPC_MoveParent,
/*34569*/             OPC_CheckType, MVT::v2i32,
/*34571*/             OPC_EmitInteger, MVT::i32, 14, 
/*34574*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34577*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34586*/           /*Scope*/ 47, /*->34634*/
/*34587*/             OPC_MoveChild0,
/*34588*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34591*/             OPC_RecordChild0, // #0 = $src
/*34592*/             OPC_CheckChild1Integer, 15, 
/*34594*/             OPC_MoveParent,
/*34595*/             OPC_CheckChild1Same, 0,
/*34597*/             OPC_CheckType, MVT::v4i16,
/*34599*/             OPC_MoveParent,
/*34600*/             OPC_MoveParent,
/*34601*/             OPC_MoveChild1,
/*34602*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34605*/             OPC_MoveChild0,
/*34606*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34609*/             OPC_CheckChild0Same, 0,
/*34611*/             OPC_CheckChild1Integer, 15, 
/*34613*/             OPC_CheckType, MVT::v4i16,
/*34615*/             OPC_MoveParent,
/*34616*/             OPC_MoveParent,
/*34617*/             OPC_CheckType, MVT::v2i32,
/*34619*/             OPC_EmitInteger, MVT::i32, 14, 
/*34622*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34625*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34634*/           /*Scope*/ 47, /*->34682*/
/*34635*/             OPC_RecordChild0, // #0 = $src
/*34636*/             OPC_MoveChild1,
/*34637*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34640*/             OPC_CheckChild0Same, 0,
/*34642*/             OPC_CheckChild1Integer, 7, 
/*34644*/             OPC_MoveParent,
/*34645*/             OPC_CheckType, MVT::v16i8,
/*34647*/             OPC_MoveParent,
/*34648*/             OPC_MoveParent,
/*34649*/             OPC_MoveChild1,
/*34650*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34653*/             OPC_MoveChild0,
/*34654*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34657*/             OPC_CheckChild0Same, 0,
/*34659*/             OPC_CheckChild1Integer, 7, 
/*34661*/             OPC_CheckType, MVT::v16i8,
/*34663*/             OPC_MoveParent,
/*34664*/             OPC_MoveParent,
/*34665*/             OPC_CheckType, MVT::v4i32,
/*34667*/             OPC_EmitInteger, MVT::i32, 14, 
/*34670*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34673*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34682*/           /*Scope*/ 47, /*->34730*/
/*34683*/             OPC_MoveChild0,
/*34684*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34687*/             OPC_RecordChild0, // #0 = $src
/*34688*/             OPC_CheckChild1Integer, 7, 
/*34690*/             OPC_MoveParent,
/*34691*/             OPC_CheckChild1Same, 0,
/*34693*/             OPC_CheckType, MVT::v16i8,
/*34695*/             OPC_MoveParent,
/*34696*/             OPC_MoveParent,
/*34697*/             OPC_MoveChild1,
/*34698*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34701*/             OPC_MoveChild0,
/*34702*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34705*/             OPC_CheckChild0Same, 0,
/*34707*/             OPC_CheckChild1Integer, 7, 
/*34709*/             OPC_CheckType, MVT::v16i8,
/*34711*/             OPC_MoveParent,
/*34712*/             OPC_MoveParent,
/*34713*/             OPC_CheckType, MVT::v4i32,
/*34715*/             OPC_EmitInteger, MVT::i32, 14, 
/*34718*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34721*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34730*/           /*Scope*/ 47, /*->34778*/
/*34731*/             OPC_RecordChild0, // #0 = $src
/*34732*/             OPC_MoveChild1,
/*34733*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34736*/             OPC_CheckChild0Same, 0,
/*34738*/             OPC_CheckChild1Integer, 15, 
/*34740*/             OPC_MoveParent,
/*34741*/             OPC_CheckType, MVT::v8i16,
/*34743*/             OPC_MoveParent,
/*34744*/             OPC_MoveParent,
/*34745*/             OPC_MoveChild1,
/*34746*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34749*/             OPC_MoveChild0,
/*34750*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34753*/             OPC_CheckChild0Same, 0,
/*34755*/             OPC_CheckChild1Integer, 15, 
/*34757*/             OPC_CheckType, MVT::v8i16,
/*34759*/             OPC_MoveParent,
/*34760*/             OPC_MoveParent,
/*34761*/             OPC_CheckType, MVT::v4i32,
/*34763*/             OPC_EmitInteger, MVT::i32, 14, 
/*34766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34769*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34778*/           /*Scope*/ 47, /*->34826*/
/*34779*/             OPC_MoveChild0,
/*34780*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34783*/             OPC_RecordChild0, // #0 = $src
/*34784*/             OPC_CheckChild1Integer, 15, 
/*34786*/             OPC_MoveParent,
/*34787*/             OPC_CheckChild1Same, 0,
/*34789*/             OPC_CheckType, MVT::v8i16,
/*34791*/             OPC_MoveParent,
/*34792*/             OPC_MoveParent,
/*34793*/             OPC_MoveChild1,
/*34794*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34797*/             OPC_MoveChild0,
/*34798*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34801*/             OPC_CheckChild0Same, 0,
/*34803*/             OPC_CheckChild1Integer, 15, 
/*34805*/             OPC_CheckType, MVT::v8i16,
/*34807*/             OPC_MoveParent,
/*34808*/             OPC_MoveParent,
/*34809*/             OPC_CheckType, MVT::v4i32,
/*34811*/             OPC_EmitInteger, MVT::i32, 14, 
/*34814*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34817*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34826*/           0, /*End of Scope*/
/*34827*/         0, // EndSwitchOpcode
/*34828*/       /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ARMISD::VSHRs),// ->35102
/*34832*/         OPC_Scope, 29|128,1/*157*/, /*->34992*/ // 2 children in Scope
/*34835*/           OPC_MoveChild0,
/*34836*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34839*/           OPC_MoveChild0,
/*34840*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34843*/           OPC_RecordChild0, // #0 = $opA
/*34844*/           OPC_CheckChild0Type, MVT::v4i16,
/*34846*/           OPC_MoveParent,
/*34847*/           OPC_MoveChild1,
/*34848*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34851*/           OPC_RecordChild0, // #1 = $opB
/*34852*/           OPC_CheckChild0Type, MVT::v4i16,
/*34854*/           OPC_MoveParent,
/*34855*/           OPC_MoveParent,
/*34856*/           OPC_CheckChild1Integer, 31, 
/*34858*/           OPC_MoveParent,
/*34859*/           OPC_MoveChild1,
/*34860*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34863*/           OPC_MoveChild0,
/*34864*/           OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SUB),// ->34928
/*34868*/             OPC_MoveChild0,
/*34869*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34872*/             OPC_CheckChild0Same, 0,
/*34874*/             OPC_MoveParent,
/*34875*/             OPC_MoveChild1,
/*34876*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34879*/             OPC_CheckChild0Same, 1,
/*34881*/             OPC_MoveParent,
/*34882*/             OPC_MoveParent,
/*34883*/             OPC_MoveChild1,
/*34884*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34887*/             OPC_MoveChild0,
/*34888*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34891*/             OPC_MoveChild0,
/*34892*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34895*/             OPC_CheckChild0Same, 0,
/*34897*/             OPC_MoveParent,
/*34898*/             OPC_MoveChild1,
/*34899*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34902*/             OPC_CheckChild0Same, 1,
/*34904*/             OPC_MoveParent,
/*34905*/             OPC_MoveParent,
/*34906*/             OPC_CheckChild1Integer, 31, 
/*34908*/             OPC_MoveParent,
/*34909*/             OPC_MoveParent,
/*34910*/             OPC_CheckType, MVT::v4i32,
/*34912*/             OPC_EmitInteger, MVT::i32, 14, 
/*34915*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34918*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*34928*/           /*SwitchOpcode*/ 60, TARGET_VAL(ARMISD::VSHRs),// ->34991
/*34931*/             OPC_MoveChild0,
/*34932*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34935*/             OPC_MoveChild0,
/*34936*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34939*/             OPC_CheckChild0Same, 0,
/*34941*/             OPC_MoveParent,
/*34942*/             OPC_MoveChild1,
/*34943*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34946*/             OPC_CheckChild0Same, 1,
/*34948*/             OPC_MoveParent,
/*34949*/             OPC_MoveParent,
/*34950*/             OPC_CheckChild1Integer, 31, 
/*34952*/             OPC_MoveParent,
/*34953*/             OPC_MoveChild1,
/*34954*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34957*/             OPC_MoveChild0,
/*34958*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34961*/             OPC_CheckChild0Same, 0,
/*34963*/             OPC_MoveParent,
/*34964*/             OPC_MoveChild1,
/*34965*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34968*/             OPC_CheckChild0Same, 1,
/*34970*/             OPC_MoveParent,
/*34971*/             OPC_MoveParent,
/*34972*/             OPC_MoveParent,
/*34973*/             OPC_CheckType, MVT::v4i32,
/*34975*/             OPC_EmitInteger, MVT::i32, 14, 
/*34978*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34981*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*34991*/           0, // EndSwitchOpcode
/*34992*/         /*Scope*/ 108, /*->35101*/
/*34993*/           OPC_RecordChild0, // #0 = $src
/*34994*/           OPC_CheckChild1Integer, 31, 
/*34996*/           OPC_MoveParent,
/*34997*/           OPC_MoveChild1,
/*34998*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35001*/           OPC_Scope, 48, /*->35051*/ // 2 children in Scope
/*35003*/             OPC_CheckChild0Same, 0,
/*35005*/             OPC_MoveChild1,
/*35006*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35009*/             OPC_CheckChild0Same, 0,
/*35011*/             OPC_CheckChild1Integer, 31, 
/*35013*/             OPC_MoveParent,
/*35014*/             OPC_MoveParent,
/*35015*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35033
/*35018*/               OPC_EmitInteger, MVT::i32, 14, 
/*35021*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35024*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35033*/             /*SwitchType*/ 15, MVT::v4i32,// ->35050
/*35035*/               OPC_EmitInteger, MVT::i32, 14, 
/*35038*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35041*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35050*/             0, // EndSwitchType
/*35051*/           /*Scope*/ 48, /*->35100*/
/*35052*/             OPC_MoveChild0,
/*35053*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35056*/             OPC_CheckChild0Same, 0,
/*35058*/             OPC_CheckChild1Integer, 31, 
/*35060*/             OPC_MoveParent,
/*35061*/             OPC_CheckChild1Same, 0,
/*35063*/             OPC_MoveParent,
/*35064*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35082
/*35067*/               OPC_EmitInteger, MVT::i32, 14, 
/*35070*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35073*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35082*/             /*SwitchType*/ 15, MVT::v4i32,// ->35099
/*35084*/               OPC_EmitInteger, MVT::i32, 14, 
/*35087*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35090*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35099*/             0, // EndSwitchType
/*35100*/           0, /*End of Scope*/
/*35101*/         0, /*End of Scope*/
/*35102*/       /*SwitchOpcode*/ 85|128,2/*341*/, TARGET_VAL(ISD::ADD),// ->35447
/*35106*/         OPC_Scope, 57|128,1/*185*/, /*->35294*/ // 5 children in Scope
/*35109*/           OPC_MoveChild0,
/*35110*/           OPC_SwitchOpcode /*2 cases */, 88, TARGET_VAL(ISD::SUB),// ->35202
/*35114*/             OPC_MoveChild0,
/*35115*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35118*/             OPC_RecordChild0, // #0 = $opA
/*35119*/             OPC_CheckChild0Type, MVT::v4i16,
/*35121*/             OPC_MoveParent,
/*35122*/             OPC_MoveChild1,
/*35123*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35126*/             OPC_RecordChild0, // #1 = $opB
/*35127*/             OPC_CheckChild0Type, MVT::v4i16,
/*35129*/             OPC_MoveParent,
/*35130*/             OPC_MoveParent,
/*35131*/             OPC_MoveChild1,
/*35132*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35135*/             OPC_MoveChild0,
/*35136*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35139*/             OPC_MoveChild0,
/*35140*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35143*/             OPC_CheckChild0Same, 0,
/*35145*/             OPC_MoveParent,
/*35146*/             OPC_MoveChild1,
/*35147*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35150*/             OPC_CheckChild0Same, 1,
/*35152*/             OPC_MoveParent,
/*35153*/             OPC_MoveParent,
/*35154*/             OPC_CheckChild1Integer, 31, 
/*35156*/             OPC_MoveParent,
/*35157*/             OPC_MoveParent,
/*35158*/             OPC_MoveChild1,
/*35159*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35162*/             OPC_MoveChild0,
/*35163*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35166*/             OPC_MoveChild0,
/*35167*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35170*/             OPC_CheckChild0Same, 0,
/*35172*/             OPC_MoveParent,
/*35173*/             OPC_MoveChild1,
/*35174*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35177*/             OPC_CheckChild0Same, 1,
/*35179*/             OPC_MoveParent,
/*35180*/             OPC_MoveParent,
/*35181*/             OPC_CheckChild1Integer, 31, 
/*35183*/             OPC_MoveParent,
/*35184*/             OPC_CheckType, MVT::v4i32,
/*35186*/             OPC_EmitInteger, MVT::i32, 14, 
/*35189*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35192*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35202*/           /*SwitchOpcode*/ 88, TARGET_VAL(ARMISD::VSHRs),// ->35293
/*35205*/             OPC_MoveChild0,
/*35206*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35209*/             OPC_MoveChild0,
/*35210*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35213*/             OPC_RecordChild0, // #0 = $opA
/*35214*/             OPC_CheckChild0Type, MVT::v4i16,
/*35216*/             OPC_MoveParent,
/*35217*/             OPC_MoveChild1,
/*35218*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35221*/             OPC_RecordChild0, // #1 = $opB
/*35222*/             OPC_CheckChild0Type, MVT::v4i16,
/*35224*/             OPC_MoveParent,
/*35225*/             OPC_MoveParent,
/*35226*/             OPC_CheckChild1Integer, 31, 
/*35228*/             OPC_MoveParent,
/*35229*/             OPC_MoveChild1,
/*35230*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35233*/             OPC_MoveChild0,
/*35234*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35237*/             OPC_CheckChild0Same, 0,
/*35239*/             OPC_MoveParent,
/*35240*/             OPC_MoveChild1,
/*35241*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35244*/             OPC_CheckChild0Same, 1,
/*35246*/             OPC_MoveParent,
/*35247*/             OPC_MoveParent,
/*35248*/             OPC_MoveParent,
/*35249*/             OPC_MoveChild1,
/*35250*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35253*/             OPC_MoveChild0,
/*35254*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35257*/             OPC_MoveChild0,
/*35258*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35261*/             OPC_CheckChild0Same, 0,
/*35263*/             OPC_MoveParent,
/*35264*/             OPC_MoveChild1,
/*35265*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35268*/             OPC_CheckChild0Same, 1,
/*35270*/             OPC_MoveParent,
/*35271*/             OPC_MoveParent,
/*35272*/             OPC_CheckChild1Integer, 31, 
/*35274*/             OPC_MoveParent,
/*35275*/             OPC_CheckType, MVT::v4i32,
/*35277*/             OPC_EmitInteger, MVT::i32, 14, 
/*35280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35283*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB))), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35293*/           0, // EndSwitchOpcode
/*35294*/         /*Scope*/ 37, /*->35332*/
/*35295*/           OPC_RecordChild0, // #0 = $src
/*35296*/           OPC_MoveChild1,
/*35297*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35300*/           OPC_CheckChild0Same, 0,
/*35302*/           OPC_CheckChild1Integer, 31, 
/*35304*/           OPC_MoveParent,
/*35305*/           OPC_MoveParent,
/*35306*/           OPC_MoveChild1,
/*35307*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35310*/           OPC_CheckChild0Same, 0,
/*35312*/           OPC_CheckChild1Integer, 31, 
/*35314*/           OPC_MoveParent,
/*35315*/           OPC_CheckType, MVT::v2i32,
/*35317*/           OPC_EmitInteger, MVT::i32, 14, 
/*35320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35323*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35332*/         /*Scope*/ 37, /*->35370*/
/*35333*/           OPC_MoveChild0,
/*35334*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35337*/           OPC_RecordChild0, // #0 = $src
/*35338*/           OPC_CheckChild1Integer, 31, 
/*35340*/           OPC_MoveParent,
/*35341*/           OPC_CheckChild1Same, 0,
/*35343*/           OPC_MoveParent,
/*35344*/           OPC_MoveChild1,
/*35345*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35348*/           OPC_CheckChild0Same, 0,
/*35350*/           OPC_CheckChild1Integer, 31, 
/*35352*/           OPC_MoveParent,
/*35353*/           OPC_CheckType, MVT::v2i32,
/*35355*/           OPC_EmitInteger, MVT::i32, 14, 
/*35358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35361*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35370*/         /*Scope*/ 37, /*->35408*/
/*35371*/           OPC_RecordChild0, // #0 = $src
/*35372*/           OPC_MoveChild1,
/*35373*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35376*/           OPC_CheckChild0Same, 0,
/*35378*/           OPC_CheckChild1Integer, 31, 
/*35380*/           OPC_MoveParent,
/*35381*/           OPC_MoveParent,
/*35382*/           OPC_MoveChild1,
/*35383*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35386*/           OPC_CheckChild0Same, 0,
/*35388*/           OPC_CheckChild1Integer, 31, 
/*35390*/           OPC_MoveParent,
/*35391*/           OPC_CheckType, MVT::v4i32,
/*35393*/           OPC_EmitInteger, MVT::i32, 14, 
/*35396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35399*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35408*/         /*Scope*/ 37, /*->35446*/
/*35409*/           OPC_MoveChild0,
/*35410*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35413*/           OPC_RecordChild0, // #0 = $src
/*35414*/           OPC_CheckChild1Integer, 31, 
/*35416*/           OPC_MoveParent,
/*35417*/           OPC_CheckChild1Same, 0,
/*35419*/           OPC_MoveParent,
/*35420*/           OPC_MoveChild1,
/*35421*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35424*/           OPC_CheckChild0Same, 0,
/*35426*/           OPC_CheckChild1Integer, 31, 
/*35428*/           OPC_MoveParent,
/*35429*/           OPC_CheckType, MVT::v4i32,
/*35431*/           OPC_EmitInteger, MVT::i32, 14, 
/*35434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35437*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35446*/         0, /*End of Scope*/
/*35447*/       0, // EndSwitchOpcode
/*35448*/     /*Scope*/ 102, /*->35551*/
/*35449*/       OPC_RecordChild0, // #0 = $Vm
/*35450*/       OPC_MoveChild1,
/*35451*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35454*/       OPC_MoveChild0,
/*35455*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35458*/       OPC_MoveChild0,
/*35459*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35462*/       OPC_MoveParent,
/*35463*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*35465*/       OPC_SwitchType /*2 cases */, 40, MVT::v8i8,// ->35508
/*35468*/         OPC_MoveParent,
/*35469*/         OPC_MoveParent,
/*35470*/         OPC_CheckType, MVT::v2i32,
/*35472*/         OPC_Scope, 17, /*->35491*/ // 2 children in Scope
/*35474*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35476*/           OPC_EmitInteger, MVT::i32, 14, 
/*35479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35482*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35491*/         /*Scope*/ 15, /*->35507*/
/*35492*/           OPC_EmitInteger, MVT::i32, 14, 
/*35495*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35498*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35507*/         0, /*End of Scope*/
/*35508*/       /*SwitchType*/ 40, MVT::v16i8,// ->35550
/*35510*/         OPC_MoveParent,
/*35511*/         OPC_MoveParent,
/*35512*/         OPC_CheckType, MVT::v4i32,
/*35514*/         OPC_Scope, 17, /*->35533*/ // 2 children in Scope
/*35516*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35518*/           OPC_EmitInteger, MVT::i32, 14, 
/*35521*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35524*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35533*/         /*Scope*/ 15, /*->35549*/
/*35534*/           OPC_EmitInteger, MVT::i32, 14, 
/*35537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35540*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35549*/         0, /*End of Scope*/
/*35550*/       0, // EndSwitchType
/*35551*/     /*Scope*/ 103, /*->35655*/
/*35552*/       OPC_MoveChild0,
/*35553*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35556*/       OPC_MoveChild0,
/*35557*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35560*/       OPC_MoveChild0,
/*35561*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35564*/       OPC_MoveParent,
/*35565*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*35567*/       OPC_SwitchType /*2 cases */, 41, MVT::v8i8,// ->35611
/*35570*/         OPC_MoveParent,
/*35571*/         OPC_MoveParent,
/*35572*/         OPC_RecordChild1, // #0 = $Vm
/*35573*/         OPC_CheckType, MVT::v2i32,
/*35575*/         OPC_Scope, 17, /*->35594*/ // 2 children in Scope
/*35577*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35579*/           OPC_EmitInteger, MVT::i32, 14, 
/*35582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35585*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35594*/         /*Scope*/ 15, /*->35610*/
/*35595*/           OPC_EmitInteger, MVT::i32, 14, 
/*35598*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35601*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35610*/         0, /*End of Scope*/
/*35611*/       /*SwitchType*/ 41, MVT::v16i8,// ->35654
/*35613*/         OPC_MoveParent,
/*35614*/         OPC_MoveParent,
/*35615*/         OPC_RecordChild1, // #0 = $Vm
/*35616*/         OPC_CheckType, MVT::v4i32,
/*35618*/         OPC_Scope, 17, /*->35637*/ // 2 children in Scope
/*35620*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35622*/           OPC_EmitInteger, MVT::i32, 14, 
/*35625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35637*/         /*Scope*/ 15, /*->35653*/
/*35638*/           OPC_EmitInteger, MVT::i32, 14, 
/*35641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35644*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35653*/         0, /*End of Scope*/
/*35654*/       0, // EndSwitchType
/*35655*/     /*Scope*/ 44, /*->35700*/
/*35656*/       OPC_RecordChild0, // #0 = $Vn
/*35657*/       OPC_RecordChild1, // #1 = $Vm
/*35658*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->35679
/*35661*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35663*/         OPC_EmitInteger, MVT::i32, 14, 
/*35666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35669*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35679*/       /*SwitchType*/ 18, MVT::v4i32,// ->35699
/*35681*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35683*/         OPC_EmitInteger, MVT::i32, 14, 
/*35686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35689*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*35699*/       0, // EndSwitchType
/*35700*/     0, /*End of Scope*/
/*35701*/   /*SwitchOpcode*/ 92|128,8/*1116*/, TARGET_VAL(ISD::MUL),// ->36821
/*35705*/     OPC_Scope, 46|128,1/*174*/, /*->35882*/ // 10 children in Scope
/*35708*/       OPC_MoveChild0,
/*35709*/       OPC_SwitchOpcode /*2 cases */, 109, TARGET_VAL(ISD::SRA),// ->35822
/*35713*/         OPC_RecordChild0, // #0 = $Rn
/*35714*/         OPC_CheckChild1Integer, 16, 
/*35716*/         OPC_CheckChild1Type, MVT::i32,
/*35718*/         OPC_MoveParent,
/*35719*/         OPC_MoveChild1,
/*35720*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->35772
/*35724*/           OPC_RecordChild0, // #1 = $Rm
/*35725*/           OPC_CheckChild1Integer, 16, 
/*35727*/           OPC_CheckChild1Type, MVT::i32,
/*35729*/           OPC_MoveParent,
/*35730*/           OPC_CheckType, MVT::i32,
/*35732*/           OPC_Scope, 18, /*->35752*/ // 2 children in Scope
/*35734*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35736*/             OPC_EmitInteger, MVT::i32, 14, 
/*35739*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35742*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35752*/           /*Scope*/ 18, /*->35771*/
/*35753*/             OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35755*/             OPC_EmitInteger, MVT::i32, 14, 
/*35758*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35761*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35771*/           0, /*End of Scope*/
/*35772*/         /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->35821
/*35775*/           OPC_RecordChild0, // #1 = $Rm
/*35776*/           OPC_MoveChild1,
/*35777*/           OPC_CheckValueType, MVT::i16,
/*35779*/           OPC_MoveParent,
/*35780*/           OPC_MoveParent,
/*35781*/           OPC_Scope, 18, /*->35801*/ // 2 children in Scope
/*35783*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35785*/             OPC_EmitInteger, MVT::i32, 14, 
/*35788*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35791*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35801*/           /*Scope*/ 18, /*->35820*/
/*35802*/             OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35804*/             OPC_EmitInteger, MVT::i32, 14, 
/*35807*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35810*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35820*/           0, /*End of Scope*/
/*35821*/         0, // EndSwitchOpcode
/*35822*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->35881
/*35825*/         OPC_RecordChild0, // #0 = $Rn
/*35826*/         OPC_MoveChild1,
/*35827*/         OPC_CheckValueType, MVT::i16,
/*35829*/         OPC_MoveParent,
/*35830*/         OPC_MoveParent,
/*35831*/         OPC_MoveChild1,
/*35832*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35835*/         OPC_RecordChild0, // #1 = $Rm
/*35836*/         OPC_CheckChild1Integer, 16, 
/*35838*/         OPC_CheckChild1Type, MVT::i32,
/*35840*/         OPC_MoveParent,
/*35841*/         OPC_Scope, 18, /*->35861*/ // 2 children in Scope
/*35843*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35845*/           OPC_EmitInteger, MVT::i32, 14, 
/*35848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35851*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35861*/         /*Scope*/ 18, /*->35880*/
/*35862*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35864*/           OPC_EmitInteger, MVT::i32, 14, 
/*35867*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35870*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35880*/         0, /*End of Scope*/
/*35881*/       0, // EndSwitchOpcode
/*35882*/     /*Scope*/ 35, /*->35918*/
/*35883*/       OPC_RecordChild0, // #0 = $a
/*35884*/       OPC_MoveChild0,
/*35885*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35887*/       OPC_MoveParent,
/*35888*/       OPC_MoveChild1,
/*35889*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35892*/       OPC_RecordChild0, // #1 = $b
/*35893*/       OPC_CheckChild1Integer, 16, 
/*35895*/       OPC_CheckChild1Type, MVT::i32,
/*35897*/       OPC_MoveParent,
/*35898*/       OPC_CheckType, MVT::i32,
/*35900*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35902*/       OPC_EmitInteger, MVT::i32, 14, 
/*35905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35908*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*35918*/     /*Scope*/ 35, /*->35954*/
/*35919*/       OPC_MoveChild0,
/*35920*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35923*/       OPC_RecordChild0, // #0 = $a
/*35924*/       OPC_CheckChild1Integer, 16, 
/*35926*/       OPC_CheckChild1Type, MVT::i32,
/*35928*/       OPC_MoveParent,
/*35929*/       OPC_RecordChild1, // #1 = $b
/*35930*/       OPC_MoveChild1,
/*35931*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35933*/       OPC_MoveParent,
/*35934*/       OPC_CheckType, MVT::i32,
/*35936*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35938*/       OPC_EmitInteger, MVT::i32, 14, 
/*35941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35944*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*35954*/     /*Scope*/ 35, /*->35990*/
/*35955*/       OPC_RecordChild0, // #0 = $Rn
/*35956*/       OPC_MoveChild0,
/*35957*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35959*/       OPC_MoveParent,
/*35960*/       OPC_MoveChild1,
/*35961*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35964*/       OPC_RecordChild0, // #1 = $Rm
/*35965*/       OPC_CheckChild1Integer, 16, 
/*35967*/       OPC_CheckChild1Type, MVT::i32,
/*35969*/       OPC_MoveParent,
/*35970*/       OPC_CheckType, MVT::i32,
/*35972*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35974*/       OPC_EmitInteger, MVT::i32, 14, 
/*35977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35980*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 12
                // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35990*/     /*Scope*/ 96, /*->36087*/
/*35991*/       OPC_MoveChild0,
/*35992*/       OPC_SwitchOpcode /*2 cases */, 31, TARGET_VAL(ISD::SRA),// ->36027
/*35996*/         OPC_RecordChild0, // #0 = $Rn
/*35997*/         OPC_CheckChild1Integer, 16, 
/*35999*/         OPC_CheckChild1Type, MVT::i32,
/*36001*/         OPC_MoveParent,
/*36002*/         OPC_RecordChild1, // #1 = $Rm
/*36003*/         OPC_MoveChild1,
/*36004*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36006*/         OPC_MoveParent,
/*36007*/         OPC_CheckType, MVT::i32,
/*36009*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36011*/         OPC_EmitInteger, MVT::i32, 14, 
/*36014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36017*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm) - Complexity = 12
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36027*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->36086
/*36030*/         OPC_RecordChild0, // #0 = $Rn
/*36031*/         OPC_MoveChild1,
/*36032*/         OPC_CheckValueType, MVT::i16,
/*36034*/         OPC_MoveParent,
/*36035*/         OPC_MoveParent,
/*36036*/         OPC_MoveChild1,
/*36037*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*36040*/         OPC_RecordChild0, // #1 = $Rm
/*36041*/         OPC_MoveChild1,
/*36042*/         OPC_CheckValueType, MVT::i16,
/*36044*/         OPC_MoveParent,
/*36045*/         OPC_MoveParent,
/*36046*/         OPC_Scope, 18, /*->36066*/ // 2 children in Scope
/*36048*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*36050*/           OPC_EmitInteger, MVT::i32, 14, 
/*36053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36056*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36066*/         /*Scope*/ 18, /*->36085*/
/*36067*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36069*/           OPC_EmitInteger, MVT::i32, 14, 
/*36072*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36075*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36085*/         0, /*End of Scope*/
/*36086*/       0, // EndSwitchOpcode
/*36087*/     /*Scope*/ 17|128,2/*273*/, /*->36362*/
/*36089*/       OPC_RecordChild0, // #0 = $a
/*36090*/       OPC_Scope, 51, /*->36143*/ // 3 children in Scope
/*36092*/         OPC_MoveChild0,
/*36093*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36095*/         OPC_MoveParent,
/*36096*/         OPC_RecordChild1, // #1 = $b
/*36097*/         OPC_MoveChild1,
/*36098*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36100*/         OPC_MoveParent,
/*36101*/         OPC_CheckType, MVT::i32,
/*36103*/         OPC_Scope, 18, /*->36123*/ // 2 children in Scope
/*36105*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*36107*/           OPC_EmitInteger, MVT::i32, 14, 
/*36110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36113*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*36123*/         /*Scope*/ 18, /*->36142*/
/*36124*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36126*/           OPC_EmitInteger, MVT::i32, 14, 
/*36129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36132*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rm, GPR:i32<<P:Predicate_sext_16_node>>:$Rn) - Complexity = 5
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*36142*/         0, /*End of Scope*/
/*36143*/       /*Scope*/ 93, /*->36237*/
/*36144*/         OPC_RecordChild1, // #1 = $Rm
/*36145*/         OPC_CheckType, MVT::i32,
/*36147*/         OPC_Scope, 22, /*->36171*/ // 4 children in Scope
/*36149*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*36151*/           OPC_EmitInteger, MVT::i32, 14, 
/*36154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36160*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MUL), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*36171*/         /*Scope*/ 22, /*->36194*/
/*36172*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*36174*/           OPC_EmitInteger, MVT::i32, 14, 
/*36177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36183*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MULv5), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*36194*/         /*Scope*/ 22, /*->36217*/
/*36195*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36197*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36200*/           OPC_EmitInteger, MVT::i32, 14, 
/*36203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36206*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMUL), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36217*/         /*Scope*/ 18, /*->36236*/
/*36218*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36220*/           OPC_EmitInteger, MVT::i32, 14, 
/*36223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36226*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MUL), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36236*/         0, /*End of Scope*/
/*36237*/       /*Scope*/ 123, /*->36361*/
/*36238*/         OPC_MoveChild1,
/*36239*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36242*/         OPC_RecordChild0, // #1 = $Vm
/*36243*/         OPC_Scope, 57, /*->36302*/ // 2 children in Scope
/*36245*/           OPC_CheckChild0Type, MVT::v4i16,
/*36247*/           OPC_RecordChild1, // #2 = $lane
/*36248*/           OPC_MoveChild1,
/*36249*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36252*/           OPC_MoveParent,
/*36253*/           OPC_MoveParent,
/*36254*/           OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->36278
/*36257*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36259*/             OPC_EmitConvertToTarget, 2,
/*36261*/             OPC_EmitInteger, MVT::i32, 14, 
/*36264*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36267*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36278*/           /*SwitchType*/ 21, MVT::v8i16,// ->36301
/*36280*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36282*/             OPC_EmitConvertToTarget, 2,
/*36284*/             OPC_EmitInteger, MVT::i32, 14, 
/*36287*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36290*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36301*/           0, // EndSwitchType
/*36302*/         /*Scope*/ 57, /*->36360*/
/*36303*/           OPC_CheckChild0Type, MVT::v2i32,
/*36305*/           OPC_RecordChild1, // #2 = $lane
/*36306*/           OPC_MoveChild1,
/*36307*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36310*/           OPC_MoveParent,
/*36311*/           OPC_MoveParent,
/*36312*/           OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->36336
/*36315*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36317*/             OPC_EmitConvertToTarget, 2,
/*36319*/             OPC_EmitInteger, MVT::i32, 14, 
/*36322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36325*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36336*/           /*SwitchType*/ 21, MVT::v4i32,// ->36359
/*36338*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36340*/             OPC_EmitConvertToTarget, 2,
/*36342*/             OPC_EmitInteger, MVT::i32, 14, 
/*36345*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36348*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36359*/           0, // EndSwitchType
/*36360*/         0, /*End of Scope*/
/*36361*/       0, /*End of Scope*/
/*36362*/     /*Scope*/ 125, /*->36488*/
/*36363*/       OPC_MoveChild0,
/*36364*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36367*/       OPC_RecordChild0, // #0 = $Vm
/*36368*/       OPC_Scope, 58, /*->36428*/ // 2 children in Scope
/*36370*/         OPC_CheckChild0Type, MVT::v4i16,
/*36372*/         OPC_RecordChild1, // #1 = $lane
/*36373*/         OPC_MoveChild1,
/*36374*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36377*/         OPC_MoveParent,
/*36378*/         OPC_MoveParent,
/*36379*/         OPC_RecordChild1, // #2 = $Vn
/*36380*/         OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->36404
/*36383*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36385*/           OPC_EmitConvertToTarget, 1,
/*36387*/           OPC_EmitInteger, MVT::i32, 14, 
/*36390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36393*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36404*/         /*SwitchType*/ 21, MVT::v8i16,// ->36427
/*36406*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36408*/           OPC_EmitConvertToTarget, 1,
/*36410*/           OPC_EmitInteger, MVT::i32, 14, 
/*36413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36416*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36427*/         0, // EndSwitchType
/*36428*/       /*Scope*/ 58, /*->36487*/
/*36429*/         OPC_CheckChild0Type, MVT::v2i32,
/*36431*/         OPC_RecordChild1, // #1 = $lane
/*36432*/         OPC_MoveChild1,
/*36433*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36436*/         OPC_MoveParent,
/*36437*/         OPC_MoveParent,
/*36438*/         OPC_RecordChild1, // #2 = $Vn
/*36439*/         OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->36463
/*36442*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36444*/           OPC_EmitConvertToTarget, 1,
/*36446*/           OPC_EmitInteger, MVT::i32, 14, 
/*36449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36452*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36463*/         /*SwitchType*/ 21, MVT::v4i32,// ->36486
/*36465*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36467*/           OPC_EmitConvertToTarget, 1,
/*36469*/           OPC_EmitInteger, MVT::i32, 14, 
/*36472*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36475*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36486*/         0, // EndSwitchType
/*36487*/       0, /*End of Scope*/
/*36488*/     /*Scope*/ 102, /*->36591*/
/*36489*/       OPC_RecordChild0, // #0 = $src1
/*36490*/       OPC_MoveChild1,
/*36491*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36494*/       OPC_RecordChild0, // #1 = $src2
/*36495*/       OPC_Scope, 46, /*->36543*/ // 2 children in Scope
/*36497*/         OPC_CheckChild0Type, MVT::v8i16,
/*36499*/         OPC_RecordChild1, // #2 = $lane
/*36500*/         OPC_MoveChild1,
/*36501*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36504*/         OPC_MoveParent,
/*36505*/         OPC_MoveParent,
/*36506*/         OPC_CheckType, MVT::v8i16,
/*36508*/         OPC_EmitConvertToTarget, 2,
/*36510*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*36513*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*36521*/         OPC_EmitConvertToTarget, 2,
/*36523*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*36526*/         OPC_EmitInteger, MVT::i32, 14, 
/*36529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36532*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36543*/       /*Scope*/ 46, /*->36590*/
/*36544*/         OPC_CheckChild0Type, MVT::v4i32,
/*36546*/         OPC_RecordChild1, // #2 = $lane
/*36547*/         OPC_MoveChild1,
/*36548*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36551*/         OPC_MoveParent,
/*36552*/         OPC_MoveParent,
/*36553*/         OPC_CheckType, MVT::v4i32,
/*36555*/         OPC_EmitConvertToTarget, 2,
/*36557*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*36560*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*36568*/         OPC_EmitConvertToTarget, 2,
/*36570*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*36573*/         OPC_EmitInteger, MVT::i32, 14, 
/*36576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36579*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36590*/       0, /*End of Scope*/
/*36591*/     /*Scope*/ 103, /*->36695*/
/*36592*/       OPC_MoveChild0,
/*36593*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36596*/       OPC_RecordChild0, // #0 = $src2
/*36597*/       OPC_Scope, 47, /*->36646*/ // 2 children in Scope
/*36599*/         OPC_CheckChild0Type, MVT::v8i16,
/*36601*/         OPC_RecordChild1, // #1 = $lane
/*36602*/         OPC_MoveChild1,
/*36603*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36606*/         OPC_MoveParent,
/*36607*/         OPC_MoveParent,
/*36608*/         OPC_RecordChild1, // #2 = $src1
/*36609*/         OPC_CheckType, MVT::v8i16,
/*36611*/         OPC_EmitConvertToTarget, 1,
/*36613*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*36616*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*36624*/         OPC_EmitConvertToTarget, 1,
/*36626*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*36629*/         OPC_EmitInteger, MVT::i32, 14, 
/*36632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36635*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36646*/       /*Scope*/ 47, /*->36694*/
/*36647*/         OPC_CheckChild0Type, MVT::v4i32,
/*36649*/         OPC_RecordChild1, // #1 = $lane
/*36650*/         OPC_MoveChild1,
/*36651*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36654*/         OPC_MoveParent,
/*36655*/         OPC_MoveParent,
/*36656*/         OPC_RecordChild1, // #2 = $src1
/*36657*/         OPC_CheckType, MVT::v4i32,
/*36659*/         OPC_EmitConvertToTarget, 1,
/*36661*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*36664*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*36672*/         OPC_EmitConvertToTarget, 1,
/*36674*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*36677*/         OPC_EmitInteger, MVT::i32, 14, 
/*36680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36683*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36694*/       0, /*End of Scope*/
/*36695*/     /*Scope*/ 124, /*->36820*/
/*36696*/       OPC_RecordChild0, // #0 = $Vn
/*36697*/       OPC_RecordChild1, // #1 = $Vm
/*36698*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->36719
/*36701*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36703*/         OPC_EmitInteger, MVT::i32, 14, 
/*36706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36709*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*36719*/       /*SwitchType*/ 18, MVT::v4i16,// ->36739
/*36721*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36723*/         OPC_EmitInteger, MVT::i32, 14, 
/*36726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36729*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36739*/       /*SwitchType*/ 18, MVT::v2i32,// ->36759
/*36741*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36743*/         OPC_EmitInteger, MVT::i32, 14, 
/*36746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36749*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36759*/       /*SwitchType*/ 18, MVT::v16i8,// ->36779
/*36761*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36763*/         OPC_EmitInteger, MVT::i32, 14, 
/*36766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36769*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*36779*/       /*SwitchType*/ 18, MVT::v8i16,// ->36799
/*36781*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36783*/         OPC_EmitInteger, MVT::i32, 14, 
/*36786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36789*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*36799*/       /*SwitchType*/ 18, MVT::v4i32,// ->36819
/*36801*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36803*/         OPC_EmitInteger, MVT::i32, 14, 
/*36806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36809*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36819*/       0, // EndSwitchType
/*36820*/     0, /*End of Scope*/
/*36821*/   /*SwitchOpcode*/ 25|128,5/*665*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->37490
/*36825*/     OPC_RecordMemRef,
/*36826*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36827*/     OPC_RecordChild1, // #1 = $addr
/*36828*/     OPC_CheckChild1Type, MVT::i32,
/*36830*/     OPC_CheckType, MVT::i32,
/*36832*/     OPC_Scope, 25, /*->36859*/ // 20 children in Scope
/*36834*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36836*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36838*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36840*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36843*/       OPC_EmitMergeInputChains1_0,
/*36844*/       OPC_EmitInteger, MVT::i32, 14, 
/*36847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36850*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36859*/     /*Scope*/ 25, /*->36885*/
/*36860*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36862*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36864*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36866*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36869*/       OPC_EmitMergeInputChains1_0,
/*36870*/       OPC_EmitInteger, MVT::i32, 14, 
/*36873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36876*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36885*/     /*Scope*/ 25, /*->36911*/
/*36886*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36888*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36890*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36892*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36895*/       OPC_EmitMergeInputChains1_0,
/*36896*/       OPC_EmitInteger, MVT::i32, 14, 
/*36899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36902*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36911*/     /*Scope*/ 25, /*->36937*/
/*36912*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36914*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36916*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36918*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36921*/       OPC_EmitMergeInputChains1_0,
/*36922*/       OPC_EmitInteger, MVT::i32, 14, 
/*36925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36928*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*36937*/     /*Scope*/ 25, /*->36963*/
/*36938*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36940*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36942*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36944*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36947*/       OPC_EmitMergeInputChains1_0,
/*36948*/       OPC_EmitInteger, MVT::i32, 14, 
/*36951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36954*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*36963*/     /*Scope*/ 25, /*->36989*/
/*36964*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36966*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36968*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36970*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36973*/       OPC_EmitMergeInputChains1_0,
/*36974*/       OPC_EmitInteger, MVT::i32, 14, 
/*36977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36980*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*36989*/     /*Scope*/ 25, /*->37015*/
/*36990*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36992*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36994*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36997*/       OPC_EmitMergeInputChains1_0,
/*36998*/       OPC_EmitInteger, MVT::i32, 14, 
/*37001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37004*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*37015*/     /*Scope*/ 25, /*->37041*/
/*37016*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37018*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37020*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*37023*/       OPC_EmitMergeInputChains1_0,
/*37024*/       OPC_EmitInteger, MVT::i32, 14, 
/*37027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37030*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*37041*/     /*Scope*/ 25, /*->37067*/
/*37042*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37044*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37046*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37049*/       OPC_EmitMergeInputChains1_0,
/*37050*/       OPC_EmitInteger, MVT::i32, 14, 
/*37053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37056*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*37067*/     /*Scope*/ 25, /*->37093*/
/*37068*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37070*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37072*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37075*/       OPC_EmitMergeInputChains1_0,
/*37076*/       OPC_EmitInteger, MVT::i32, 14, 
/*37079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37082*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*37093*/     /*Scope*/ 25, /*->37119*/
/*37094*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37096*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37098*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37101*/       OPC_EmitMergeInputChains1_0,
/*37102*/       OPC_EmitInteger, MVT::i32, 14, 
/*37105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37108*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*37119*/     /*Scope*/ 25, /*->37145*/
/*37120*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37122*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37124*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37127*/       OPC_EmitMergeInputChains1_0,
/*37128*/       OPC_EmitInteger, MVT::i32, 14, 
/*37131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37134*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*37145*/     /*Scope*/ 24, /*->37170*/
/*37146*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37148*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37150*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37153*/       OPC_EmitMergeInputChains1_0,
/*37154*/       OPC_EmitInteger, MVT::i32, 14, 
/*37157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37160*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*37170*/     /*Scope*/ 24, /*->37195*/
/*37171*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37173*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37175*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37178*/       OPC_EmitMergeInputChains1_0,
/*37179*/       OPC_EmitInteger, MVT::i32, 14, 
/*37182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37185*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*37195*/     /*Scope*/ 48, /*->37244*/
/*37196*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37198*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37200*/       OPC_Scope, 20, /*->37222*/ // 2 children in Scope
/*37202*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*37205*/         OPC_EmitMergeInputChains1_0,
/*37206*/         OPC_EmitInteger, MVT::i32, 14, 
/*37209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37212*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*37222*/       /*Scope*/ 20, /*->37243*/
/*37223*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37226*/         OPC_EmitMergeInputChains1_0,
/*37227*/         OPC_EmitInteger, MVT::i32, 14, 
/*37230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37233*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*37243*/       0, /*End of Scope*/
/*37244*/     /*Scope*/ 48, /*->37293*/
/*37245*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37247*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37249*/       OPC_Scope, 20, /*->37271*/ // 2 children in Scope
/*37251*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*37254*/         OPC_EmitMergeInputChains1_0,
/*37255*/         OPC_EmitInteger, MVT::i32, 14, 
/*37258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37261*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*37271*/       /*Scope*/ 20, /*->37292*/
/*37272*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37275*/         OPC_EmitMergeInputChains1_0,
/*37276*/         OPC_EmitInteger, MVT::i32, 14, 
/*37279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37282*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*37292*/       0, /*End of Scope*/
/*37293*/     /*Scope*/ 48, /*->37342*/
/*37294*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37296*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37298*/       OPC_Scope, 20, /*->37320*/ // 2 children in Scope
/*37300*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*37303*/         OPC_EmitMergeInputChains1_0,
/*37304*/         OPC_EmitInteger, MVT::i32, 14, 
/*37307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*37320*/       /*Scope*/ 20, /*->37341*/
/*37321*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37324*/         OPC_EmitMergeInputChains1_0,
/*37325*/         OPC_EmitInteger, MVT::i32, 14, 
/*37328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37331*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*37341*/       0, /*End of Scope*/
/*37342*/     /*Scope*/ 48, /*->37391*/
/*37343*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37345*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37347*/       OPC_Scope, 20, /*->37369*/ // 2 children in Scope
/*37349*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37352*/         OPC_EmitMergeInputChains1_0,
/*37353*/         OPC_EmitInteger, MVT::i32, 14, 
/*37356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37359*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*37369*/       /*Scope*/ 20, /*->37390*/
/*37370*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37373*/         OPC_EmitMergeInputChains1_0,
/*37374*/         OPC_EmitInteger, MVT::i32, 14, 
/*37377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37380*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*37390*/       0, /*End of Scope*/
/*37391*/     /*Scope*/ 48, /*->37440*/
/*37392*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37394*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37396*/       OPC_Scope, 20, /*->37418*/ // 2 children in Scope
/*37398*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37401*/         OPC_EmitMergeInputChains1_0,
/*37402*/         OPC_EmitInteger, MVT::i32, 14, 
/*37405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37408*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*37418*/       /*Scope*/ 20, /*->37439*/
/*37419*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37422*/         OPC_EmitMergeInputChains1_0,
/*37423*/         OPC_EmitInteger, MVT::i32, 14, 
/*37426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37429*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*37439*/       0, /*End of Scope*/
/*37440*/     /*Scope*/ 48, /*->37489*/
/*37441*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37443*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37445*/       OPC_Scope, 20, /*->37467*/ // 2 children in Scope
/*37447*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37450*/         OPC_EmitMergeInputChains1_0,
/*37451*/         OPC_EmitInteger, MVT::i32, 14, 
/*37454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37457*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*37467*/       /*Scope*/ 20, /*->37488*/
/*37468*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37471*/         OPC_EmitMergeInputChains1_0,
/*37472*/         OPC_EmitInteger, MVT::i32, 14, 
/*37475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37478*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*37488*/       0, /*End of Scope*/
/*37489*/     0, /*End of Scope*/
/*37490*/   /*SwitchOpcode*/ 26|128,5/*666*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->38160
/*37494*/     OPC_RecordMemRef,
/*37495*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*37496*/     OPC_RecordChild1, // #1 = $addr
/*37497*/     OPC_CheckChild1Type, MVT::i32,
/*37499*/     OPC_RecordChild2, // #2 = $val
/*37500*/     OPC_CheckChild2Type, MVT::i32,
/*37502*/     OPC_Scope, 25, /*->37529*/ // 20 children in Scope
/*37504*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37506*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*37508*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37510*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37513*/       OPC_EmitMergeInputChains1_0,
/*37514*/       OPC_EmitInteger, MVT::i32, 14, 
/*37517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37520*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37529*/     /*Scope*/ 25, /*->37555*/
/*37530*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37532*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*37534*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37536*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37539*/       OPC_EmitMergeInputChains1_0,
/*37540*/       OPC_EmitInteger, MVT::i32, 14, 
/*37543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37546*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37555*/     /*Scope*/ 25, /*->37581*/
/*37556*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37558*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*37560*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37562*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37565*/       OPC_EmitMergeInputChains1_0,
/*37566*/       OPC_EmitInteger, MVT::i32, 14, 
/*37569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37572*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37581*/     /*Scope*/ 25, /*->37607*/
/*37582*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37584*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*37586*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37588*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37591*/       OPC_EmitMergeInputChains1_0,
/*37592*/       OPC_EmitInteger, MVT::i32, 14, 
/*37595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37598*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37607*/     /*Scope*/ 25, /*->37633*/
/*37608*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37610*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*37612*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37614*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37617*/       OPC_EmitMergeInputChains1_0,
/*37618*/       OPC_EmitInteger, MVT::i32, 14, 
/*37621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37624*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37633*/     /*Scope*/ 25, /*->37659*/
/*37634*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37636*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*37638*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37640*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37643*/       OPC_EmitMergeInputChains1_0,
/*37644*/       OPC_EmitInteger, MVT::i32, 14, 
/*37647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37650*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37659*/     /*Scope*/ 25, /*->37685*/
/*37660*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37662*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37664*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37667*/       OPC_EmitMergeInputChains1_0,
/*37668*/       OPC_EmitInteger, MVT::i32, 14, 
/*37671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37674*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37685*/     /*Scope*/ 25, /*->37711*/
/*37686*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37688*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37690*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*37693*/       OPC_EmitMergeInputChains1_0,
/*37694*/       OPC_EmitInteger, MVT::i32, 14, 
/*37697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37700*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*37711*/     /*Scope*/ 25, /*->37737*/
/*37712*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37714*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37716*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37719*/       OPC_EmitMergeInputChains1_0,
/*37720*/       OPC_EmitInteger, MVT::i32, 14, 
/*37723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37726*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37737*/     /*Scope*/ 25, /*->37763*/
/*37738*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37740*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37742*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37745*/       OPC_EmitMergeInputChains1_0,
/*37746*/       OPC_EmitInteger, MVT::i32, 14, 
/*37749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37752*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37763*/     /*Scope*/ 25, /*->37789*/
/*37764*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37766*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37768*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37771*/       OPC_EmitMergeInputChains1_0,
/*37772*/       OPC_EmitInteger, MVT::i32, 14, 
/*37775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37778*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37789*/     /*Scope*/ 25, /*->37815*/
/*37790*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37792*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37794*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37797*/       OPC_EmitMergeInputChains1_0,
/*37798*/       OPC_EmitInteger, MVT::i32, 14, 
/*37801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37804*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37815*/     /*Scope*/ 24, /*->37840*/
/*37816*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37818*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37820*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37823*/       OPC_EmitMergeInputChains1_0,
/*37824*/       OPC_EmitInteger, MVT::i32, 14, 
/*37827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37830*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37840*/     /*Scope*/ 24, /*->37865*/
/*37841*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37843*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37845*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37848*/       OPC_EmitMergeInputChains1_0,
/*37849*/       OPC_EmitInteger, MVT::i32, 14, 
/*37852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37855*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37865*/     /*Scope*/ 48, /*->37914*/
/*37866*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37868*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37870*/       OPC_Scope, 20, /*->37892*/ // 2 children in Scope
/*37872*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37875*/         OPC_EmitMergeInputChains1_0,
/*37876*/         OPC_EmitInteger, MVT::i32, 14, 
/*37879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37882*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37892*/       /*Scope*/ 20, /*->37913*/
/*37893*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37896*/         OPC_EmitMergeInputChains1_0,
/*37897*/         OPC_EmitInteger, MVT::i32, 14, 
/*37900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37903*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37913*/       0, /*End of Scope*/
/*37914*/     /*Scope*/ 48, /*->37963*/
/*37915*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37917*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37919*/       OPC_Scope, 20, /*->37941*/ // 2 children in Scope
/*37921*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37924*/         OPC_EmitMergeInputChains1_0,
/*37925*/         OPC_EmitInteger, MVT::i32, 14, 
/*37928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37931*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*37941*/       /*Scope*/ 20, /*->37962*/
/*37942*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37945*/         OPC_EmitMergeInputChains1_0,
/*37946*/         OPC_EmitInteger, MVT::i32, 14, 
/*37949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37952*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37962*/       0, /*End of Scope*/
/*37963*/     /*Scope*/ 48, /*->38012*/
/*37964*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37966*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37968*/       OPC_Scope, 20, /*->37990*/ // 2 children in Scope
/*37970*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*37973*/         OPC_EmitMergeInputChains1_0,
/*37974*/         OPC_EmitInteger, MVT::i32, 14, 
/*37977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37980*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*37990*/       /*Scope*/ 20, /*->38011*/
/*37991*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37994*/         OPC_EmitMergeInputChains1_0,
/*37995*/         OPC_EmitInteger, MVT::i32, 14, 
/*37998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38001*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38011*/       0, /*End of Scope*/
/*38012*/     /*Scope*/ 48, /*->38061*/
/*38013*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38015*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38017*/       OPC_Scope, 20, /*->38039*/ // 2 children in Scope
/*38019*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38022*/         OPC_EmitMergeInputChains1_0,
/*38023*/         OPC_EmitInteger, MVT::i32, 14, 
/*38026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38029*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38039*/       /*Scope*/ 20, /*->38060*/
/*38040*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38043*/         OPC_EmitMergeInputChains1_0,
/*38044*/         OPC_EmitInteger, MVT::i32, 14, 
/*38047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38050*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38060*/       0, /*End of Scope*/
/*38061*/     /*Scope*/ 48, /*->38110*/
/*38062*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38064*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38066*/       OPC_Scope, 20, /*->38088*/ // 2 children in Scope
/*38068*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38071*/         OPC_EmitMergeInputChains1_0,
/*38072*/         OPC_EmitInteger, MVT::i32, 14, 
/*38075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38078*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38088*/       /*Scope*/ 20, /*->38109*/
/*38089*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38092*/         OPC_EmitMergeInputChains1_0,
/*38093*/         OPC_EmitInteger, MVT::i32, 14, 
/*38096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38099*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38109*/       0, /*End of Scope*/
/*38110*/     /*Scope*/ 48, /*->38159*/
/*38111*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38113*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38115*/       OPC_Scope, 20, /*->38137*/ // 2 children in Scope
/*38117*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38120*/         OPC_EmitMergeInputChains1_0,
/*38121*/         OPC_EmitInteger, MVT::i32, 14, 
/*38124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38127*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38137*/       /*Scope*/ 20, /*->38158*/
/*38138*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38141*/         OPC_EmitMergeInputChains1_0,
/*38142*/         OPC_EmitInteger, MVT::i32, 14, 
/*38145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38148*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38158*/       0, /*End of Scope*/
/*38159*/     0, /*End of Scope*/
/*38160*/   /*SwitchOpcode*/ 21|128,2/*277*/, TARGET_VAL(ISD::ROTR),// ->38441
/*38164*/     OPC_Scope, 29, /*->38195*/ // 6 children in Scope
/*38166*/       OPC_MoveChild0,
/*38167*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38170*/       OPC_RecordChild0, // #0 = $Rm
/*38171*/       OPC_MoveParent,
/*38172*/       OPC_CheckChild1Integer, 16, 
/*38174*/       OPC_CheckChild1Type, MVT::i32,
/*38176*/       OPC_CheckType, MVT::i32,
/*38178*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*38180*/       OPC_EmitInteger, MVT::i32, 14, 
/*38183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38186*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*38195*/     /*Scope*/ 29, /*->38225*/
/*38196*/       OPC_RecordNode, // #0 = $src
/*38197*/       OPC_CheckType, MVT::i32,
/*38199*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38201*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38204*/       OPC_EmitInteger, MVT::i32, 14, 
/*38207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38213*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38225*/     /*Scope*/ 50, /*->38276*/
/*38226*/       OPC_MoveChild0,
/*38227*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38230*/       OPC_RecordChild0, // #0 = $Rm
/*38231*/       OPC_MoveParent,
/*38232*/       OPC_CheckChild1Integer, 16, 
/*38234*/       OPC_CheckChild1Type, MVT::i32,
/*38236*/       OPC_CheckType, MVT::i32,
/*38238*/       OPC_Scope, 17, /*->38257*/ // 2 children in Scope
/*38240*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38242*/         OPC_EmitInteger, MVT::i32, 14, 
/*38245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*38257*/       /*Scope*/ 17, /*->38275*/
/*38258*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38260*/         OPC_EmitInteger, MVT::i32, 14, 
/*38263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38266*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*38275*/       0, /*End of Scope*/
/*38276*/     /*Scope*/ 40, /*->38317*/
/*38277*/       OPC_RecordChild0, // #0 = $lhs
/*38278*/       OPC_MoveChild1,
/*38279*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*38282*/       OPC_RecordChild0, // #1 = $rhs
/*38283*/       OPC_MoveChild1,
/*38284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38287*/       OPC_CheckPredicate, 75, // Predicate_lo5AllOne
/*38289*/       OPC_MoveParent,
/*38290*/       OPC_CheckType, MVT::i32,
/*38292*/       OPC_MoveParent,
/*38293*/       OPC_CheckType, MVT::i32,
/*38295*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38297*/       OPC_EmitInteger, MVT::i32, 14, 
/*38300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38306*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*38317*/     /*Scope*/ 28, /*->38346*/
/*38318*/       OPC_RecordNode, // #0 = $src
/*38319*/       OPC_CheckType, MVT::i32,
/*38321*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38323*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38326*/       OPC_EmitInteger, MVT::i32, 14, 
/*38329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38335*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38346*/     /*Scope*/ 93, /*->38440*/
/*38347*/       OPC_RecordChild0, // #0 = $Rm
/*38348*/       OPC_RecordChild1, // #1 = $imm
/*38349*/       OPC_Scope, 35, /*->38386*/ // 2 children in Scope
/*38351*/         OPC_MoveChild1,
/*38352*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38355*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*38357*/         OPC_CheckType, MVT::i32,
/*38359*/         OPC_MoveParent,
/*38360*/         OPC_CheckType, MVT::i32,
/*38362*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38364*/         OPC_EmitConvertToTarget, 1,
/*38366*/         OPC_EmitInteger, MVT::i32, 14, 
/*38369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38375*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*38386*/       /*Scope*/ 52, /*->38439*/
/*38387*/         OPC_CheckChild1Type, MVT::i32,
/*38389*/         OPC_CheckType, MVT::i32,
/*38391*/         OPC_Scope, 22, /*->38415*/ // 2 children in Scope
/*38393*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38395*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38398*/           OPC_EmitInteger, MVT::i32, 14, 
/*38401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38404*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tROR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38415*/         /*Scope*/ 22, /*->38438*/
/*38416*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38418*/           OPC_EmitInteger, MVT::i32, 14, 
/*38421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38427*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38438*/         0, /*End of Scope*/
/*38439*/       0, /*End of Scope*/
/*38440*/     0, /*End of Scope*/
/*38441*/   /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ISD::SRA),// ->38715
/*38445*/     OPC_Scope, 29, /*->38476*/ // 5 children in Scope
/*38447*/       OPC_MoveChild0,
/*38448*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38451*/       OPC_RecordChild0, // #0 = $Rm
/*38452*/       OPC_MoveParent,
/*38453*/       OPC_CheckChild1Integer, 16, 
/*38455*/       OPC_CheckChild1Type, MVT::i32,
/*38457*/       OPC_CheckType, MVT::i32,
/*38459*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*38461*/       OPC_EmitInteger, MVT::i32, 14, 
/*38464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38467*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*38476*/     /*Scope*/ 29, /*->38506*/
/*38477*/       OPC_RecordNode, // #0 = $src
/*38478*/       OPC_CheckType, MVT::i32,
/*38480*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38482*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38485*/       OPC_EmitInteger, MVT::i32, 14, 
/*38488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38494*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38506*/     /*Scope*/ 50, /*->38557*/
/*38507*/       OPC_MoveChild0,
/*38508*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38511*/       OPC_RecordChild0, // #0 = $Rm
/*38512*/       OPC_MoveParent,
/*38513*/       OPC_CheckChild1Integer, 16, 
/*38515*/       OPC_CheckChild1Type, MVT::i32,
/*38517*/       OPC_CheckType, MVT::i32,
/*38519*/       OPC_Scope, 17, /*->38538*/ // 2 children in Scope
/*38521*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38523*/         OPC_EmitInteger, MVT::i32, 14, 
/*38526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38529*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*38538*/       /*Scope*/ 17, /*->38556*/
/*38539*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38541*/         OPC_EmitInteger, MVT::i32, 14, 
/*38544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38547*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*38556*/       0, /*End of Scope*/
/*38557*/     /*Scope*/ 28, /*->38586*/
/*38558*/       OPC_RecordNode, // #0 = $src
/*38559*/       OPC_CheckType, MVT::i32,
/*38561*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38563*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38566*/       OPC_EmitInteger, MVT::i32, 14, 
/*38569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38575*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38586*/     /*Scope*/ 127, /*->38714*/
/*38587*/       OPC_RecordChild0, // #0 = $Rm
/*38588*/       OPC_RecordChild1, // #1 = $imm5
/*38589*/       OPC_Scope, 69, /*->38660*/ // 2 children in Scope
/*38591*/         OPC_MoveChild1,
/*38592*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38595*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*38597*/         OPC_CheckType, MVT::i32,
/*38599*/         OPC_MoveParent,
/*38600*/         OPC_CheckType, MVT::i32,
/*38602*/         OPC_Scope, 27, /*->38631*/ // 2 children in Scope
/*38604*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38606*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38609*/           OPC_EmitConvertToTarget, 1,
/*38611*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*38614*/           OPC_EmitInteger, MVT::i32, 14, 
/*38617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38620*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*38631*/         /*Scope*/ 27, /*->38659*/
/*38632*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38634*/           OPC_EmitConvertToTarget, 1,
/*38636*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*38639*/           OPC_EmitInteger, MVT::i32, 14, 
/*38642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38648*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38659*/         0, /*End of Scope*/
/*38660*/       /*Scope*/ 52, /*->38713*/
/*38661*/         OPC_CheckChild1Type, MVT::i32,
/*38663*/         OPC_CheckType, MVT::i32,
/*38665*/         OPC_Scope, 22, /*->38689*/ // 2 children in Scope
/*38667*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38669*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38672*/           OPC_EmitInteger, MVT::i32, 14, 
/*38675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38678*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38689*/         /*Scope*/ 22, /*->38712*/
/*38690*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38692*/           OPC_EmitInteger, MVT::i32, 14, 
/*38695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38701*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38712*/         0, /*End of Scope*/
/*38713*/       0, /*End of Scope*/
/*38714*/     0, /*End of Scope*/
/*38715*/   /*SwitchOpcode*/ 110, TARGET_VAL(ARMISD::PIC_ADD),// ->38828
/*38718*/     OPC_Scope, 61, /*->38781*/ // 2 children in Scope
/*38720*/       OPC_MoveChild0,
/*38721*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38724*/       OPC_RecordMemRef,
/*38725*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38726*/       OPC_CheckFoldableChainNode,
/*38727*/       OPC_MoveChild1,
/*38728*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38731*/       OPC_RecordChild0, // #1 = $addr
/*38732*/       OPC_MoveChild0,
/*38733*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38736*/       OPC_MoveParent,
/*38737*/       OPC_MoveParent,
/*38738*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*38740*/       OPC_CheckPredicate, 52, // Predicate_load
/*38742*/       OPC_MoveParent,
/*38743*/       OPC_RecordChild1, // #2 = $cp
/*38744*/       OPC_MoveChild1,
/*38745*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38748*/       OPC_MoveParent,
/*38749*/       OPC_CheckType, MVT::i32,
/*38751*/       OPC_Scope, 13, /*->38766*/ // 2 children in Scope
/*38753*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38755*/         OPC_EmitMergeInputChains1_0,
/*38756*/         OPC_EmitConvertToTarget, 2,
/*38758*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38766*/       /*Scope*/ 13, /*->38780*/
/*38767*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38769*/         OPC_EmitMergeInputChains1_0,
/*38770*/         OPC_EmitConvertToTarget, 2,
/*38772*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38780*/       0, /*End of Scope*/
/*38781*/     /*Scope*/ 45, /*->38827*/
/*38782*/       OPC_RecordChild0, // #0 = $a
/*38783*/       OPC_RecordChild1, // #1 = $cp
/*38784*/       OPC_MoveChild1,
/*38785*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38788*/       OPC_MoveParent,
/*38789*/       OPC_CheckType, MVT::i32,
/*38791*/       OPC_Scope, 20, /*->38813*/ // 2 children in Scope
/*38793*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38795*/         OPC_EmitConvertToTarget, 1,
/*38797*/         OPC_EmitInteger, MVT::i32, 14, 
/*38800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38803*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38813*/       /*Scope*/ 12, /*->38826*/
/*38814*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*38816*/         OPC_EmitConvertToTarget, 1,
/*38818*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tPICADD), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38826*/       0, /*End of Scope*/
/*38827*/     0, /*End of Scope*/
/*38828*/   /*SwitchOpcode*/ 61, TARGET_VAL(ARMISD::BCC_i64),// ->38892
/*38831*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38832*/     OPC_RecordChild1, // #1 = $cc
/*38833*/     OPC_MoveChild1,
/*38834*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38837*/     OPC_MoveParent,
/*38838*/     OPC_RecordChild2, // #2 = $lhs1
/*38839*/     OPC_RecordChild3, // #3 = $lhs2
/*38840*/     OPC_Scope, 25, /*->38867*/ // 2 children in Scope
/*38842*/       OPC_CheckChild4Integer, 0, 
/*38844*/       OPC_MoveChild5,
/*38845*/       OPC_CheckInteger, 0, 
/*38847*/       OPC_MoveParent,
/*38848*/       OPC_RecordChild6, // #4 = $dst
/*38849*/       OPC_MoveChild6,
/*38850*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38853*/       OPC_MoveParent,
/*38854*/       OPC_EmitMergeInputChains1_0,
/*38855*/       OPC_EmitConvertToTarget, 1,
/*38857*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38867*/     /*Scope*/ 23, /*->38891*/
/*38868*/       OPC_RecordChild4, // #4 = $rhs1
/*38869*/       OPC_RecordChild5, // #5 = $rhs2
/*38870*/       OPC_RecordChild6, // #6 = $dst
/*38871*/       OPC_MoveChild6,
/*38872*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38875*/       OPC_MoveParent,
/*38876*/       OPC_EmitMergeInputChains1_0,
/*38877*/       OPC_EmitConvertToTarget, 1,
/*38879*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38891*/     0, /*End of Scope*/
/*38892*/   /*SwitchOpcode*/ 114|128,17/*2290*/, TARGET_VAL(ISD::SUB),// ->41186
/*38896*/     OPC_Scope, 40|128,1/*168*/, /*->39067*/ // 7 children in Scope
/*38899*/       OPC_RecordChild0, // #0 = $Rn
/*38900*/       OPC_RecordChild1, // #1 = $shift
/*38901*/       OPC_CheckType, MVT::i32,
/*38903*/       OPC_Scope, 106, /*->39011*/ // 2 children in Scope
/*38905*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38907*/         OPC_Scope, 25, /*->38934*/ // 4 children in Scope
/*38909*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38912*/           OPC_EmitInteger, MVT::i32, 14, 
/*38915*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38921*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38934*/         /*Scope*/ 25, /*->38960*/
/*38935*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38938*/           OPC_EmitInteger, MVT::i32, 14, 
/*38941*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38947*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38960*/         /*Scope*/ 24, /*->38985*/
/*38961*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38964*/           OPC_EmitInteger, MVT::i32, 14, 
/*38967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38973*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38985*/         /*Scope*/ 24, /*->39010*/
/*38986*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38989*/           OPC_EmitInteger, MVT::i32, 14, 
/*38992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38998*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39010*/         0, /*End of Scope*/
/*39011*/       /*Scope*/ 54, /*->39066*/
/*39012*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39014*/         OPC_Scope, 24, /*->39040*/ // 2 children in Scope
/*39016*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39019*/           OPC_EmitInteger, MVT::i32, 14, 
/*39022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39028*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39040*/         /*Scope*/ 24, /*->39065*/
/*39041*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39044*/           OPC_EmitInteger, MVT::i32, 14, 
/*39047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39050*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39053*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39065*/         0, /*End of Scope*/
/*39066*/       0, /*End of Scope*/
/*39067*/     /*Scope*/ 26, /*->39094*/
/*39068*/       OPC_CheckChild0Integer, 0, 
/*39070*/       OPC_RecordChild1, // #0 = $Rn
/*39071*/       OPC_CheckType, MVT::i32,
/*39073*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39075*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39078*/       OPC_EmitInteger, MVT::i32, 14, 
/*39081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39084*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tRSB), 0,
                    MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*39094*/     /*Scope*/ 43|128,2/*299*/, /*->39395*/
/*39096*/       OPC_RecordChild0, // #0 = $Rn
/*39097*/       OPC_Scope, 34, /*->39133*/ // 6 children in Scope
/*39099*/         OPC_RecordChild1, // #1 = $imm
/*39100*/         OPC_MoveChild1,
/*39101*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39104*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*39106*/         OPC_MoveParent,
/*39107*/         OPC_CheckType, MVT::i32,
/*39109*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39111*/         OPC_EmitConvertToTarget, 1,
/*39113*/         OPC_EmitInteger, MVT::i32, 14, 
/*39116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39122*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39133*/       /*Scope*/ 34, /*->39168*/
/*39134*/         OPC_MoveChild0,
/*39135*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39138*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*39140*/         OPC_MoveParent,
/*39141*/         OPC_RecordChild1, // #1 = $Rn
/*39142*/         OPC_CheckType, MVT::i32,
/*39144*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39146*/         OPC_EmitConvertToTarget, 0,
/*39148*/         OPC_EmitInteger, MVT::i32, 14, 
/*39151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39157*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39168*/       /*Scope*/ 63, /*->39232*/
/*39169*/         OPC_RecordChild1, // #1 = $imm
/*39170*/         OPC_MoveChild1,
/*39171*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39174*/         OPC_Scope, 29, /*->39205*/ // 2 children in Scope
/*39176*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*39178*/           OPC_MoveParent,
/*39179*/           OPC_CheckType, MVT::i32,
/*39181*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39183*/           OPC_EmitConvertToTarget, 1,
/*39185*/           OPC_EmitInteger, MVT::i32, 14, 
/*39188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39194*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39205*/         /*Scope*/ 25, /*->39231*/
/*39206*/           OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*39208*/           OPC_MoveParent,
/*39209*/           OPC_CheckType, MVT::i32,
/*39211*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39213*/           OPC_EmitConvertToTarget, 1,
/*39215*/           OPC_EmitInteger, MVT::i32, 14, 
/*39218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39221*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39231*/         0, /*End of Scope*/
/*39232*/       /*Scope*/ 34, /*->39267*/
/*39233*/         OPC_MoveChild0,
/*39234*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39237*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*39239*/         OPC_MoveParent,
/*39240*/         OPC_RecordChild1, // #1 = $Rn
/*39241*/         OPC_CheckType, MVT::i32,
/*39243*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39245*/         OPC_EmitConvertToTarget, 0,
/*39247*/         OPC_EmitInteger, MVT::i32, 14, 
/*39250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39256*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39267*/       /*Scope*/ 51, /*->39319*/
/*39268*/         OPC_MoveChild1,
/*39269*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*39272*/         OPC_RecordChild0, // #1 = $Rn
/*39273*/         OPC_RecordChild1, // #2 = $Rm
/*39274*/         OPC_MoveParent,
/*39275*/         OPC_CheckType, MVT::i32,
/*39277*/         OPC_Scope, 19, /*->39298*/ // 2 children in Scope
/*39279*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*39281*/           OPC_EmitInteger, MVT::i32, 14, 
/*39284*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39287*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*39298*/         /*Scope*/ 19, /*->39318*/
/*39299*/           OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*39301*/           OPC_EmitInteger, MVT::i32, 14, 
/*39304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39307*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*39318*/         0, /*End of Scope*/
/*39319*/       /*Scope*/ 74, /*->39394*/
/*39320*/         OPC_RecordChild1, // #1 = $Rm
/*39321*/         OPC_CheckType, MVT::i32,
/*39323*/         OPC_Scope, 22, /*->39347*/ // 3 children in Scope
/*39325*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39327*/           OPC_EmitInteger, MVT::i32, 14, 
/*39330*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39336*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39347*/         /*Scope*/ 22, /*->39370*/
/*39348*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39350*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39353*/           OPC_EmitInteger, MVT::i32, 14, 
/*39356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39359*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39370*/         /*Scope*/ 22, /*->39393*/
/*39371*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39373*/           OPC_EmitInteger, MVT::i32, 14, 
/*39376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39379*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39382*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39393*/         0, /*End of Scope*/
/*39394*/       0, /*End of Scope*/
/*39395*/     /*Scope*/ 55|128,1/*183*/, /*->39580*/
/*39397*/       OPC_MoveChild0,
/*39398*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*39401*/       OPC_MoveChild0,
/*39402*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*39405*/       OPC_MoveChild0,
/*39406*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39409*/       OPC_MoveParent,
/*39410*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*39412*/       OPC_SwitchType /*2 cases */, 81, MVT::v2i32,// ->39496
/*39415*/         OPC_MoveParent,
/*39416*/         OPC_MoveParent,
/*39417*/         OPC_RecordChild1, // #0 = $Vm
/*39418*/         OPC_SwitchType /*2 cases */, 36, MVT::v8i8,// ->39457
/*39421*/           OPC_Scope, 17, /*->39440*/ // 2 children in Scope
/*39423*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39425*/             OPC_EmitInteger, MVT::i32, 14, 
/*39428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39431*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*39440*/           /*Scope*/ 15, /*->39456*/
/*39441*/             OPC_EmitInteger, MVT::i32, 14, 
/*39444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39447*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*39456*/           0, /*End of Scope*/
/*39457*/         /*SwitchType*/ 36, MVT::v4i16,// ->39495
/*39459*/           OPC_Scope, 17, /*->39478*/ // 2 children in Scope
/*39461*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39463*/             OPC_EmitInteger, MVT::i32, 14, 
/*39466*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39469*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*39478*/           /*Scope*/ 15, /*->39494*/
/*39479*/             OPC_EmitInteger, MVT::i32, 14, 
/*39482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39485*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*39494*/           0, /*End of Scope*/
/*39495*/         0, // EndSwitchType
/*39496*/       /*SwitchType*/ 81, MVT::v4i32,// ->39579
/*39498*/         OPC_MoveParent,
/*39499*/         OPC_MoveParent,
/*39500*/         OPC_RecordChild1, // #0 = $Vm
/*39501*/         OPC_SwitchType /*2 cases */, 36, MVT::v16i8,// ->39540
/*39504*/           OPC_Scope, 17, /*->39523*/ // 2 children in Scope
/*39506*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39508*/             OPC_EmitInteger, MVT::i32, 14, 
/*39511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39514*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*39523*/           /*Scope*/ 15, /*->39539*/
/*39524*/             OPC_EmitInteger, MVT::i32, 14, 
/*39527*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39530*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*39539*/           0, /*End of Scope*/
/*39540*/         /*SwitchType*/ 36, MVT::v8i16,// ->39578
/*39542*/           OPC_Scope, 17, /*->39561*/ // 2 children in Scope
/*39544*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39546*/             OPC_EmitInteger, MVT::i32, 14, 
/*39549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39552*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*39561*/           /*Scope*/ 15, /*->39577*/
/*39562*/             OPC_EmitInteger, MVT::i32, 14, 
/*39565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39568*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*39577*/           0, /*End of Scope*/
/*39578*/         0, // EndSwitchType
/*39579*/       0, // EndSwitchType
/*39580*/     /*Scope*/ 30|128,5/*670*/, /*->40252*/
/*39582*/       OPC_RecordChild0, // #0 = $src1
/*39583*/       OPC_MoveChild1,
/*39584*/       OPC_SwitchOpcode /*3 cases */, 98|128,3/*482*/, TARGET_VAL(ISD::MUL),// ->40071
/*39589*/         OPC_Scope, 2|128,1/*130*/, /*->39722*/ // 4 children in Scope
/*39592*/           OPC_RecordChild0, // #1 = $Vn
/*39593*/           OPC_MoveChild1,
/*39594*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39597*/           OPC_RecordChild0, // #2 = $Vm
/*39598*/           OPC_Scope, 60, /*->39660*/ // 2 children in Scope
/*39600*/             OPC_CheckChild0Type, MVT::v4i16,
/*39602*/             OPC_RecordChild1, // #3 = $lane
/*39603*/             OPC_MoveChild1,
/*39604*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39607*/             OPC_MoveParent,
/*39608*/             OPC_MoveParent,
/*39609*/             OPC_MoveParent,
/*39610*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39635
/*39613*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39615*/               OPC_EmitConvertToTarget, 3,
/*39617*/               OPC_EmitInteger, MVT::i32, 14, 
/*39620*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39623*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39635*/             /*SwitchType*/ 22, MVT::v8i16,// ->39659
/*39637*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39639*/               OPC_EmitConvertToTarget, 3,
/*39641*/               OPC_EmitInteger, MVT::i32, 14, 
/*39644*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39647*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39659*/             0, // EndSwitchType
/*39660*/           /*Scope*/ 60, /*->39721*/
/*39661*/             OPC_CheckChild0Type, MVT::v2i32,
/*39663*/             OPC_RecordChild1, // #3 = $lane
/*39664*/             OPC_MoveChild1,
/*39665*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39668*/             OPC_MoveParent,
/*39669*/             OPC_MoveParent,
/*39670*/             OPC_MoveParent,
/*39671*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39696
/*39674*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39676*/               OPC_EmitConvertToTarget, 3,
/*39678*/               OPC_EmitInteger, MVT::i32, 14, 
/*39681*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39684*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39696*/             /*SwitchType*/ 22, MVT::v4i32,// ->39720
/*39698*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39700*/               OPC_EmitConvertToTarget, 3,
/*39702*/               OPC_EmitInteger, MVT::i32, 14, 
/*39705*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39708*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39720*/             0, // EndSwitchType
/*39721*/           0, /*End of Scope*/
/*39722*/         /*Scope*/ 3|128,1/*131*/, /*->39855*/
/*39724*/           OPC_MoveChild0,
/*39725*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39728*/           OPC_RecordChild0, // #1 = $Vm
/*39729*/           OPC_Scope, 61, /*->39792*/ // 2 children in Scope
/*39731*/             OPC_CheckChild0Type, MVT::v4i16,
/*39733*/             OPC_RecordChild1, // #2 = $lane
/*39734*/             OPC_MoveChild1,
/*39735*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39738*/             OPC_MoveParent,
/*39739*/             OPC_MoveParent,
/*39740*/             OPC_RecordChild1, // #3 = $Vn
/*39741*/             OPC_MoveParent,
/*39742*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39767
/*39745*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39747*/               OPC_EmitConvertToTarget, 2,
/*39749*/               OPC_EmitInteger, MVT::i32, 14, 
/*39752*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39755*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39767*/             /*SwitchType*/ 22, MVT::v8i16,// ->39791
/*39769*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39771*/               OPC_EmitConvertToTarget, 2,
/*39773*/               OPC_EmitInteger, MVT::i32, 14, 
/*39776*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39779*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39791*/             0, // EndSwitchType
/*39792*/           /*Scope*/ 61, /*->39854*/
/*39793*/             OPC_CheckChild0Type, MVT::v2i32,
/*39795*/             OPC_RecordChild1, // #2 = $lane
/*39796*/             OPC_MoveChild1,
/*39797*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39800*/             OPC_MoveParent,
/*39801*/             OPC_MoveParent,
/*39802*/             OPC_RecordChild1, // #3 = $Vn
/*39803*/             OPC_MoveParent,
/*39804*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39829
/*39807*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39809*/               OPC_EmitConvertToTarget, 2,
/*39811*/               OPC_EmitInteger, MVT::i32, 14, 
/*39814*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39817*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39829*/             /*SwitchType*/ 22, MVT::v4i32,// ->39853
/*39831*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39833*/               OPC_EmitConvertToTarget, 2,
/*39835*/               OPC_EmitInteger, MVT::i32, 14, 
/*39838*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39841*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39853*/             0, // EndSwitchType
/*39854*/           0, /*End of Scope*/
/*39855*/         /*Scope*/ 106, /*->39962*/
/*39856*/           OPC_RecordChild0, // #1 = $src2
/*39857*/           OPC_MoveChild1,
/*39858*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39861*/           OPC_RecordChild0, // #2 = $src3
/*39862*/           OPC_Scope, 48, /*->39912*/ // 2 children in Scope
/*39864*/             OPC_CheckChild0Type, MVT::v8i16,
/*39866*/             OPC_RecordChild1, // #3 = $lane
/*39867*/             OPC_MoveChild1,
/*39868*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39871*/             OPC_MoveParent,
/*39872*/             OPC_MoveParent,
/*39873*/             OPC_MoveParent,
/*39874*/             OPC_CheckType, MVT::v8i16,
/*39876*/             OPC_EmitConvertToTarget, 3,
/*39878*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*39881*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39889*/             OPC_EmitConvertToTarget, 3,
/*39891*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*39894*/             OPC_EmitInteger, MVT::i32, 14, 
/*39897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39900*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39912*/           /*Scope*/ 48, /*->39961*/
/*39913*/             OPC_CheckChild0Type, MVT::v4i32,
/*39915*/             OPC_RecordChild1, // #3 = $lane
/*39916*/             OPC_MoveChild1,
/*39917*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39920*/             OPC_MoveParent,
/*39921*/             OPC_MoveParent,
/*39922*/             OPC_MoveParent,
/*39923*/             OPC_CheckType, MVT::v4i32,
/*39925*/             OPC_EmitConvertToTarget, 3,
/*39927*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*39930*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*39938*/             OPC_EmitConvertToTarget, 3,
/*39940*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*39943*/             OPC_EmitInteger, MVT::i32, 14, 
/*39946*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39949*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39961*/           0, /*End of Scope*/
/*39962*/         /*Scope*/ 107, /*->40070*/
/*39963*/           OPC_MoveChild0,
/*39964*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39967*/           OPC_RecordChild0, // #1 = $src3
/*39968*/           OPC_Scope, 49, /*->40019*/ // 2 children in Scope
/*39970*/             OPC_CheckChild0Type, MVT::v8i16,
/*39972*/             OPC_RecordChild1, // #2 = $lane
/*39973*/             OPC_MoveChild1,
/*39974*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39977*/             OPC_MoveParent,
/*39978*/             OPC_MoveParent,
/*39979*/             OPC_RecordChild1, // #3 = $src2
/*39980*/             OPC_MoveParent,
/*39981*/             OPC_CheckType, MVT::v8i16,
/*39983*/             OPC_EmitConvertToTarget, 2,
/*39985*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*39988*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*39996*/             OPC_EmitConvertToTarget, 2,
/*39998*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*40001*/             OPC_EmitInteger, MVT::i32, 14, 
/*40004*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40007*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40019*/           /*Scope*/ 49, /*->40069*/
/*40020*/             OPC_CheckChild0Type, MVT::v4i32,
/*40022*/             OPC_RecordChild1, // #2 = $lane
/*40023*/             OPC_MoveChild1,
/*40024*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40027*/             OPC_MoveParent,
/*40028*/             OPC_MoveParent,
/*40029*/             OPC_RecordChild1, // #3 = $src2
/*40030*/             OPC_MoveParent,
/*40031*/             OPC_CheckType, MVT::v4i32,
/*40033*/             OPC_EmitConvertToTarget, 2,
/*40035*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*40038*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*40046*/             OPC_EmitConvertToTarget, 2,
/*40048*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*40051*/             OPC_EmitInteger, MVT::i32, 14, 
/*40054*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40057*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40069*/           0, /*End of Scope*/
/*40070*/         0, /*End of Scope*/
/*40071*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->40161
/*40074*/         OPC_RecordChild0, // #1 = $Vn
/*40075*/         OPC_Scope, 41, /*->40118*/ // 2 children in Scope
/*40077*/           OPC_CheckChild0Type, MVT::v4i16,
/*40079*/           OPC_MoveChild1,
/*40080*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40083*/           OPC_RecordChild0, // #2 = $Vm
/*40084*/           OPC_CheckChild0Type, MVT::v4i16,
/*40086*/           OPC_RecordChild1, // #3 = $lane
/*40087*/           OPC_MoveChild1,
/*40088*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40091*/           OPC_MoveParent,
/*40092*/           OPC_MoveParent,
/*40093*/           OPC_MoveParent,
/*40094*/           OPC_CheckType, MVT::v4i32,
/*40096*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40098*/           OPC_EmitConvertToTarget, 3,
/*40100*/           OPC_EmitInteger, MVT::i32, 14, 
/*40103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40106*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40118*/         /*Scope*/ 41, /*->40160*/
/*40119*/           OPC_CheckChild0Type, MVT::v2i32,
/*40121*/           OPC_MoveChild1,
/*40122*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40125*/           OPC_RecordChild0, // #2 = $Vm
/*40126*/           OPC_CheckChild0Type, MVT::v2i32,
/*40128*/           OPC_RecordChild1, // #3 = $lane
/*40129*/           OPC_MoveChild1,
/*40130*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40133*/           OPC_MoveParent,
/*40134*/           OPC_MoveParent,
/*40135*/           OPC_MoveParent,
/*40136*/           OPC_CheckType, MVT::v2i64,
/*40138*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40140*/           OPC_EmitConvertToTarget, 3,
/*40142*/           OPC_EmitInteger, MVT::i32, 14, 
/*40145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40148*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40160*/         0, /*End of Scope*/
/*40161*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->40251
/*40164*/         OPC_RecordChild0, // #1 = $Vn
/*40165*/         OPC_Scope, 41, /*->40208*/ // 2 children in Scope
/*40167*/           OPC_CheckChild0Type, MVT::v4i16,
/*40169*/           OPC_MoveChild1,
/*40170*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40173*/           OPC_RecordChild0, // #2 = $Vm
/*40174*/           OPC_CheckChild0Type, MVT::v4i16,
/*40176*/           OPC_RecordChild1, // #3 = $lane
/*40177*/           OPC_MoveChild1,
/*40178*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40181*/           OPC_MoveParent,
/*40182*/           OPC_MoveParent,
/*40183*/           OPC_MoveParent,
/*40184*/           OPC_CheckType, MVT::v4i32,
/*40186*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40188*/           OPC_EmitConvertToTarget, 3,
/*40190*/           OPC_EmitInteger, MVT::i32, 14, 
/*40193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40196*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40208*/         /*Scope*/ 41, /*->40250*/
/*40209*/           OPC_CheckChild0Type, MVT::v2i32,
/*40211*/           OPC_MoveChild1,
/*40212*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40215*/           OPC_RecordChild0, // #2 = $Vm
/*40216*/           OPC_CheckChild0Type, MVT::v2i32,
/*40218*/           OPC_RecordChild1, // #3 = $lane
/*40219*/           OPC_MoveChild1,
/*40220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40223*/           OPC_MoveParent,
/*40224*/           OPC_MoveParent,
/*40225*/           OPC_MoveParent,
/*40226*/           OPC_CheckType, MVT::v2i64,
/*40228*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40230*/           OPC_EmitConvertToTarget, 3,
/*40232*/           OPC_EmitInteger, MVT::i32, 14, 
/*40235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40238*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40250*/         0, /*End of Scope*/
/*40251*/       0, // EndSwitchOpcode
/*40252*/     /*Scope*/ 41|128,2/*297*/, /*->40551*/
/*40254*/       OPC_MoveChild0,
/*40255*/       OPC_SwitchOpcode /*3 cases */, 87, TARGET_VAL(ARMISD::VMOVIMM),// ->40346
/*40259*/         OPC_MoveChild0,
/*40260*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40263*/         OPC_MoveParent,
/*40264*/         OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*40266*/         OPC_MoveParent,
/*40267*/         OPC_RecordChild1, // #0 = $Vm
/*40268*/         OPC_SwitchType /*2 cases */, 36, MVT::v2i32,// ->40307
/*40271*/           OPC_Scope, 17, /*->40290*/ // 2 children in Scope
/*40273*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40275*/             OPC_EmitInteger, MVT::i32, 14, 
/*40278*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40281*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*40290*/           /*Scope*/ 15, /*->40306*/
/*40291*/             OPC_EmitInteger, MVT::i32, 14, 
/*40294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40297*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*40306*/           0, /*End of Scope*/
/*40307*/         /*SwitchType*/ 36, MVT::v4i32,// ->40345
/*40309*/           OPC_Scope, 17, /*->40328*/ // 2 children in Scope
/*40311*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40313*/             OPC_EmitInteger, MVT::i32, 14, 
/*40316*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40319*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*40328*/           /*Scope*/ 15, /*->40344*/
/*40329*/             OPC_EmitInteger, MVT::i32, 14, 
/*40332*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40335*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*40344*/           0, /*End of Scope*/
/*40345*/         0, // EndSwitchType
/*40346*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::SIGN_EXTEND),// ->40448
/*40349*/         OPC_RecordChild0, // #0 = $Vn
/*40350*/         OPC_Scope, 31, /*->40383*/ // 3 children in Scope
/*40352*/           OPC_CheckChild0Type, MVT::v8i8,
/*40354*/           OPC_MoveParent,
/*40355*/           OPC_MoveChild1,
/*40356*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40359*/           OPC_RecordChild0, // #1 = $Vm
/*40360*/           OPC_CheckChild0Type, MVT::v8i8,
/*40362*/           OPC_MoveParent,
/*40363*/           OPC_CheckType, MVT::v8i16,
/*40365*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40367*/           OPC_EmitInteger, MVT::i32, 14, 
/*40370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40373*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40383*/         /*Scope*/ 31, /*->40415*/
/*40384*/           OPC_CheckChild0Type, MVT::v4i16,
/*40386*/           OPC_MoveParent,
/*40387*/           OPC_MoveChild1,
/*40388*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40391*/           OPC_RecordChild0, // #1 = $Vm
/*40392*/           OPC_CheckChild0Type, MVT::v4i16,
/*40394*/           OPC_MoveParent,
/*40395*/           OPC_CheckType, MVT::v4i32,
/*40397*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40399*/           OPC_EmitInteger, MVT::i32, 14, 
/*40402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40405*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40415*/         /*Scope*/ 31, /*->40447*/
/*40416*/           OPC_CheckChild0Type, MVT::v2i32,
/*40418*/           OPC_MoveParent,
/*40419*/           OPC_MoveChild1,
/*40420*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40423*/           OPC_RecordChild0, // #1 = $Vm
/*40424*/           OPC_CheckChild0Type, MVT::v2i32,
/*40426*/           OPC_MoveParent,
/*40427*/           OPC_CheckType, MVT::v2i64,
/*40429*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40431*/           OPC_EmitInteger, MVT::i32, 14, 
/*40434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40437*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40447*/         0, /*End of Scope*/
/*40448*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::ZERO_EXTEND),// ->40550
/*40451*/         OPC_RecordChild0, // #0 = $Vn
/*40452*/         OPC_Scope, 31, /*->40485*/ // 3 children in Scope
/*40454*/           OPC_CheckChild0Type, MVT::v8i8,
/*40456*/           OPC_MoveParent,
/*40457*/           OPC_MoveChild1,
/*40458*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40461*/           OPC_RecordChild0, // #1 = $Vm
/*40462*/           OPC_CheckChild0Type, MVT::v8i8,
/*40464*/           OPC_MoveParent,
/*40465*/           OPC_CheckType, MVT::v8i16,
/*40467*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40469*/           OPC_EmitInteger, MVT::i32, 14, 
/*40472*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40475*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40485*/         /*Scope*/ 31, /*->40517*/
/*40486*/           OPC_CheckChild0Type, MVT::v4i16,
/*40488*/           OPC_MoveParent,
/*40489*/           OPC_MoveChild1,
/*40490*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40493*/           OPC_RecordChild0, // #1 = $Vm
/*40494*/           OPC_CheckChild0Type, MVT::v4i16,
/*40496*/           OPC_MoveParent,
/*40497*/           OPC_CheckType, MVT::v4i32,
/*40499*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40501*/           OPC_EmitInteger, MVT::i32, 14, 
/*40504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40507*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40517*/         /*Scope*/ 31, /*->40549*/
/*40518*/           OPC_CheckChild0Type, MVT::v2i32,
/*40520*/           OPC_MoveParent,
/*40521*/           OPC_MoveChild1,
/*40522*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40525*/           OPC_RecordChild0, // #1 = $Vm
/*40526*/           OPC_CheckChild0Type, MVT::v2i32,
/*40528*/           OPC_MoveParent,
/*40529*/           OPC_CheckType, MVT::v2i64,
/*40531*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40533*/           OPC_EmitInteger, MVT::i32, 14, 
/*40536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40539*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40549*/         0, /*End of Scope*/
/*40550*/       0, // EndSwitchOpcode
/*40551*/     /*Scope*/ 120|128,4/*632*/, /*->41185*/
/*40553*/       OPC_RecordChild0, // #0 = $src1
/*40554*/       OPC_Scope, 78|128,3/*462*/, /*->41019*/ // 2 children in Scope
/*40557*/         OPC_MoveChild1,
/*40558*/         OPC_SwitchOpcode /*5 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->40694
/*40563*/           OPC_RecordChild0, // #1 = $Vn
/*40564*/           OPC_RecordChild1, // #2 = $Vm
/*40565*/           OPC_MoveParent,
/*40566*/           OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->40588
/*40569*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40571*/             OPC_EmitInteger, MVT::i32, 14, 
/*40574*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40577*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40588*/           /*SwitchType*/ 19, MVT::v4i16,// ->40609
/*40590*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40592*/             OPC_EmitInteger, MVT::i32, 14, 
/*40595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40598*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40609*/           /*SwitchType*/ 19, MVT::v2i32,// ->40630
/*40611*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40613*/             OPC_EmitInteger, MVT::i32, 14, 
/*40616*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40619*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40630*/           /*SwitchType*/ 19, MVT::v16i8,// ->40651
/*40632*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40634*/             OPC_EmitInteger, MVT::i32, 14, 
/*40637*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40640*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40651*/           /*SwitchType*/ 19, MVT::v8i16,// ->40672
/*40653*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40655*/             OPC_EmitInteger, MVT::i32, 14, 
/*40658*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40661*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40672*/           /*SwitchType*/ 19, MVT::v4i32,// ->40693
/*40674*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40676*/             OPC_EmitInteger, MVT::i32, 14, 
/*40679*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40682*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40693*/           0, // EndSwitchType
/*40694*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->40778
/*40697*/           OPC_RecordChild0, // #1 = $Vn
/*40698*/           OPC_Scope, 25, /*->40725*/ // 3 children in Scope
/*40700*/             OPC_CheckChild0Type, MVT::v8i8,
/*40702*/             OPC_RecordChild1, // #2 = $Vm
/*40703*/             OPC_MoveParent,
/*40704*/             OPC_CheckType, MVT::v8i16,
/*40706*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40708*/             OPC_EmitInteger, MVT::i32, 14, 
/*40711*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40714*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40725*/           /*Scope*/ 25, /*->40751*/
/*40726*/             OPC_CheckChild0Type, MVT::v4i16,
/*40728*/             OPC_RecordChild1, // #2 = $Vm
/*40729*/             OPC_MoveParent,
/*40730*/             OPC_CheckType, MVT::v4i32,
/*40732*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40734*/             OPC_EmitInteger, MVT::i32, 14, 
/*40737*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40740*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40751*/           /*Scope*/ 25, /*->40777*/
/*40752*/             OPC_CheckChild0Type, MVT::v2i32,
/*40754*/             OPC_RecordChild1, // #2 = $Vm
/*40755*/             OPC_MoveParent,
/*40756*/             OPC_CheckType, MVT::v2i64,
/*40758*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40760*/             OPC_EmitInteger, MVT::i32, 14, 
/*40763*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40766*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40777*/           0, /*End of Scope*/
/*40778*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->40862
/*40781*/           OPC_RecordChild0, // #1 = $Vn
/*40782*/           OPC_Scope, 25, /*->40809*/ // 3 children in Scope
/*40784*/             OPC_CheckChild0Type, MVT::v8i8,
/*40786*/             OPC_RecordChild1, // #2 = $Vm
/*40787*/             OPC_MoveParent,
/*40788*/             OPC_CheckType, MVT::v8i16,
/*40790*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40792*/             OPC_EmitInteger, MVT::i32, 14, 
/*40795*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40798*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40809*/           /*Scope*/ 25, /*->40835*/
/*40810*/             OPC_CheckChild0Type, MVT::v4i16,
/*40812*/             OPC_RecordChild1, // #2 = $Vm
/*40813*/             OPC_MoveParent,
/*40814*/             OPC_CheckType, MVT::v4i32,
/*40816*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40818*/             OPC_EmitInteger, MVT::i32, 14, 
/*40821*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40824*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40835*/           /*Scope*/ 25, /*->40861*/
/*40836*/             OPC_CheckChild0Type, MVT::v2i32,
/*40838*/             OPC_RecordChild1, // #2 = $Vm
/*40839*/             OPC_MoveParent,
/*40840*/             OPC_CheckType, MVT::v2i64,
/*40842*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40844*/             OPC_EmitInteger, MVT::i32, 14, 
/*40847*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40850*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40861*/           0, /*End of Scope*/
/*40862*/         /*SwitchOpcode*/ 75, TARGET_VAL(ISD::SIGN_EXTEND),// ->40940
/*40865*/           OPC_RecordChild0, // #1 = $Vm
/*40866*/           OPC_Scope, 23, /*->40891*/ // 3 children in Scope
/*40868*/             OPC_CheckChild0Type, MVT::v8i8,
/*40870*/             OPC_MoveParent,
/*40871*/             OPC_CheckType, MVT::v8i16,
/*40873*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40875*/             OPC_EmitInteger, MVT::i32, 14, 
/*40878*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40881*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40891*/           /*Scope*/ 23, /*->40915*/
/*40892*/             OPC_CheckChild0Type, MVT::v4i16,
/*40894*/             OPC_MoveParent,
/*40895*/             OPC_CheckType, MVT::v4i32,
/*40897*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40899*/             OPC_EmitInteger, MVT::i32, 14, 
/*40902*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40905*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40915*/           /*Scope*/ 23, /*->40939*/
/*40916*/             OPC_CheckChild0Type, MVT::v2i32,
/*40918*/             OPC_MoveParent,
/*40919*/             OPC_CheckType, MVT::v2i64,
/*40921*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40923*/             OPC_EmitInteger, MVT::i32, 14, 
/*40926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40929*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40939*/           0, /*End of Scope*/
/*40940*/         /*SwitchOpcode*/ 75, TARGET_VAL(ISD::ZERO_EXTEND),// ->41018
/*40943*/           OPC_RecordChild0, // #1 = $Vm
/*40944*/           OPC_Scope, 23, /*->40969*/ // 3 children in Scope
/*40946*/             OPC_CheckChild0Type, MVT::v8i8,
/*40948*/             OPC_MoveParent,
/*40949*/             OPC_CheckType, MVT::v8i16,
/*40951*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40953*/             OPC_EmitInteger, MVT::i32, 14, 
/*40956*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40959*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40969*/           /*Scope*/ 23, /*->40993*/
/*40970*/             OPC_CheckChild0Type, MVT::v4i16,
/*40972*/             OPC_MoveParent,
/*40973*/             OPC_CheckType, MVT::v4i32,
/*40975*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40977*/             OPC_EmitInteger, MVT::i32, 14, 
/*40980*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40983*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40993*/           /*Scope*/ 23, /*->41017*/
/*40994*/             OPC_CheckChild0Type, MVT::v2i32,
/*40996*/             OPC_MoveParent,
/*40997*/             OPC_CheckType, MVT::v2i64,
/*40999*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41001*/             OPC_EmitInteger, MVT::i32, 14, 
/*41004*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41007*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*41017*/           0, /*End of Scope*/
/*41018*/         0, // EndSwitchOpcode
/*41019*/       /*Scope*/ 35|128,1/*163*/, /*->41184*/
/*41021*/         OPC_RecordChild1, // #1 = $Vm
/*41022*/         OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->41043
/*41025*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41027*/           OPC_EmitInteger, MVT::i32, 14, 
/*41030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41033*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41043*/         /*SwitchType*/ 18, MVT::v4i16,// ->41063
/*41045*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41047*/           OPC_EmitInteger, MVT::i32, 14, 
/*41050*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41053*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41063*/         /*SwitchType*/ 18, MVT::v2i32,// ->41083
/*41065*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41067*/           OPC_EmitInteger, MVT::i32, 14, 
/*41070*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41073*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41083*/         /*SwitchType*/ 18, MVT::v16i8,// ->41103
/*41085*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41087*/           OPC_EmitInteger, MVT::i32, 14, 
/*41090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41093*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*41103*/         /*SwitchType*/ 18, MVT::v8i16,// ->41123
/*41105*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41107*/           OPC_EmitInteger, MVT::i32, 14, 
/*41110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41113*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*41123*/         /*SwitchType*/ 18, MVT::v4i32,// ->41143
/*41125*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41127*/           OPC_EmitInteger, MVT::i32, 14, 
/*41130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41133*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*41143*/         /*SwitchType*/ 18, MVT::v1i64,// ->41163
/*41145*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41147*/           OPC_EmitInteger, MVT::i32, 14, 
/*41150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41153*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*41163*/         /*SwitchType*/ 18, MVT::v2i64,// ->41183
/*41165*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41167*/           OPC_EmitInteger, MVT::i32, 14, 
/*41170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41173*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*41183*/         0, // EndSwitchType
/*41184*/       0, /*End of Scope*/
/*41185*/     0, /*End of Scope*/
/*41186*/   /*SwitchOpcode*/ 71|128,3/*455*/, TARGET_VAL(ARMISD::ADDC),// ->41645
/*41190*/     OPC_RecordChild0, // #0 = $Rn
/*41191*/     OPC_RecordChild1, // #1 = $shift
/*41192*/     OPC_Scope, 21|128,1/*149*/, /*->41344*/ // 3 children in Scope
/*41195*/       OPC_CheckType, MVT::i32,
/*41197*/       OPC_Scope, 72, /*->41271*/ // 4 children in Scope
/*41199*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41201*/         OPC_Scope, 22, /*->41225*/ // 3 children in Scope
/*41203*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41206*/           OPC_EmitInteger, MVT::i32, 14, 
/*41209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41212*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41225*/         /*Scope*/ 22, /*->41248*/
/*41226*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41229*/           OPC_EmitInteger, MVT::i32, 14, 
/*41232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41235*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41248*/         /*Scope*/ 21, /*->41270*/
/*41249*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41252*/           OPC_EmitInteger, MVT::i32, 14, 
/*41255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41258*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41270*/         0, /*End of Scope*/
/*41271*/       /*Scope*/ 23, /*->41295*/
/*41272*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41274*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41277*/         OPC_EmitInteger, MVT::i32, 14, 
/*41280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41283*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41295*/       /*Scope*/ 23, /*->41319*/
/*41296*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41298*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41301*/         OPC_EmitInteger, MVT::i32, 14, 
/*41304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41307*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41319*/       /*Scope*/ 23, /*->41343*/
/*41320*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41322*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41325*/         OPC_EmitInteger, MVT::i32, 14, 
/*41328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41331*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41343*/       0, /*End of Scope*/
/*41344*/     /*Scope*/ 110|128,1/*238*/, /*->41584*/
/*41346*/       OPC_MoveChild1,
/*41347*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41350*/       OPC_Scope, 29, /*->41381*/ // 6 children in Scope
/*41352*/         OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*41354*/         OPC_MoveParent,
/*41355*/         OPC_CheckType, MVT::i32,
/*41357*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41359*/         OPC_EmitConvertToTarget, 1,
/*41361*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41364*/         OPC_EmitInteger, MVT::i32, 14, 
/*41367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41370*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*41381*/       /*Scope*/ 26, /*->41408*/
/*41382*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41384*/         OPC_MoveParent,
/*41385*/         OPC_CheckType, MVT::i32,
/*41387*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41389*/         OPC_EmitConvertToTarget, 1,
/*41391*/         OPC_EmitInteger, MVT::i32, 14, 
/*41394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41397*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41408*/       /*Scope*/ 29, /*->41438*/
/*41409*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*41411*/         OPC_MoveParent,
/*41412*/         OPC_CheckType, MVT::i32,
/*41414*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41416*/         OPC_EmitConvertToTarget, 1,
/*41418*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41421*/         OPC_EmitInteger, MVT::i32, 14, 
/*41424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41427*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*41438*/       /*Scope*/ 26, /*->41465*/
/*41439*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41441*/         OPC_MoveParent,
/*41442*/         OPC_CheckType, MVT::i32,
/*41444*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41446*/         OPC_EmitConvertToTarget, 1,
/*41448*/         OPC_EmitInteger, MVT::i32, 14, 
/*41451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41454*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41465*/       /*Scope*/ 29, /*->41495*/
/*41466*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*41468*/         OPC_MoveParent,
/*41469*/         OPC_CheckType, MVT::i32,
/*41471*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41473*/         OPC_EmitConvertToTarget, 1,
/*41475*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*41478*/         OPC_EmitInteger, MVT::i32, 14, 
/*41481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41484*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41495*/       /*Scope*/ 87, /*->41583*/
/*41496*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*41498*/         OPC_MoveParent,
/*41499*/         OPC_CheckType, MVT::i32,
/*41501*/         OPC_Scope, 39, /*->41542*/ // 2 children in Scope
/*41503*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*41505*/           OPC_EmitConvertToTarget, 1,
/*41507*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41510*/           OPC_EmitInteger, MVT::i32, 14, 
/*41513*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41516*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41525*/           OPC_EmitInteger, MVT::i32, 14, 
/*41528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41531*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41542*/         /*Scope*/ 39, /*->41582*/
/*41543*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41545*/           OPC_EmitConvertToTarget, 1,
/*41547*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41550*/           OPC_EmitInteger, MVT::i32, 14, 
/*41553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41556*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41565*/           OPC_EmitInteger, MVT::i32, 14, 
/*41568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41571*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41582*/         0, /*End of Scope*/
/*41583*/       0, /*End of Scope*/
/*41584*/     /*Scope*/ 59, /*->41644*/
/*41585*/       OPC_CheckType, MVT::i32,
/*41587*/       OPC_Scope, 19, /*->41608*/ // 2 children in Scope
/*41589*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41591*/         OPC_EmitInteger, MVT::i32, 14, 
/*41594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41597*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41608*/       /*Scope*/ 34, /*->41643*/
/*41609*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41611*/         OPC_EmitInteger, MVT::i32, 14, 
/*41614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41617*/         OPC_Scope, 11, /*->41630*/ // 2 children in Scope
/*41619*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41630*/         /*Scope*/ 11, /*->41642*/
/*41631*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41642*/         0, /*End of Scope*/
/*41643*/       0, /*End of Scope*/
/*41644*/     0, /*End of Scope*/
/*41645*/   /*SwitchOpcode*/ 75|128,2/*331*/, TARGET_VAL(ARMISD::SUBC),// ->41980
/*41649*/     OPC_RecordChild0, // #0 = $Rn
/*41650*/     OPC_Scope, 56|128,1/*184*/, /*->41837*/ // 5 children in Scope
/*41653*/       OPC_RecordChild1, // #1 = $shift
/*41654*/       OPC_Scope, 20|128,1/*148*/, /*->41805*/ // 2 children in Scope
/*41657*/         OPC_CheckType, MVT::i32,
/*41659*/         OPC_Scope, 94, /*->41755*/ // 2 children in Scope
/*41661*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41663*/           OPC_Scope, 22, /*->41687*/ // 4 children in Scope
/*41665*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41668*/             OPC_EmitInteger, MVT::i32, 14, 
/*41671*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41674*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41687*/           /*Scope*/ 22, /*->41710*/
/*41688*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41691*/             OPC_EmitInteger, MVT::i32, 14, 
/*41694*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41697*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41710*/           /*Scope*/ 21, /*->41732*/
/*41711*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41714*/             OPC_EmitInteger, MVT::i32, 14, 
/*41717*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41720*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41732*/           /*Scope*/ 21, /*->41754*/
/*41733*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41736*/             OPC_EmitInteger, MVT::i32, 14, 
/*41739*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41742*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41754*/           0, /*End of Scope*/
/*41755*/         /*Scope*/ 48, /*->41804*/
/*41756*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41758*/           OPC_Scope, 21, /*->41781*/ // 2 children in Scope
/*41760*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41763*/             OPC_EmitInteger, MVT::i32, 14, 
/*41766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41769*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41781*/           /*Scope*/ 21, /*->41803*/
/*41782*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41785*/             OPC_EmitInteger, MVT::i32, 14, 
/*41788*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41791*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41803*/           0, /*End of Scope*/
/*41804*/         0, /*End of Scope*/
/*41805*/       /*Scope*/ 30, /*->41836*/
/*41806*/         OPC_MoveChild1,
/*41807*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41810*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41812*/         OPC_MoveParent,
/*41813*/         OPC_CheckType, MVT::i32,
/*41815*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41817*/         OPC_EmitConvertToTarget, 1,
/*41819*/         OPC_EmitInteger, MVT::i32, 14, 
/*41822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41825*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41836*/       0, /*End of Scope*/
/*41837*/     /*Scope*/ 31, /*->41869*/
/*41838*/       OPC_MoveChild0,
/*41839*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41842*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41844*/       OPC_MoveParent,
/*41845*/       OPC_RecordChild1, // #1 = $Rn
/*41846*/       OPC_CheckType, MVT::i32,
/*41848*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41850*/       OPC_EmitConvertToTarget, 0,
/*41852*/       OPC_EmitInteger, MVT::i32, 14, 
/*41855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41858*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41869*/     /*Scope*/ 31, /*->41901*/
/*41870*/       OPC_RecordChild1, // #1 = $imm
/*41871*/       OPC_MoveChild1,
/*41872*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41875*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41877*/       OPC_MoveParent,
/*41878*/       OPC_CheckType, MVT::i32,
/*41880*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41882*/       OPC_EmitConvertToTarget, 1,
/*41884*/       OPC_EmitInteger, MVT::i32, 14, 
/*41887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41890*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41901*/     /*Scope*/ 31, /*->41933*/
/*41902*/       OPC_MoveChild0,
/*41903*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41906*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41908*/       OPC_MoveParent,
/*41909*/       OPC_RecordChild1, // #1 = $Rn
/*41910*/       OPC_CheckType, MVT::i32,
/*41912*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41914*/       OPC_EmitConvertToTarget, 0,
/*41916*/       OPC_EmitInteger, MVT::i32, 14, 
/*41919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41922*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41933*/     /*Scope*/ 45, /*->41979*/
/*41934*/       OPC_RecordChild1, // #1 = $Rm
/*41935*/       OPC_CheckType, MVT::i32,
/*41937*/       OPC_Scope, 19, /*->41958*/ // 2 children in Scope
/*41939*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41941*/         OPC_EmitInteger, MVT::i32, 14, 
/*41944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41947*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41958*/       /*Scope*/ 19, /*->41978*/
/*41959*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41961*/         OPC_EmitInteger, MVT::i32, 14, 
/*41964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41967*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41978*/       0, /*End of Scope*/
/*41979*/     0, /*End of Scope*/
/*41980*/   /*SwitchOpcode*/ 76|128,3/*460*/, TARGET_VAL(ARMISD::ADDE),// ->42444
/*41984*/     OPC_RecordChild0, // #0 = $Rn
/*41985*/     OPC_RecordChild1, // #1 = $shift
/*41986*/     OPC_Scope, 100, /*->42088*/ // 3 children in Scope
/*41988*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41989*/       OPC_CheckType, MVT::i32,
/*41991*/       OPC_Scope, 63, /*->42056*/ // 2 children in Scope
/*41993*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41995*/         OPC_Scope, 29, /*->42026*/ // 2 children in Scope
/*41997*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42000*/           OPC_EmitInteger, MVT::i32, 14, 
/*42003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42009*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42012*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42026*/         /*Scope*/ 28, /*->42055*/
/*42027*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42030*/           OPC_EmitInteger, MVT::i32, 14, 
/*42033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42039*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42042*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42055*/         0, /*End of Scope*/
/*42056*/       /*Scope*/ 30, /*->42087*/
/*42057*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42059*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*42062*/         OPC_EmitInteger, MVT::i32, 14, 
/*42065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42071*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42074*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42087*/       0, /*End of Scope*/
/*42088*/     /*Scope*/ 37|128,2/*293*/, /*->42383*/
/*42090*/       OPC_MoveChild1,
/*42091*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42094*/       OPC_Scope, 37, /*->42133*/ // 6 children in Scope
/*42096*/         OPC_CheckPredicate, 77, // Predicate_imm0_255_not
/*42098*/         OPC_MoveParent,
/*42099*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42100*/         OPC_CheckType, MVT::i32,
/*42102*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42104*/         OPC_EmitConvertToTarget, 1,
/*42106*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*42109*/         OPC_EmitInteger, MVT::i32, 14, 
/*42112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42118*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42121*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*42133*/       /*Scope*/ 34, /*->42168*/
/*42134*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42136*/         OPC_MoveParent,
/*42137*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42138*/         OPC_CheckType, MVT::i32,
/*42140*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42142*/         OPC_EmitConvertToTarget, 1,
/*42144*/         OPC_EmitInteger, MVT::i32, 14, 
/*42147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42153*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42156*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42168*/       /*Scope*/ 37, /*->42206*/
/*42169*/         OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*42171*/         OPC_MoveParent,
/*42172*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42173*/         OPC_CheckType, MVT::i32,
/*42175*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42177*/         OPC_EmitConvertToTarget, 1,
/*42179*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42182*/         OPC_EmitInteger, MVT::i32, 14, 
/*42185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42191*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42194*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*42206*/       /*Scope*/ 34, /*->42241*/
/*42207*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42209*/         OPC_MoveParent,
/*42210*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42211*/         OPC_CheckType, MVT::i32,
/*42213*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42215*/         OPC_EmitConvertToTarget, 1,
/*42217*/         OPC_EmitInteger, MVT::i32, 14, 
/*42220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42226*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42229*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42241*/       /*Scope*/ 37, /*->42279*/
/*42242*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*42244*/         OPC_MoveParent,
/*42245*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42246*/         OPC_CheckType, MVT::i32,
/*42248*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42250*/         OPC_EmitConvertToTarget, 1,
/*42252*/         OPC_EmitNodeXForm, 1, 3, // t2_so_imm_not_XFORM
/*42255*/         OPC_EmitInteger, MVT::i32, 14, 
/*42258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42264*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42267*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*42279*/       /*Scope*/ 102, /*->42382*/
/*42280*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*42282*/         OPC_MoveParent,
/*42283*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42284*/         OPC_CheckType, MVT::i32,
/*42286*/         OPC_Scope, 46, /*->42334*/ // 2 children in Scope
/*42288*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*42290*/           OPC_EmitConvertToTarget, 1,
/*42292*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42295*/           OPC_EmitInteger, MVT::i32, 14, 
/*42298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42301*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42310*/           OPC_EmitInteger, MVT::i32, 14, 
/*42313*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42319*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42322*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42334*/         /*Scope*/ 46, /*->42381*/
/*42335*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42337*/           OPC_EmitConvertToTarget, 1,
/*42339*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*42342*/           OPC_EmitInteger, MVT::i32, 14, 
/*42345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42348*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42357*/           OPC_EmitInteger, MVT::i32, 14, 
/*42360*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42366*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42369*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42381*/         0, /*End of Scope*/
/*42382*/       0, /*End of Scope*/
/*42383*/     /*Scope*/ 59, /*->42443*/
/*42384*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42385*/       OPC_CheckType, MVT::i32,
/*42387*/       OPC_Scope, 26, /*->42415*/ // 2 children in Scope
/*42389*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42391*/         OPC_EmitInteger, MVT::i32, 14, 
/*42394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42400*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42403*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42415*/       /*Scope*/ 26, /*->42442*/
/*42416*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42418*/         OPC_EmitInteger, MVT::i32, 14, 
/*42421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42427*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42430*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42442*/       0, /*End of Scope*/
/*42443*/     0, /*End of Scope*/
/*42444*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ARMISD::SUBE),// ->42799
/*42448*/     OPC_RecordChild0, // #0 = $Rn
/*42449*/     OPC_Scope, 75|128,1/*203*/, /*->42655*/ // 3 children in Scope
/*42452*/       OPC_RecordChild1, // #1 = $shift
/*42453*/       OPC_Scope, 31|128,1/*159*/, /*->42615*/ // 2 children in Scope
/*42456*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42457*/         OPC_CheckType, MVT::i32,
/*42459*/         OPC_Scope, 122, /*->42583*/ // 2 children in Scope
/*42461*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42463*/           OPC_Scope, 29, /*->42494*/ // 4 children in Scope
/*42465*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42468*/             OPC_EmitInteger, MVT::i32, 14, 
/*42471*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42474*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42477*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42480*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42494*/           /*Scope*/ 29, /*->42524*/
/*42495*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*42498*/             OPC_EmitInteger, MVT::i32, 14, 
/*42501*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42507*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42510*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42524*/           /*Scope*/ 28, /*->42553*/
/*42525*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42528*/             OPC_EmitInteger, MVT::i32, 14, 
/*42531*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42537*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42540*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42553*/           /*Scope*/ 28, /*->42582*/
/*42554*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*42557*/             OPC_EmitInteger, MVT::i32, 14, 
/*42560*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42563*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42566*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42569*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42582*/           0, /*End of Scope*/
/*42583*/         /*Scope*/ 30, /*->42614*/
/*42584*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42586*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*42589*/           OPC_EmitInteger, MVT::i32, 14, 
/*42592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42598*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42601*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42614*/         0, /*End of Scope*/
/*42615*/       /*Scope*/ 38, /*->42654*/
/*42616*/         OPC_MoveChild1,
/*42617*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42620*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42622*/         OPC_MoveParent,
/*42623*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42624*/         OPC_CheckType, MVT::i32,
/*42626*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42628*/         OPC_EmitConvertToTarget, 1,
/*42630*/         OPC_EmitInteger, MVT::i32, 14, 
/*42633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42639*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42642*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42654*/       0, /*End of Scope*/
/*42655*/     /*Scope*/ 39, /*->42695*/
/*42656*/       OPC_MoveChild0,
/*42657*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42660*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42662*/       OPC_MoveParent,
/*42663*/       OPC_RecordChild1, // #1 = $Rn
/*42664*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42665*/       OPC_CheckType, MVT::i32,
/*42667*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42669*/       OPC_EmitConvertToTarget, 0,
/*42671*/       OPC_EmitInteger, MVT::i32, 14, 
/*42674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42680*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42683*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42695*/     /*Scope*/ 102, /*->42798*/
/*42696*/       OPC_RecordChild1, // #1 = $imm
/*42697*/       OPC_Scope, 38, /*->42737*/ // 2 children in Scope
/*42699*/         OPC_MoveChild1,
/*42700*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42703*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42705*/         OPC_MoveParent,
/*42706*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42707*/         OPC_CheckType, MVT::i32,
/*42709*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42711*/         OPC_EmitConvertToTarget, 1,
/*42713*/         OPC_EmitInteger, MVT::i32, 14, 
/*42716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42722*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42725*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42737*/       /*Scope*/ 59, /*->42797*/
/*42738*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42739*/         OPC_CheckType, MVT::i32,
/*42741*/         OPC_Scope, 26, /*->42769*/ // 2 children in Scope
/*42743*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42745*/           OPC_EmitInteger, MVT::i32, 14, 
/*42748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42751*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42754*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42757*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42769*/         /*Scope*/ 26, /*->42796*/
/*42770*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42772*/           OPC_EmitInteger, MVT::i32, 14, 
/*42775*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42778*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42781*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42784*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42796*/         0, /*End of Scope*/
/*42797*/       0, /*End of Scope*/
/*42798*/     0, /*End of Scope*/
/*42799*/   /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ARMISD::CMP),// ->43071
/*42803*/     OPC_RecordChild0, // #0 = $Rn
/*42804*/     OPC_CheckChild0Type, MVT::i32,
/*42806*/     OPC_RecordChild1, // #1 = $shift
/*42807*/     OPC_Scope, 47, /*->42856*/ // 6 children in Scope
/*42809*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42811*/       OPC_Scope, 21, /*->42834*/ // 2 children in Scope
/*42813*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42816*/         OPC_EmitInteger, MVT::i32, 14, 
/*42819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42834*/       /*Scope*/ 20, /*->42855*/
/*42835*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42838*/         OPC_EmitInteger, MVT::i32, 14, 
/*42841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42855*/       0, /*End of Scope*/
/*42856*/     /*Scope*/ 22, /*->42879*/
/*42857*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42859*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42862*/       OPC_EmitInteger, MVT::i32, 14, 
/*42865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42868*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42879*/     /*Scope*/ 4|128,1/*132*/, /*->43013*/
/*42881*/       OPC_MoveChild1,
/*42882*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42885*/       OPC_Scope, 23, /*->42910*/ // 5 children in Scope
/*42887*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42889*/         OPC_MoveParent,
/*42890*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42892*/         OPC_EmitConvertToTarget, 1,
/*42894*/         OPC_EmitInteger, MVT::i32, 14, 
/*42897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42900*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42910*/       /*Scope*/ 26, /*->42937*/
/*42911*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*42913*/         OPC_MoveParent,
/*42914*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42916*/         OPC_EmitConvertToTarget, 1,
/*42918*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*42921*/         OPC_EmitInteger, MVT::i32, 14, 
/*42924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42927*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42937*/       /*Scope*/ 23, /*->42961*/
/*42938*/         OPC_CheckPredicate, 47, // Predicate_imm0_255
/*42940*/         OPC_MoveParent,
/*42941*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42943*/         OPC_EmitConvertToTarget, 1,
/*42945*/         OPC_EmitInteger, MVT::i32, 14, 
/*42948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*42961*/       /*Scope*/ 23, /*->42985*/
/*42962*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42964*/         OPC_MoveParent,
/*42965*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42967*/         OPC_EmitConvertToTarget, 1,
/*42969*/         OPC_EmitInteger, MVT::i32, 14, 
/*42972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42975*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42985*/       /*Scope*/ 26, /*->43012*/
/*42986*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*42988*/         OPC_MoveParent,
/*42989*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42991*/         OPC_EmitConvertToTarget, 1,
/*42993*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*42996*/         OPC_EmitInteger, MVT::i32, 14, 
/*42999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43002*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*43012*/       0, /*End of Scope*/
/*43013*/     /*Scope*/ 18, /*->43032*/
/*43014*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43016*/       OPC_EmitInteger, MVT::i32, 14, 
/*43019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43022*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43032*/     /*Scope*/ 18, /*->43051*/
/*43033*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43035*/       OPC_EmitInteger, MVT::i32, 14, 
/*43038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43041*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43051*/     /*Scope*/ 18, /*->43070*/
/*43052*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43054*/       OPC_EmitInteger, MVT::i32, 14, 
/*43057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43060*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*43070*/     0, /*End of Scope*/
/*43071*/   /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::CMN),// ->43144
/*43074*/     OPC_RecordChild0, // #0 = $Rn
/*43075*/     OPC_CheckChild0Type, MVT::i32,
/*43077*/     OPC_Scope, 35, /*->43114*/ // 2 children in Scope
/*43079*/       OPC_MoveChild1,
/*43080*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*43083*/       OPC_CheckChild0Integer, 0, 
/*43085*/       OPC_RecordChild1, // #1 = $imm
/*43086*/       OPC_MoveChild1,
/*43087*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43090*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*43092*/       OPC_MoveParent,
/*43093*/       OPC_MoveParent,
/*43094*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43096*/       OPC_EmitConvertToTarget, 1,
/*43098*/       OPC_EmitInteger, MVT::i32, 14, 
/*43101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43104*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43114*/     /*Scope*/ 28, /*->43143*/
/*43115*/       OPC_RecordChild1, // #1 = $imm
/*43116*/       OPC_MoveChild1,
/*43117*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43120*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*43122*/       OPC_MoveParent,
/*43123*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43125*/       OPC_EmitConvertToTarget, 1,
/*43127*/       OPC_EmitInteger, MVT::i32, 14, 
/*43130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43133*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43143*/     0, /*End of Scope*/
/*43144*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::SHL),// ->43332
/*43148*/     OPC_Scope, 56, /*->43206*/ // 2 children in Scope
/*43150*/       OPC_RecordNode, // #0 = $src
/*43151*/       OPC_CheckType, MVT::i32,
/*43153*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43155*/       OPC_Scope, 24, /*->43181*/ // 2 children in Scope
/*43157*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*43160*/         OPC_EmitInteger, MVT::i32, 14, 
/*43163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43169*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*43181*/       /*Scope*/ 23, /*->43205*/
/*43182*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*43185*/         OPC_EmitInteger, MVT::i32, 14, 
/*43188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43194*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*43205*/       0, /*End of Scope*/
/*43206*/     /*Scope*/ 124, /*->43331*/
/*43207*/       OPC_RecordChild0, // #0 = $Rm
/*43208*/       OPC_RecordChild1, // #1 = $imm
/*43209*/       OPC_Scope, 66, /*->43277*/ // 2 children in Scope
/*43211*/         OPC_MoveChild1,
/*43212*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43215*/         OPC_CheckType, MVT::i32,
/*43217*/         OPC_Scope, 29, /*->43248*/ // 2 children in Scope
/*43219*/           OPC_CheckPredicate, 51, // Predicate_imm0_31
/*43221*/           OPC_MoveParent,
/*43222*/           OPC_CheckType, MVT::i32,
/*43224*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43226*/           OPC_EmitConvertToTarget, 1,
/*43228*/           OPC_EmitInteger, MVT::i32, 14, 
/*43231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43237*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*43248*/         /*Scope*/ 27, /*->43276*/
/*43249*/           OPC_MoveParent,
/*43250*/           OPC_CheckType, MVT::i32,
/*43252*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43254*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43257*/           OPC_EmitConvertToTarget, 1,
/*43259*/           OPC_EmitInteger, MVT::i32, 14, 
/*43262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43265*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*43276*/         0, /*End of Scope*/
/*43277*/       /*Scope*/ 52, /*->43330*/
/*43278*/         OPC_CheckChild1Type, MVT::i32,
/*43280*/         OPC_CheckType, MVT::i32,
/*43282*/         OPC_Scope, 22, /*->43306*/ // 2 children in Scope
/*43284*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43286*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43289*/           OPC_EmitInteger, MVT::i32, 14, 
/*43292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43295*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43306*/         /*Scope*/ 22, /*->43329*/
/*43307*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43309*/           OPC_EmitInteger, MVT::i32, 14, 
/*43312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43318*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43329*/         0, /*End of Scope*/
/*43330*/       0, /*End of Scope*/
/*43331*/     0, /*End of Scope*/
/*43332*/   /*SwitchOpcode*/ 117|128,106/*13685*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->57021
/*43336*/     OPC_Scope, 70, /*->43408*/ // 99 children in Scope
/*43338*/       OPC_CheckChild0Integer, 27|128,5/*667*/, 
/*43341*/       OPC_RecordChild1, // #0 = $a
/*43342*/       OPC_RecordChild2, // #1 = $pos
/*43343*/       OPC_MoveChild2,
/*43344*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43347*/       OPC_CheckPredicate, 78, // Predicate_imm1_32
/*43349*/       OPC_MoveParent,
/*43350*/       OPC_Scope, 27, /*->43379*/ // 2 children in Scope
/*43352*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*43354*/         OPC_EmitConvertToTarget, 1,
/*43356*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*43359*/         OPC_EmitInteger, MVT::i32, 0, 
/*43362*/         OPC_EmitInteger, MVT::i32, 14, 
/*43365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43368*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 667:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPRnopc:i32:$a, 0:i32)
/*43379*/       /*Scope*/ 27, /*->43407*/
/*43380*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43382*/         OPC_EmitConvertToTarget, 1,
/*43384*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*43387*/         OPC_EmitInteger, MVT::i32, 0, 
/*43390*/         OPC_EmitInteger, MVT::i32, 14, 
/*43393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43396*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 667:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (t2SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPR:i32:$a, 0:i32)
/*43407*/       0, /*End of Scope*/
/*43408*/     /*Scope*/ 64, /*->43473*/
/*43409*/       OPC_CheckChild0Integer, 37|128,5/*677*/, 
/*43412*/       OPC_RecordChild1, // #0 = $a
/*43413*/       OPC_RecordChild2, // #1 = $pos
/*43414*/       OPC_MoveChild2,
/*43415*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43418*/       OPC_CheckPredicate, 51, // Predicate_imm0_31
/*43420*/       OPC_MoveParent,
/*43421*/       OPC_Scope, 24, /*->43447*/ // 2 children in Scope
/*43423*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*43425*/         OPC_EmitConvertToTarget, 1,
/*43427*/         OPC_EmitInteger, MVT::i32, 0, 
/*43430*/         OPC_EmitInteger, MVT::i32, 14, 
/*43433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43436*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 677:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPRnopc:i32:$a, 0:i32)
/*43447*/       /*Scope*/ 24, /*->43472*/
/*43448*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43450*/         OPC_EmitConvertToTarget, 1,
/*43452*/         OPC_EmitInteger, MVT::i32, 0, 
/*43455*/         OPC_EmitInteger, MVT::i32, 14, 
/*43458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43461*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 677:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (t2USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPR:i32:$a, 0:i32)
/*43472*/       0, /*End of Scope*/
/*43473*/     /*Scope*/ 45, /*->43519*/
/*43474*/       OPC_CheckChild0Integer, 22|128,5/*662*/, 
/*43477*/       OPC_RecordChild1, // #0 = $Rm
/*43478*/       OPC_RecordChild2, // #1 = $Rn
/*43479*/       OPC_Scope, 18, /*->43499*/ // 2 children in Scope
/*43481*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43483*/         OPC_EmitInteger, MVT::i32, 14, 
/*43486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43489*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 662:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43499*/       /*Scope*/ 18, /*->43518*/
/*43500*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*43502*/         OPC_EmitInteger, MVT::i32, 14, 
/*43505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43508*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QADD), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 662:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43518*/       0, /*End of Scope*/
/*43519*/     /*Scope*/ 45, /*->43565*/
/*43520*/       OPC_CheckChild0Integer, 23|128,5/*663*/, 
/*43523*/       OPC_RecordChild1, // #0 = $Rm
/*43524*/       OPC_RecordChild2, // #1 = $Rn
/*43525*/       OPC_Scope, 18, /*->43545*/ // 2 children in Scope
/*43527*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43529*/         OPC_EmitInteger, MVT::i32, 14, 
/*43532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43535*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 663:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43545*/       /*Scope*/ 18, /*->43564*/
/*43546*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*43548*/         OPC_EmitInteger, MVT::i32, 14, 
/*43551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43554*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 663:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43564*/       0, /*End of Scope*/
/*43565*/     /*Scope*/ 29, /*->43595*/
/*43566*/       OPC_CheckChild0Integer, 127|128,3/*511*/, 
/*43569*/       OPC_RecordChild1, // #0 = $Rn
/*43570*/       OPC_RecordChild2, // #1 = $Rm
/*43571*/       OPC_Scope, 10, /*->43583*/ // 2 children in Scope
/*43573*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43575*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 511:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43583*/       /*Scope*/ 10, /*->43594*/
/*43584*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43586*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 511:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43594*/       0, /*End of Scope*/
/*43595*/     /*Scope*/ 29, /*->43625*/
/*43596*/       OPC_CheckChild0Integer, 0|128,4/*512*/, 
/*43599*/       OPC_RecordChild1, // #0 = $Rn
/*43600*/       OPC_RecordChild2, // #1 = $Rm
/*43601*/       OPC_Scope, 10, /*->43613*/ // 2 children in Scope
/*43603*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43605*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 512:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43613*/       /*Scope*/ 10, /*->43624*/
/*43614*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43616*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 512:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43624*/       0, /*End of Scope*/
/*43625*/     /*Scope*/ 29, /*->43655*/
/*43626*/       OPC_CheckChild0Integer, 3|128,4/*515*/, 
/*43629*/       OPC_RecordChild1, // #0 = $Rn
/*43630*/       OPC_RecordChild2, // #1 = $Rm
/*43631*/       OPC_Scope, 10, /*->43643*/ // 2 children in Scope
/*43633*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43635*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 515:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43643*/       /*Scope*/ 10, /*->43654*/
/*43644*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43646*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 515:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43654*/       0, /*End of Scope*/
/*43655*/     /*Scope*/ 29, /*->43685*/
/*43656*/       OPC_CheckChild0Integer, 1|128,4/*513*/, 
/*43659*/       OPC_RecordChild1, // #0 = $Rn
/*43660*/       OPC_RecordChild2, // #1 = $Rm
/*43661*/       OPC_Scope, 10, /*->43673*/ // 2 children in Scope
/*43663*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43665*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 513:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43673*/       /*Scope*/ 10, /*->43684*/
/*43674*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43676*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 513:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43684*/       0, /*End of Scope*/
/*43685*/     /*Scope*/ 29, /*->43715*/
/*43686*/       OPC_CheckChild0Integer, 4|128,4/*516*/, 
/*43689*/       OPC_RecordChild1, // #0 = $Rn
/*43690*/       OPC_RecordChild2, // #1 = $Rm
/*43691*/       OPC_Scope, 10, /*->43703*/ // 2 children in Scope
/*43693*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43695*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 516:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43703*/       /*Scope*/ 10, /*->43714*/
/*43704*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43706*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 516:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43714*/       0, /*End of Scope*/
/*43715*/     /*Scope*/ 29, /*->43745*/
/*43716*/       OPC_CheckChild0Integer, 2|128,4/*514*/, 
/*43719*/       OPC_RecordChild1, // #0 = $Rn
/*43720*/       OPC_RecordChild2, // #1 = $Rm
/*43721*/       OPC_Scope, 10, /*->43733*/ // 2 children in Scope
/*43723*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43725*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 514:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43733*/       /*Scope*/ 10, /*->43744*/
/*43734*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43736*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 514:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43744*/       0, /*End of Scope*/
/*43745*/     /*Scope*/ 19, /*->43765*/
/*43746*/       OPC_CheckChild0Integer, 8|128,4/*520*/, 
/*43749*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*43751*/       OPC_EmitInteger, MVT::i32, 14, 
/*43754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43757*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMRS), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 520:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*43765*/     /*Scope*/ 59, /*->43825*/
/*43766*/       OPC_CheckChild0Integer, 32|128,4/*544*/, 
/*43769*/       OPC_RecordChild1, // #0 = $Rn
/*43770*/       OPC_EmitInteger, MVT::i64, 0, 
/*43773*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43776*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43784*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43787*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43796*/       OPC_EmitNode1, TARGET_VAL(ARM::SHA1H), 0,
                    MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43803*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43806*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43814*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43817*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 544:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43825*/     /*Scope*/ 46, /*->43872*/
/*43826*/       OPC_CheckChild0Integer, 38|128,5/*678*/, 
/*43829*/       OPC_RecordChild1, // #0 = $Dm
/*43830*/       OPC_Scope, 19, /*->43851*/ // 2 children in Scope
/*43832*/         OPC_CheckChild1Type, MVT::f64,
/*43834*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43836*/         OPC_EmitInteger, MVT::i32, 14, 
/*43839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43842*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 678:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43851*/       /*Scope*/ 19, /*->43871*/
/*43852*/         OPC_CheckChild1Type, MVT::f32,
/*43854*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43856*/         OPC_EmitInteger, MVT::i32, 14, 
/*43859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 678:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43871*/       0, /*End of Scope*/
/*43872*/     /*Scope*/ 46, /*->43919*/
/*43873*/       OPC_CheckChild0Integer, 39|128,5/*679*/, 
/*43876*/       OPC_RecordChild1, // #0 = $Dm
/*43877*/       OPC_Scope, 19, /*->43898*/ // 2 children in Scope
/*43879*/         OPC_CheckChild1Type, MVT::f64,
/*43881*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43883*/         OPC_EmitInteger, MVT::i32, 14, 
/*43886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43889*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 679:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43898*/       /*Scope*/ 19, /*->43918*/
/*43899*/         OPC_CheckChild1Type, MVT::f32,
/*43901*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43903*/         OPC_EmitInteger, MVT::i32, 14, 
/*43906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43909*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 679:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43918*/       0, /*End of Scope*/
/*43919*/     /*Scope*/ 58|128,16/*2106*/, /*->46027*/
/*43921*/       OPC_CheckChild0Integer, 93|128,4/*605*/, 
/*43924*/       OPC_Scope, 17|128,2/*273*/, /*->44200*/ // 15 children in Scope
/*43927*/         OPC_RecordChild1, // #0 = $src1
/*43928*/         OPC_Scope, 105, /*->44035*/ // 4 children in Scope
/*43930*/           OPC_CheckChild1Type, MVT::v4i16,
/*43932*/           OPC_MoveChild2,
/*43933*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43936*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*43939*/           OPC_Scope, 46, /*->43987*/ // 2 children in Scope
/*43941*/             OPC_RecordChild1, // #1 = $Vn
/*43942*/             OPC_CheckChild1Type, MVT::v4i16,
/*43944*/             OPC_MoveChild2,
/*43945*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43948*/             OPC_RecordChild0, // #2 = $Vm
/*43949*/             OPC_CheckChild0Type, MVT::v4i16,
/*43951*/             OPC_RecordChild1, // #3 = $lane
/*43952*/             OPC_MoveChild1,
/*43953*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43956*/             OPC_MoveParent,
/*43957*/             OPC_CheckType, MVT::v4i16,
/*43959*/             OPC_MoveParent,
/*43960*/             OPC_CheckType, MVT::v4i16,
/*43962*/             OPC_MoveParent,
/*43963*/             OPC_CheckType, MVT::v4i16,
/*43965*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43967*/             OPC_EmitConvertToTarget, 3,
/*43969*/             OPC_EmitInteger, MVT::i32, 14, 
/*43972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43975*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 605:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43987*/           /*Scope*/ 46, /*->44034*/
/*43988*/             OPC_MoveChild1,
/*43989*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43992*/             OPC_RecordChild0, // #1 = $Vm
/*43993*/             OPC_CheckChild0Type, MVT::v4i16,
/*43995*/             OPC_RecordChild1, // #2 = $lane
/*43996*/             OPC_MoveChild1,
/*43997*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44000*/             OPC_MoveParent,
/*44001*/             OPC_CheckType, MVT::v4i16,
/*44003*/             OPC_MoveParent,
/*44004*/             OPC_RecordChild2, // #3 = $Vn
/*44005*/             OPC_CheckChild2Type, MVT::v4i16,
/*44007*/             OPC_CheckType, MVT::v4i16,
/*44009*/             OPC_MoveParent,
/*44010*/             OPC_CheckType, MVT::v4i16,
/*44012*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44014*/             OPC_EmitConvertToTarget, 2,
/*44016*/             OPC_EmitInteger, MVT::i32, 14, 
/*44019*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44022*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 605:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 613:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44034*/           0, /*End of Scope*/
/*44035*/         /*Scope*/ 55, /*->44091*/
/*44036*/           OPC_CheckChild1Type, MVT::v2i32,
/*44038*/           OPC_MoveChild2,
/*44039*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44042*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*44045*/           OPC_RecordChild1, // #1 = $Vn
/*44046*/           OPC_CheckChild1Type, MVT::v2i32,
/*44048*/           OPC_MoveChild2,
/*44049*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44052*/           OPC_RecordChild0, // #2 = $Vm
/*44053*/           OPC_CheckChild0Type, MVT::v2i32,
/*44055*/           OPC_RecordChild1, // #3 = $lane
/*44056*/           OPC_MoveChild1,
/*44057*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44060*/           OPC_MoveParent,
/*44061*/           OPC_CheckType, MVT::v2i32,
/*44063*/           OPC_MoveParent,
/*44064*/           OPC_CheckType, MVT::v2i32,
/*44066*/           OPC_MoveParent,
/*44067*/           OPC_CheckType, MVT::v2i32,
/*44069*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44071*/           OPC_EmitConvertToTarget, 3,
/*44073*/           OPC_EmitInteger, MVT::i32, 14, 
/*44076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44079*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 605:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44091*/         /*Scope*/ 53, /*->44145*/
/*44092*/           OPC_CheckChild1Type, MVT::v4i32,
/*44094*/           OPC_MoveChild2,
/*44095*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44098*/           OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*44101*/           OPC_RecordChild1, // #1 = $Vn
/*44102*/           OPC_CheckChild1Type, MVT::v4i16,
/*44104*/           OPC_MoveChild2,
/*44105*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44108*/           OPC_RecordChild0, // #2 = $Vm
/*44109*/           OPC_CheckChild0Type, MVT::v4i16,
/*44111*/           OPC_RecordChild1, // #3 = $lane
/*44112*/           OPC_MoveChild1,
/*44113*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44116*/           OPC_MoveParent,
/*44117*/           OPC_CheckType, MVT::v4i16,
/*44119*/           OPC_MoveParent,
/*44120*/           OPC_CheckType, MVT::v4i32,
/*44122*/           OPC_MoveParent,
/*44123*/           OPC_CheckType, MVT::v4i32,
/*44125*/           OPC_EmitConvertToTarget, 3,
/*44127*/           OPC_EmitInteger, MVT::i32, 14, 
/*44130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44133*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 608:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44145*/         /*Scope*/ 53, /*->44199*/
/*44146*/           OPC_CheckChild1Type, MVT::v2i64,
/*44148*/           OPC_MoveChild2,
/*44149*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44152*/           OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*44155*/           OPC_RecordChild1, // #1 = $Vn
/*44156*/           OPC_CheckChild1Type, MVT::v2i32,
/*44158*/           OPC_MoveChild2,
/*44159*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44162*/           OPC_RecordChild0, // #2 = $Vm
/*44163*/           OPC_CheckChild0Type, MVT::v2i32,
/*44165*/           OPC_RecordChild1, // #3 = $lane
/*44166*/           OPC_MoveChild1,
/*44167*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44170*/           OPC_MoveParent,
/*44171*/           OPC_CheckType, MVT::v2i32,
/*44173*/           OPC_MoveParent,
/*44174*/           OPC_CheckType, MVT::v2i64,
/*44176*/           OPC_MoveParent,
/*44177*/           OPC_CheckType, MVT::v2i64,
/*44179*/           OPC_EmitConvertToTarget, 3,
/*44181*/           OPC_EmitInteger, MVT::i32, 14, 
/*44184*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44187*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 605:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 608:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44199*/         0, /*End of Scope*/
/*44200*/       /*Scope*/ 109, /*->44310*/
/*44201*/         OPC_MoveChild1,
/*44202*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44205*/         OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*44208*/         OPC_Scope, 49, /*->44259*/ // 2 children in Scope
/*44210*/           OPC_RecordChild1, // #0 = $Vn
/*44211*/           OPC_CheckChild1Type, MVT::v4i16,
/*44213*/           OPC_MoveChild2,
/*44214*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44217*/           OPC_RecordChild0, // #1 = $Vm
/*44218*/           OPC_CheckChild0Type, MVT::v4i16,
/*44220*/           OPC_RecordChild1, // #2 = $lane
/*44221*/           OPC_MoveChild1,
/*44222*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44225*/           OPC_MoveParent,
/*44226*/           OPC_CheckType, MVT::v4i16,
/*44228*/           OPC_MoveParent,
/*44229*/           OPC_CheckType, MVT::v4i16,
/*44231*/           OPC_MoveParent,
/*44232*/           OPC_RecordChild2, // #3 = $src1
/*44233*/           OPC_CheckChild2Type, MVT::v4i16,
/*44235*/           OPC_CheckType, MVT::v4i16,
/*44237*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44239*/           OPC_EmitConvertToTarget, 2,
/*44241*/           OPC_EmitInteger, MVT::i32, 14, 
/*44244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44247*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 605:iPTR, (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44259*/         /*Scope*/ 49, /*->44309*/
/*44260*/           OPC_MoveChild1,
/*44261*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44264*/           OPC_RecordChild0, // #0 = $Vm
/*44265*/           OPC_CheckChild0Type, MVT::v4i16,
/*44267*/           OPC_RecordChild1, // #1 = $lane
/*44268*/           OPC_MoveChild1,
/*44269*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44272*/           OPC_MoveParent,
/*44273*/           OPC_CheckType, MVT::v4i16,
/*44275*/           OPC_MoveParent,
/*44276*/           OPC_RecordChild2, // #2 = $Vn
/*44277*/           OPC_CheckChild2Type, MVT::v4i16,
/*44279*/           OPC_CheckType, MVT::v4i16,
/*44281*/           OPC_MoveParent,
/*44282*/           OPC_RecordChild2, // #3 = $src1
/*44283*/           OPC_CheckChild2Type, MVT::v4i16,
/*44285*/           OPC_CheckType, MVT::v4i16,
/*44287*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44289*/           OPC_EmitConvertToTarget, 1,
/*44291*/           OPC_EmitInteger, MVT::i32, 14, 
/*44294*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44297*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 605:iPTR, (intrinsic_wo_chain:v4i16 613:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44309*/         0, /*End of Scope*/
/*44310*/       /*Scope*/ 56, /*->44367*/
/*44311*/         OPC_RecordChild1, // #0 = $src1
/*44312*/         OPC_CheckChild1Type, MVT::v2i32,
/*44314*/         OPC_MoveChild2,
/*44315*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44318*/         OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*44321*/         OPC_MoveChild1,
/*44322*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44325*/         OPC_RecordChild0, // #1 = $Vm
/*44326*/         OPC_CheckChild0Type, MVT::v2i32,
/*44328*/         OPC_RecordChild1, // #2 = $lane
/*44329*/         OPC_MoveChild1,
/*44330*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44333*/         OPC_MoveParent,
/*44334*/         OPC_CheckType, MVT::v2i32,
/*44336*/         OPC_MoveParent,
/*44337*/         OPC_RecordChild2, // #3 = $Vn
/*44338*/         OPC_CheckChild2Type, MVT::v2i32,
/*44340*/         OPC_CheckType, MVT::v2i32,
/*44342*/         OPC_MoveParent,
/*44343*/         OPC_CheckType, MVT::v2i32,
/*44345*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44347*/         OPC_EmitConvertToTarget, 2,
/*44349*/         OPC_EmitInteger, MVT::i32, 14, 
/*44352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44355*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 605:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 613:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44367*/       /*Scope*/ 109, /*->44477*/
/*44368*/         OPC_MoveChild1,
/*44369*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44372*/         OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*44375*/         OPC_Scope, 49, /*->44426*/ // 2 children in Scope
/*44377*/           OPC_RecordChild1, // #0 = $Vn
/*44378*/           OPC_CheckChild1Type, MVT::v2i32,
/*44380*/           OPC_MoveChild2,
/*44381*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44384*/           OPC_RecordChild0, // #1 = $Vm
/*44385*/           OPC_CheckChild0Type, MVT::v2i32,
/*44387*/           OPC_RecordChild1, // #2 = $lane
/*44388*/           OPC_MoveChild1,
/*44389*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44392*/           OPC_MoveParent,
/*44393*/           OPC_CheckType, MVT::v2i32,
/*44395*/           OPC_MoveParent,
/*44396*/           OPC_CheckType, MVT::v2i32,
/*44398*/           OPC_MoveParent,
/*44399*/           OPC_RecordChild2, // #3 = $src1
/*44400*/           OPC_CheckChild2Type, MVT::v2i32,
/*44402*/           OPC_CheckType, MVT::v2i32,
/*44404*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44406*/           OPC_EmitConvertToTarget, 2,
/*44408*/           OPC_EmitInteger, MVT::i32, 14, 
/*44411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44414*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 605:iPTR, (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44426*/         /*Scope*/ 49, /*->44476*/
/*44427*/           OPC_MoveChild1,
/*44428*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44431*/           OPC_RecordChild0, // #0 = $Vm
/*44432*/           OPC_CheckChild0Type, MVT::v2i32,
/*44434*/           OPC_RecordChild1, // #1 = $lane
/*44435*/           OPC_MoveChild1,
/*44436*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44439*/           OPC_MoveParent,
/*44440*/           OPC_CheckType, MVT::v2i32,
/*44442*/           OPC_MoveParent,
/*44443*/           OPC_RecordChild2, // #2 = $Vn
/*44444*/           OPC_CheckChild2Type, MVT::v2i32,
/*44446*/           OPC_CheckType, MVT::v2i32,
/*44448*/           OPC_MoveParent,
/*44449*/           OPC_RecordChild2, // #3 = $src1
/*44450*/           OPC_CheckChild2Type, MVT::v2i32,
/*44452*/           OPC_CheckType, MVT::v2i32,
/*44454*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44456*/           OPC_EmitConvertToTarget, 1,
/*44458*/           OPC_EmitInteger, MVT::i32, 14, 
/*44461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44464*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 605:iPTR, (intrinsic_wo_chain:v2i32 613:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44476*/         0, /*End of Scope*/
/*44477*/       /*Scope*/ 54, /*->44532*/
/*44478*/         OPC_RecordChild1, // #0 = $src1
/*44479*/         OPC_CheckChild1Type, MVT::v4i32,
/*44481*/         OPC_MoveChild2,
/*44482*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44485*/         OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*44488*/         OPC_MoveChild1,
/*44489*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44492*/         OPC_RecordChild0, // #1 = $Vm
/*44493*/         OPC_CheckChild0Type, MVT::v4i16,
/*44495*/         OPC_RecordChild1, // #2 = $lane
/*44496*/         OPC_MoveChild1,
/*44497*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44500*/         OPC_MoveParent,
/*44501*/         OPC_CheckType, MVT::v4i16,
/*44503*/         OPC_MoveParent,
/*44504*/         OPC_RecordChild2, // #3 = $Vn
/*44505*/         OPC_CheckChild2Type, MVT::v4i16,
/*44507*/         OPC_CheckType, MVT::v4i32,
/*44509*/         OPC_MoveParent,
/*44510*/         OPC_CheckType, MVT::v4i32,
/*44512*/         OPC_EmitConvertToTarget, 2,
/*44514*/         OPC_EmitInteger, MVT::i32, 14, 
/*44517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44520*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 608:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44532*/       /*Scope*/ 105, /*->44638*/
/*44533*/         OPC_MoveChild1,
/*44534*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44537*/         OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*44540*/         OPC_Scope, 47, /*->44589*/ // 2 children in Scope
/*44542*/           OPC_RecordChild1, // #0 = $Vn
/*44543*/           OPC_CheckChild1Type, MVT::v4i16,
/*44545*/           OPC_MoveChild2,
/*44546*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44549*/           OPC_RecordChild0, // #1 = $Vm
/*44550*/           OPC_CheckChild0Type, MVT::v4i16,
/*44552*/           OPC_RecordChild1, // #2 = $lane
/*44553*/           OPC_MoveChild1,
/*44554*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44557*/           OPC_MoveParent,
/*44558*/           OPC_CheckType, MVT::v4i16,
/*44560*/           OPC_MoveParent,
/*44561*/           OPC_CheckType, MVT::v4i32,
/*44563*/           OPC_MoveParent,
/*44564*/           OPC_RecordChild2, // #3 = $src1
/*44565*/           OPC_CheckChild2Type, MVT::v4i32,
/*44567*/           OPC_CheckType, MVT::v4i32,
/*44569*/           OPC_EmitConvertToTarget, 2,
/*44571*/           OPC_EmitInteger, MVT::i32, 14, 
/*44574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44577*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 605:iPTR, (intrinsic_wo_chain:v4i32 608:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44589*/         /*Scope*/ 47, /*->44637*/
/*44590*/           OPC_MoveChild1,
/*44591*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44594*/           OPC_RecordChild0, // #0 = $Vm
/*44595*/           OPC_CheckChild0Type, MVT::v4i16,
/*44597*/           OPC_RecordChild1, // #1 = $lane
/*44598*/           OPC_MoveChild1,
/*44599*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44602*/           OPC_MoveParent,
/*44603*/           OPC_CheckType, MVT::v4i16,
/*44605*/           OPC_MoveParent,
/*44606*/           OPC_RecordChild2, // #2 = $Vn
/*44607*/           OPC_CheckChild2Type, MVT::v4i16,
/*44609*/           OPC_CheckType, MVT::v4i32,
/*44611*/           OPC_MoveParent,
/*44612*/           OPC_RecordChild2, // #3 = $src1
/*44613*/           OPC_CheckChild2Type, MVT::v4i32,
/*44615*/           OPC_CheckType, MVT::v4i32,
/*44617*/           OPC_EmitConvertToTarget, 1,
/*44619*/           OPC_EmitInteger, MVT::i32, 14, 
/*44622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44625*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 605:iPTR, (intrinsic_wo_chain:v4i32 608:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44637*/         0, /*End of Scope*/
/*44638*/       /*Scope*/ 54, /*->44693*/
/*44639*/         OPC_RecordChild1, // #0 = $src1
/*44640*/         OPC_CheckChild1Type, MVT::v2i64,
/*44642*/         OPC_MoveChild2,
/*44643*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44646*/         OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*44649*/         OPC_MoveChild1,
/*44650*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44653*/         OPC_RecordChild0, // #1 = $Vm
/*44654*/         OPC_CheckChild0Type, MVT::v2i32,
/*44656*/         OPC_RecordChild1, // #2 = $lane
/*44657*/         OPC_MoveChild1,
/*44658*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44661*/         OPC_MoveParent,
/*44662*/         OPC_CheckType, MVT::v2i32,
/*44664*/         OPC_MoveParent,
/*44665*/         OPC_RecordChild2, // #3 = $Vn
/*44666*/         OPC_CheckChild2Type, MVT::v2i32,
/*44668*/         OPC_CheckType, MVT::v2i64,
/*44670*/         OPC_MoveParent,
/*44671*/         OPC_CheckType, MVT::v2i64,
/*44673*/         OPC_EmitConvertToTarget, 2,
/*44675*/         OPC_EmitInteger, MVT::i32, 14, 
/*44678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44681*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 605:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 608:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44693*/       /*Scope*/ 105, /*->44799*/
/*44694*/         OPC_MoveChild1,
/*44695*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44698*/         OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*44701*/         OPC_Scope, 47, /*->44750*/ // 2 children in Scope
/*44703*/           OPC_RecordChild1, // #0 = $Vn
/*44704*/           OPC_CheckChild1Type, MVT::v2i32,
/*44706*/           OPC_MoveChild2,
/*44707*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44710*/           OPC_RecordChild0, // #1 = $Vm
/*44711*/           OPC_CheckChild0Type, MVT::v2i32,
/*44713*/           OPC_RecordChild1, // #2 = $lane
/*44714*/           OPC_MoveChild1,
/*44715*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44718*/           OPC_MoveParent,
/*44719*/           OPC_CheckType, MVT::v2i32,
/*44721*/           OPC_MoveParent,
/*44722*/           OPC_CheckType, MVT::v2i64,
/*44724*/           OPC_MoveParent,
/*44725*/           OPC_RecordChild2, // #3 = $src1
/*44726*/           OPC_CheckChild2Type, MVT::v2i64,
/*44728*/           OPC_CheckType, MVT::v2i64,
/*44730*/           OPC_EmitConvertToTarget, 2,
/*44732*/           OPC_EmitInteger, MVT::i32, 14, 
/*44735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44738*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 605:iPTR, (intrinsic_wo_chain:v2i64 608:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44750*/         /*Scope*/ 47, /*->44798*/
/*44751*/           OPC_MoveChild1,
/*44752*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44755*/           OPC_RecordChild0, // #0 = $Vm
/*44756*/           OPC_CheckChild0Type, MVT::v2i32,
/*44758*/           OPC_RecordChild1, // #1 = $lane
/*44759*/           OPC_MoveChild1,
/*44760*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44763*/           OPC_MoveParent,
/*44764*/           OPC_CheckType, MVT::v2i32,
/*44766*/           OPC_MoveParent,
/*44767*/           OPC_RecordChild2, // #2 = $Vn
/*44768*/           OPC_CheckChild2Type, MVT::v2i32,
/*44770*/           OPC_CheckType, MVT::v2i64,
/*44772*/           OPC_MoveParent,
/*44773*/           OPC_RecordChild2, // #3 = $src1
/*44774*/           OPC_CheckChild2Type, MVT::v2i64,
/*44776*/           OPC_CheckType, MVT::v2i64,
/*44778*/           OPC_EmitConvertToTarget, 1,
/*44780*/           OPC_EmitInteger, MVT::i32, 14, 
/*44783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44786*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 605:iPTR, (intrinsic_wo_chain:v2i64 608:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44798*/         0, /*End of Scope*/
/*44799*/       /*Scope*/ 86|128,1/*214*/, /*->45015*/
/*44801*/         OPC_RecordChild1, // #0 = $src1
/*44802*/         OPC_Scope, 9|128,1/*137*/, /*->44942*/ // 2 children in Scope
/*44805*/           OPC_CheckChild1Type, MVT::v8i16,
/*44807*/           OPC_MoveChild2,
/*44808*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44811*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*44814*/           OPC_Scope, 62, /*->44878*/ // 2 children in Scope
/*44816*/             OPC_RecordChild1, // #1 = $src2
/*44817*/             OPC_CheckChild1Type, MVT::v8i16,
/*44819*/             OPC_MoveChild2,
/*44820*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44823*/             OPC_RecordChild0, // #2 = $src3
/*44824*/             OPC_CheckChild0Type, MVT::v8i16,
/*44826*/             OPC_RecordChild1, // #3 = $lane
/*44827*/             OPC_MoveChild1,
/*44828*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44831*/             OPC_MoveParent,
/*44832*/             OPC_CheckType, MVT::v8i16,
/*44834*/             OPC_MoveParent,
/*44835*/             OPC_CheckType, MVT::v8i16,
/*44837*/             OPC_MoveParent,
/*44838*/             OPC_CheckType, MVT::v8i16,
/*44840*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44842*/             OPC_EmitConvertToTarget, 3,
/*44844*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*44847*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*44855*/             OPC_EmitConvertToTarget, 3,
/*44857*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*44860*/             OPC_EmitInteger, MVT::i32, 14, 
/*44863*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44866*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 605:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44878*/           /*Scope*/ 62, /*->44941*/
/*44879*/             OPC_MoveChild1,
/*44880*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44883*/             OPC_RecordChild0, // #1 = $src3
/*44884*/             OPC_CheckChild0Type, MVT::v8i16,
/*44886*/             OPC_RecordChild1, // #2 = $lane
/*44887*/             OPC_MoveChild1,
/*44888*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44891*/             OPC_MoveParent,
/*44892*/             OPC_CheckType, MVT::v8i16,
/*44894*/             OPC_MoveParent,
/*44895*/             OPC_RecordChild2, // #3 = $src2
/*44896*/             OPC_CheckChild2Type, MVT::v8i16,
/*44898*/             OPC_CheckType, MVT::v8i16,
/*44900*/             OPC_MoveParent,
/*44901*/             OPC_CheckType, MVT::v8i16,
/*44903*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44905*/             OPC_EmitConvertToTarget, 2,
/*44907*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*44910*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44918*/             OPC_EmitConvertToTarget, 2,
/*44920*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*44923*/             OPC_EmitInteger, MVT::i32, 14, 
/*44926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44929*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 605:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 613:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44941*/           0, /*End of Scope*/
/*44942*/         /*Scope*/ 71, /*->45014*/
/*44943*/           OPC_CheckChild1Type, MVT::v4i32,
/*44945*/           OPC_MoveChild2,
/*44946*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44949*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*44952*/           OPC_RecordChild1, // #1 = $src2
/*44953*/           OPC_CheckChild1Type, MVT::v4i32,
/*44955*/           OPC_MoveChild2,
/*44956*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44959*/           OPC_RecordChild0, // #2 = $src3
/*44960*/           OPC_CheckChild0Type, MVT::v4i32,
/*44962*/           OPC_RecordChild1, // #3 = $lane
/*44963*/           OPC_MoveChild1,
/*44964*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44967*/           OPC_MoveParent,
/*44968*/           OPC_CheckType, MVT::v4i32,
/*44970*/           OPC_MoveParent,
/*44971*/           OPC_CheckType, MVT::v4i32,
/*44973*/           OPC_MoveParent,
/*44974*/           OPC_CheckType, MVT::v4i32,
/*44976*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44978*/           OPC_EmitConvertToTarget, 3,
/*44980*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*44983*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*44991*/           OPC_EmitConvertToTarget, 3,
/*44993*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*44996*/           OPC_EmitInteger, MVT::i32, 14, 
/*44999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45002*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45014*/         0, /*End of Scope*/
/*45015*/       /*Scope*/ 13|128,1/*141*/, /*->45158*/
/*45017*/         OPC_MoveChild1,
/*45018*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45021*/         OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*45024*/         OPC_Scope, 65, /*->45091*/ // 2 children in Scope
/*45026*/           OPC_RecordChild1, // #0 = $src2
/*45027*/           OPC_CheckChild1Type, MVT::v8i16,
/*45029*/           OPC_MoveChild2,
/*45030*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45033*/           OPC_RecordChild0, // #1 = $src3
/*45034*/           OPC_CheckChild0Type, MVT::v8i16,
/*45036*/           OPC_RecordChild1, // #2 = $lane
/*45037*/           OPC_MoveChild1,
/*45038*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45041*/           OPC_MoveParent,
/*45042*/           OPC_CheckType, MVT::v8i16,
/*45044*/           OPC_MoveParent,
/*45045*/           OPC_CheckType, MVT::v8i16,
/*45047*/           OPC_MoveParent,
/*45048*/           OPC_RecordChild2, // #3 = $src1
/*45049*/           OPC_CheckChild2Type, MVT::v8i16,
/*45051*/           OPC_CheckType, MVT::v8i16,
/*45053*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45055*/           OPC_EmitConvertToTarget, 2,
/*45057*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*45060*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*45068*/           OPC_EmitConvertToTarget, 2,
/*45070*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*45073*/           OPC_EmitInteger, MVT::i32, 14, 
/*45076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45079*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 605:iPTR, (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45091*/         /*Scope*/ 65, /*->45157*/
/*45092*/           OPC_MoveChild1,
/*45093*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45096*/           OPC_RecordChild0, // #0 = $src3
/*45097*/           OPC_CheckChild0Type, MVT::v8i16,
/*45099*/           OPC_RecordChild1, // #1 = $lane
/*45100*/           OPC_MoveChild1,
/*45101*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45104*/           OPC_MoveParent,
/*45105*/           OPC_CheckType, MVT::v8i16,
/*45107*/           OPC_MoveParent,
/*45108*/           OPC_RecordChild2, // #2 = $src2
/*45109*/           OPC_CheckChild2Type, MVT::v8i16,
/*45111*/           OPC_CheckType, MVT::v8i16,
/*45113*/           OPC_MoveParent,
/*45114*/           OPC_RecordChild2, // #3 = $src1
/*45115*/           OPC_CheckChild2Type, MVT::v8i16,
/*45117*/           OPC_CheckType, MVT::v8i16,
/*45119*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45121*/           OPC_EmitConvertToTarget, 1,
/*45123*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*45126*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*45134*/           OPC_EmitConvertToTarget, 1,
/*45136*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*45139*/           OPC_EmitInteger, MVT::i32, 14, 
/*45142*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45145*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 605:iPTR, (intrinsic_wo_chain:v8i16 613:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45157*/         0, /*End of Scope*/
/*45158*/       /*Scope*/ 72, /*->45231*/
/*45159*/         OPC_RecordChild1, // #0 = $src1
/*45160*/         OPC_CheckChild1Type, MVT::v4i32,
/*45162*/         OPC_MoveChild2,
/*45163*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45166*/         OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*45169*/         OPC_MoveChild1,
/*45170*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45173*/         OPC_RecordChild0, // #1 = $src3
/*45174*/         OPC_CheckChild0Type, MVT::v4i32,
/*45176*/         OPC_RecordChild1, // #2 = $lane
/*45177*/         OPC_MoveChild1,
/*45178*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45181*/         OPC_MoveParent,
/*45182*/         OPC_CheckType, MVT::v4i32,
/*45184*/         OPC_MoveParent,
/*45185*/         OPC_RecordChild2, // #3 = $src2
/*45186*/         OPC_CheckChild2Type, MVT::v4i32,
/*45188*/         OPC_CheckType, MVT::v4i32,
/*45190*/         OPC_MoveParent,
/*45191*/         OPC_CheckType, MVT::v4i32,
/*45193*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45195*/         OPC_EmitConvertToTarget, 2,
/*45197*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45200*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45208*/         OPC_EmitConvertToTarget, 2,
/*45210*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45213*/         OPC_EmitInteger, MVT::i32, 14, 
/*45216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45219*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 613:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45231*/       /*Scope*/ 13|128,1/*141*/, /*->45374*/
/*45233*/         OPC_MoveChild1,
/*45234*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45237*/         OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*45240*/         OPC_Scope, 65, /*->45307*/ // 2 children in Scope
/*45242*/           OPC_RecordChild1, // #0 = $src2
/*45243*/           OPC_CheckChild1Type, MVT::v4i32,
/*45245*/           OPC_MoveChild2,
/*45246*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45249*/           OPC_RecordChild0, // #1 = $src3
/*45250*/           OPC_CheckChild0Type, MVT::v4i32,
/*45252*/           OPC_RecordChild1, // #2 = $lane
/*45253*/           OPC_MoveChild1,
/*45254*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45257*/           OPC_MoveParent,
/*45258*/           OPC_CheckType, MVT::v4i32,
/*45260*/           OPC_MoveParent,
/*45261*/           OPC_CheckType, MVT::v4i32,
/*45263*/           OPC_MoveParent,
/*45264*/           OPC_RecordChild2, // #3 = $src1
/*45265*/           OPC_CheckChild2Type, MVT::v4i32,
/*45267*/           OPC_CheckType, MVT::v4i32,
/*45269*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45271*/           OPC_EmitConvertToTarget, 2,
/*45273*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45276*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45284*/           OPC_EmitConvertToTarget, 2,
/*45286*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45289*/           OPC_EmitInteger, MVT::i32, 14, 
/*45292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45295*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 605:iPTR, (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45307*/         /*Scope*/ 65, /*->45373*/
/*45308*/           OPC_MoveChild1,
/*45309*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45312*/           OPC_RecordChild0, // #0 = $src3
/*45313*/           OPC_CheckChild0Type, MVT::v4i32,
/*45315*/           OPC_RecordChild1, // #1 = $lane
/*45316*/           OPC_MoveChild1,
/*45317*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45320*/           OPC_MoveParent,
/*45321*/           OPC_CheckType, MVT::v4i32,
/*45323*/           OPC_MoveParent,
/*45324*/           OPC_RecordChild2, // #2 = $src2
/*45325*/           OPC_CheckChild2Type, MVT::v4i32,
/*45327*/           OPC_CheckType, MVT::v4i32,
/*45329*/           OPC_MoveParent,
/*45330*/           OPC_RecordChild2, // #3 = $src1
/*45331*/           OPC_CheckChild2Type, MVT::v4i32,
/*45333*/           OPC_CheckType, MVT::v4i32,
/*45335*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45337*/           OPC_EmitConvertToTarget, 1,
/*45339*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45342*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*45350*/           OPC_EmitConvertToTarget, 1,
/*45352*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45355*/           OPC_EmitInteger, MVT::i32, 14, 
/*45358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45361*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 605:iPTR, (intrinsic_wo_chain:v4i32 613:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45373*/         0, /*End of Scope*/
/*45374*/       /*Scope*/ 106|128,1/*234*/, /*->45610*/
/*45376*/         OPC_RecordChild1, // #0 = $src1
/*45377*/         OPC_Scope, 39, /*->45418*/ // 5 children in Scope
/*45379*/           OPC_CheckChild1Type, MVT::v4i16,
/*45381*/           OPC_MoveChild2,
/*45382*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45385*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*45388*/           OPC_RecordChild1, // #1 = $Vn
/*45389*/           OPC_CheckChild1Type, MVT::v4i16,
/*45391*/           OPC_RecordChild2, // #2 = $Vm
/*45392*/           OPC_CheckChild2Type, MVT::v4i16,
/*45394*/           OPC_CheckType, MVT::v4i16,
/*45396*/           OPC_MoveParent,
/*45397*/           OPC_CheckType, MVT::v4i16,
/*45399*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45401*/           OPC_EmitInteger, MVT::i32, 14, 
/*45404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45407*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 605:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45418*/         /*Scope*/ 39, /*->45458*/
/*45419*/           OPC_CheckChild1Type, MVT::v2i32,
/*45421*/           OPC_MoveChild2,
/*45422*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45425*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*45428*/           OPC_RecordChild1, // #1 = $Vn
/*45429*/           OPC_CheckChild1Type, MVT::v2i32,
/*45431*/           OPC_RecordChild2, // #2 = $Vm
/*45432*/           OPC_CheckChild2Type, MVT::v2i32,
/*45434*/           OPC_CheckType, MVT::v2i32,
/*45436*/           OPC_MoveParent,
/*45437*/           OPC_CheckType, MVT::v2i32,
/*45439*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45441*/           OPC_EmitInteger, MVT::i32, 14, 
/*45444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45447*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 605:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45458*/         /*Scope*/ 39, /*->45498*/
/*45459*/           OPC_CheckChild1Type, MVT::v8i16,
/*45461*/           OPC_MoveChild2,
/*45462*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45465*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*45468*/           OPC_RecordChild1, // #1 = $Vn
/*45469*/           OPC_CheckChild1Type, MVT::v8i16,
/*45471*/           OPC_RecordChild2, // #2 = $Vm
/*45472*/           OPC_CheckChild2Type, MVT::v8i16,
/*45474*/           OPC_CheckType, MVT::v8i16,
/*45476*/           OPC_MoveParent,
/*45477*/           OPC_CheckType, MVT::v8i16,
/*45479*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45481*/           OPC_EmitInteger, MVT::i32, 14, 
/*45484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45487*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 605:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45498*/         /*Scope*/ 72, /*->45571*/
/*45499*/           OPC_CheckChild1Type, MVT::v4i32,
/*45501*/           OPC_MoveChild2,
/*45502*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45505*/           OPC_CheckType, MVT::v4i32,
/*45507*/           OPC_Scope, 31, /*->45540*/ // 2 children in Scope
/*45509*/             OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*45512*/             OPC_RecordChild1, // #1 = $Vn
/*45513*/             OPC_CheckChild1Type, MVT::v4i32,
/*45515*/             OPC_RecordChild2, // #2 = $Vm
/*45516*/             OPC_CheckChild2Type, MVT::v4i32,
/*45518*/             OPC_MoveParent,
/*45519*/             OPC_CheckType, MVT::v4i32,
/*45521*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45523*/             OPC_EmitInteger, MVT::i32, 14, 
/*45526*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45529*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45540*/           /*Scope*/ 29, /*->45570*/
/*45541*/             OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*45544*/             OPC_RecordChild1, // #1 = $Vn
/*45545*/             OPC_CheckChild1Type, MVT::v4i16,
/*45547*/             OPC_RecordChild2, // #2 = $Vm
/*45548*/             OPC_CheckChild2Type, MVT::v4i16,
/*45550*/             OPC_MoveParent,
/*45551*/             OPC_CheckType, MVT::v4i32,
/*45553*/             OPC_EmitInteger, MVT::i32, 14, 
/*45556*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45559*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45570*/           0, /*End of Scope*/
/*45571*/         /*Scope*/ 37, /*->45609*/
/*45572*/           OPC_CheckChild1Type, MVT::v2i64,
/*45574*/           OPC_MoveChild2,
/*45575*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45578*/           OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*45581*/           OPC_RecordChild1, // #1 = $Vn
/*45582*/           OPC_CheckChild1Type, MVT::v2i32,
/*45584*/           OPC_RecordChild2, // #2 = $Vm
/*45585*/           OPC_CheckChild2Type, MVT::v2i32,
/*45587*/           OPC_CheckType, MVT::v2i64,
/*45589*/           OPC_MoveParent,
/*45590*/           OPC_CheckType, MVT::v2i64,
/*45592*/           OPC_EmitInteger, MVT::i32, 14, 
/*45595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45598*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 605:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45609*/         0, /*End of Scope*/
/*45610*/       /*Scope*/ 81|128,1/*209*/, /*->45821*/
/*45612*/         OPC_MoveChild1,
/*45613*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45616*/         OPC_Scope, 6|128,1/*134*/, /*->45753*/ // 2 children in Scope
/*45619*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*45622*/           OPC_RecordChild1, // #0 = $Vn
/*45623*/           OPC_SwitchType /*4 cases */, 30, MVT::v4i16,// ->45656
/*45626*/             OPC_CheckChild1Type, MVT::v4i16,
/*45628*/             OPC_RecordChild2, // #1 = $Vm
/*45629*/             OPC_CheckChild2Type, MVT::v4i16,
/*45631*/             OPC_MoveParent,
/*45632*/             OPC_RecordChild2, // #2 = $src1
/*45633*/             OPC_CheckChild2Type, MVT::v4i16,
/*45635*/             OPC_CheckType, MVT::v4i16,
/*45637*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45639*/             OPC_EmitInteger, MVT::i32, 14, 
/*45642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45645*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 605:iPTR, (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45656*/           /*SwitchType*/ 30, MVT::v2i32,// ->45688
/*45658*/             OPC_CheckChild1Type, MVT::v2i32,
/*45660*/             OPC_RecordChild2, // #1 = $Vm
/*45661*/             OPC_CheckChild2Type, MVT::v2i32,
/*45663*/             OPC_MoveParent,
/*45664*/             OPC_RecordChild2, // #2 = $src1
/*45665*/             OPC_CheckChild2Type, MVT::v2i32,
/*45667*/             OPC_CheckType, MVT::v2i32,
/*45669*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45671*/             OPC_EmitInteger, MVT::i32, 14, 
/*45674*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45677*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 605:iPTR, (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45688*/           /*SwitchType*/ 30, MVT::v8i16,// ->45720
/*45690*/             OPC_CheckChild1Type, MVT::v8i16,
/*45692*/             OPC_RecordChild2, // #1 = $Vm
/*45693*/             OPC_CheckChild2Type, MVT::v8i16,
/*45695*/             OPC_MoveParent,
/*45696*/             OPC_RecordChild2, // #2 = $src1
/*45697*/             OPC_CheckChild2Type, MVT::v8i16,
/*45699*/             OPC_CheckType, MVT::v8i16,
/*45701*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45703*/             OPC_EmitInteger, MVT::i32, 14, 
/*45706*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45709*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 605:iPTR, (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45720*/           /*SwitchType*/ 30, MVT::v4i32,// ->45752
/*45722*/             OPC_CheckChild1Type, MVT::v4i32,
/*45724*/             OPC_RecordChild2, // #1 = $Vm
/*45725*/             OPC_CheckChild2Type, MVT::v4i32,
/*45727*/             OPC_MoveParent,
/*45728*/             OPC_RecordChild2, // #2 = $src1
/*45729*/             OPC_CheckChild2Type, MVT::v4i32,
/*45731*/             OPC_CheckType, MVT::v4i32,
/*45733*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45735*/             OPC_EmitInteger, MVT::i32, 14, 
/*45738*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45741*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 605:iPTR, (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45752*/           0, // EndSwitchType
/*45753*/         /*Scope*/ 66, /*->45820*/
/*45754*/           OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*45757*/           OPC_RecordChild1, // #0 = $Vn
/*45758*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i32,// ->45789
/*45761*/             OPC_CheckChild1Type, MVT::v4i16,
/*45763*/             OPC_RecordChild2, // #1 = $Vm
/*45764*/             OPC_CheckChild2Type, MVT::v4i16,
/*45766*/             OPC_MoveParent,
/*45767*/             OPC_RecordChild2, // #2 = $src1
/*45768*/             OPC_CheckChild2Type, MVT::v4i32,
/*45770*/             OPC_CheckType, MVT::v4i32,
/*45772*/             OPC_EmitInteger, MVT::i32, 14, 
/*45775*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45778*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 605:iPTR, (intrinsic_wo_chain:v4i32 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45789*/           /*SwitchType*/ 28, MVT::v2i64,// ->45819
/*45791*/             OPC_CheckChild1Type, MVT::v2i32,
/*45793*/             OPC_RecordChild2, // #1 = $Vm
/*45794*/             OPC_CheckChild2Type, MVT::v2i32,
/*45796*/             OPC_MoveParent,
/*45797*/             OPC_RecordChild2, // #2 = $src1
/*45798*/             OPC_CheckChild2Type, MVT::v2i64,
/*45800*/             OPC_CheckType, MVT::v2i64,
/*45802*/             OPC_EmitInteger, MVT::i32, 14, 
/*45805*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45808*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 605:iPTR, (intrinsic_wo_chain:v2i64 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45819*/           0, // EndSwitchType
/*45820*/         0, /*End of Scope*/
/*45821*/       /*Scope*/ 75|128,1/*203*/, /*->46026*/
/*45823*/         OPC_RecordChild1, // #0 = $Vn
/*45824*/         OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->45850
/*45827*/           OPC_CheckChild1Type, MVT::v4i16,
/*45829*/           OPC_RecordChild2, // #1 = $Vm
/*45830*/           OPC_CheckChild2Type, MVT::v4i16,
/*45832*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45834*/           OPC_EmitInteger, MVT::i32, 14, 
/*45837*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45840*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 605:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45850*/         /*SwitchType*/ 23, MVT::v2i32,// ->45875
/*45852*/           OPC_CheckChild1Type, MVT::v2i32,
/*45854*/           OPC_RecordChild2, // #1 = $Vm
/*45855*/           OPC_CheckChild2Type, MVT::v2i32,
/*45857*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45859*/           OPC_EmitInteger, MVT::i32, 14, 
/*45862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45865*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 605:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45875*/         /*SwitchType*/ 23, MVT::v8i16,// ->45900
/*45877*/           OPC_CheckChild1Type, MVT::v8i16,
/*45879*/           OPC_RecordChild2, // #1 = $Vm
/*45880*/           OPC_CheckChild2Type, MVT::v8i16,
/*45882*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45884*/           OPC_EmitInteger, MVT::i32, 14, 
/*45887*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45890*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 605:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45900*/         /*SwitchType*/ 23, MVT::v4i32,// ->45925
/*45902*/           OPC_CheckChild1Type, MVT::v4i32,
/*45904*/           OPC_RecordChild2, // #1 = $Vm
/*45905*/           OPC_CheckChild2Type, MVT::v4i32,
/*45907*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45909*/           OPC_EmitInteger, MVT::i32, 14, 
/*45912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45915*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45925*/         /*SwitchType*/ 23, MVT::v8i8,// ->45950
/*45927*/           OPC_CheckChild1Type, MVT::v8i8,
/*45929*/           OPC_RecordChild2, // #1 = $Vm
/*45930*/           OPC_CheckChild2Type, MVT::v8i8,
/*45932*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45934*/           OPC_EmitInteger, MVT::i32, 14, 
/*45937*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45940*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 605:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45950*/         /*SwitchType*/ 23, MVT::v16i8,// ->45975
/*45952*/           OPC_CheckChild1Type, MVT::v16i8,
/*45954*/           OPC_RecordChild2, // #1 = $Vm
/*45955*/           OPC_CheckChild2Type, MVT::v16i8,
/*45957*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45959*/           OPC_EmitInteger, MVT::i32, 14, 
/*45962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45965*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 605:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45975*/         /*SwitchType*/ 23, MVT::v1i64,// ->46000
/*45977*/           OPC_CheckChild1Type, MVT::v1i64,
/*45979*/           OPC_RecordChild2, // #1 = $Vm
/*45980*/           OPC_CheckChild2Type, MVT::v1i64,
/*45982*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45984*/           OPC_EmitInteger, MVT::i32, 14, 
/*45987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45990*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 605:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46000*/         /*SwitchType*/ 23, MVT::v2i64,// ->46025
/*46002*/           OPC_CheckChild1Type, MVT::v2i64,
/*46004*/           OPC_RecordChild2, // #1 = $Vm
/*46005*/           OPC_CheckChild2Type, MVT::v2i64,
/*46007*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46009*/           OPC_EmitInteger, MVT::i32, 14, 
/*46012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46015*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 605:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46025*/         0, // EndSwitchType
/*46026*/       0, /*End of Scope*/
/*46027*/     /*Scope*/ 77|128,8/*1101*/, /*->47130*/
/*46029*/       OPC_CheckChild0Integer, 113|128,4/*625*/, 
/*46032*/       OPC_RecordChild1, // #0 = $src1
/*46033*/       OPC_Scope, 36|128,1/*164*/, /*->46200*/ // 8 children in Scope
/*46036*/         OPC_CheckChild1Type, MVT::v4i16,
/*46038*/         OPC_Scope, 6|128,1/*134*/, /*->46175*/ // 2 children in Scope
/*46041*/           OPC_MoveChild2,
/*46042*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46045*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*46048*/           OPC_Scope, 46, /*->46096*/ // 3 children in Scope
/*46050*/             OPC_RecordChild1, // #1 = $Vn
/*46051*/             OPC_CheckChild1Type, MVT::v4i16,
/*46053*/             OPC_MoveChild2,
/*46054*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46057*/             OPC_RecordChild0, // #2 = $Vm
/*46058*/             OPC_CheckChild0Type, MVT::v4i16,
/*46060*/             OPC_RecordChild1, // #3 = $lane
/*46061*/             OPC_MoveChild1,
/*46062*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46065*/             OPC_MoveParent,
/*46066*/             OPC_CheckType, MVT::v4i16,
/*46068*/             OPC_MoveParent,
/*46069*/             OPC_CheckType, MVT::v4i16,
/*46071*/             OPC_MoveParent,
/*46072*/             OPC_CheckType, MVT::v4i16,
/*46074*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46076*/             OPC_EmitConvertToTarget, 3,
/*46078*/             OPC_EmitInteger, MVT::i32, 14, 
/*46081*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46084*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 625:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46096*/           /*Scope*/ 46, /*->46143*/
/*46097*/             OPC_MoveChild1,
/*46098*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46101*/             OPC_RecordChild0, // #1 = $Vm
/*46102*/             OPC_CheckChild0Type, MVT::v4i16,
/*46104*/             OPC_RecordChild1, // #2 = $lane
/*46105*/             OPC_MoveChild1,
/*46106*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46109*/             OPC_MoveParent,
/*46110*/             OPC_CheckType, MVT::v4i16,
/*46112*/             OPC_MoveParent,
/*46113*/             OPC_RecordChild2, // #3 = $Vn
/*46114*/             OPC_CheckChild2Type, MVT::v4i16,
/*46116*/             OPC_CheckType, MVT::v4i16,
/*46118*/             OPC_MoveParent,
/*46119*/             OPC_CheckType, MVT::v4i16,
/*46121*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46123*/             OPC_EmitConvertToTarget, 2,
/*46125*/             OPC_EmitInteger, MVT::i32, 14, 
/*46128*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46131*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 625:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 613:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46143*/           /*Scope*/ 30, /*->46174*/
/*46144*/             OPC_RecordChild1, // #1 = $Vn
/*46145*/             OPC_CheckChild1Type, MVT::v4i16,
/*46147*/             OPC_RecordChild2, // #2 = $Vm
/*46148*/             OPC_CheckChild2Type, MVT::v4i16,
/*46150*/             OPC_CheckType, MVT::v4i16,
/*46152*/             OPC_MoveParent,
/*46153*/             OPC_CheckType, MVT::v4i16,
/*46155*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46157*/             OPC_EmitInteger, MVT::i32, 14, 
/*46160*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46163*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 625:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46174*/           0, /*End of Scope*/
/*46175*/         /*Scope*/ 23, /*->46199*/
/*46176*/           OPC_RecordChild2, // #1 = $Vm
/*46177*/           OPC_CheckChild2Type, MVT::v4i16,
/*46179*/           OPC_CheckType, MVT::v4i16,
/*46181*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46183*/           OPC_EmitInteger, MVT::i32, 14, 
/*46186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46189*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 625:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46199*/         0, /*End of Scope*/
/*46200*/       /*Scope*/ 36|128,1/*164*/, /*->46366*/
/*46202*/         OPC_CheckChild1Type, MVT::v2i32,
/*46204*/         OPC_Scope, 6|128,1/*134*/, /*->46341*/ // 2 children in Scope
/*46207*/           OPC_MoveChild2,
/*46208*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46211*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*46214*/           OPC_Scope, 46, /*->46262*/ // 3 children in Scope
/*46216*/             OPC_RecordChild1, // #1 = $Vn
/*46217*/             OPC_CheckChild1Type, MVT::v2i32,
/*46219*/             OPC_MoveChild2,
/*46220*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46223*/             OPC_RecordChild0, // #2 = $Vm
/*46224*/             OPC_CheckChild0Type, MVT::v2i32,
/*46226*/             OPC_RecordChild1, // #3 = $lane
/*46227*/             OPC_MoveChild1,
/*46228*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46231*/             OPC_MoveParent,
/*46232*/             OPC_CheckType, MVT::v2i32,
/*46234*/             OPC_MoveParent,
/*46235*/             OPC_CheckType, MVT::v2i32,
/*46237*/             OPC_MoveParent,
/*46238*/             OPC_CheckType, MVT::v2i32,
/*46240*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46242*/             OPC_EmitConvertToTarget, 3,
/*46244*/             OPC_EmitInteger, MVT::i32, 14, 
/*46247*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46250*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 625:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46262*/           /*Scope*/ 46, /*->46309*/
/*46263*/             OPC_MoveChild1,
/*46264*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46267*/             OPC_RecordChild0, // #1 = $Vm
/*46268*/             OPC_CheckChild0Type, MVT::v2i32,
/*46270*/             OPC_RecordChild1, // #2 = $lane
/*46271*/             OPC_MoveChild1,
/*46272*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46275*/             OPC_MoveParent,
/*46276*/             OPC_CheckType, MVT::v2i32,
/*46278*/             OPC_MoveParent,
/*46279*/             OPC_RecordChild2, // #3 = $Vn
/*46280*/             OPC_CheckChild2Type, MVT::v2i32,
/*46282*/             OPC_CheckType, MVT::v2i32,
/*46284*/             OPC_MoveParent,
/*46285*/             OPC_CheckType, MVT::v2i32,
/*46287*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46289*/             OPC_EmitConvertToTarget, 2,
/*46291*/             OPC_EmitInteger, MVT::i32, 14, 
/*46294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46297*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 625:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 613:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46309*/           /*Scope*/ 30, /*->46340*/
/*46310*/             OPC_RecordChild1, // #1 = $Vn
/*46311*/             OPC_CheckChild1Type, MVT::v2i32,
/*46313*/             OPC_RecordChild2, // #2 = $Vm
/*46314*/             OPC_CheckChild2Type, MVT::v2i32,
/*46316*/             OPC_CheckType, MVT::v2i32,
/*46318*/             OPC_MoveParent,
/*46319*/             OPC_CheckType, MVT::v2i32,
/*46321*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46323*/             OPC_EmitInteger, MVT::i32, 14, 
/*46326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46329*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 625:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46340*/           0, /*End of Scope*/
/*46341*/         /*Scope*/ 23, /*->46365*/
/*46342*/           OPC_RecordChild2, // #1 = $Vm
/*46343*/           OPC_CheckChild2Type, MVT::v2i32,
/*46345*/           OPC_CheckType, MVT::v2i32,
/*46347*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46349*/           OPC_EmitInteger, MVT::i32, 14, 
/*46352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46355*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 625:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46365*/         0, /*End of Scope*/
/*46366*/       /*Scope*/ 69|128,2/*325*/, /*->46693*/
/*46368*/         OPC_CheckChild1Type, MVT::v4i32,
/*46370*/         OPC_Scope, 39|128,2/*295*/, /*->46668*/ // 2 children in Scope
/*46373*/           OPC_MoveChild2,
/*46374*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46377*/           OPC_Scope, 124, /*->46503*/ // 2 children in Scope
/*46379*/             OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*46382*/             OPC_Scope, 44, /*->46428*/ // 3 children in Scope
/*46384*/               OPC_RecordChild1, // #1 = $Vn
/*46385*/               OPC_CheckChild1Type, MVT::v4i16,
/*46387*/               OPC_MoveChild2,
/*46388*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46391*/               OPC_RecordChild0, // #2 = $Vm
/*46392*/               OPC_CheckChild0Type, MVT::v4i16,
/*46394*/               OPC_RecordChild1, // #3 = $lane
/*46395*/               OPC_MoveChild1,
/*46396*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46399*/               OPC_MoveParent,
/*46400*/               OPC_CheckType, MVT::v4i16,
/*46402*/               OPC_MoveParent,
/*46403*/               OPC_CheckType, MVT::v4i32,
/*46405*/               OPC_MoveParent,
/*46406*/               OPC_CheckType, MVT::v4i32,
/*46408*/               OPC_EmitConvertToTarget, 3,
/*46410*/               OPC_EmitInteger, MVT::i32, 14, 
/*46413*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46416*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 625:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 608:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46428*/             /*Scope*/ 44, /*->46473*/
/*46429*/               OPC_MoveChild1,
/*46430*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46433*/               OPC_RecordChild0, // #1 = $Vm
/*46434*/               OPC_CheckChild0Type, MVT::v4i16,
/*46436*/               OPC_RecordChild1, // #2 = $lane
/*46437*/               OPC_MoveChild1,
/*46438*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46441*/               OPC_MoveParent,
/*46442*/               OPC_CheckType, MVT::v4i16,
/*46444*/               OPC_MoveParent,
/*46445*/               OPC_RecordChild2, // #3 = $Vn
/*46446*/               OPC_CheckChild2Type, MVT::v4i16,
/*46448*/               OPC_CheckType, MVT::v4i32,
/*46450*/               OPC_MoveParent,
/*46451*/               OPC_CheckType, MVT::v4i32,
/*46453*/               OPC_EmitConvertToTarget, 2,
/*46455*/               OPC_EmitInteger, MVT::i32, 14, 
/*46458*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46461*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 625:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 608:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46473*/             /*Scope*/ 28, /*->46502*/
/*46474*/               OPC_RecordChild1, // #1 = $Vn
/*46475*/               OPC_CheckChild1Type, MVT::v4i16,
/*46477*/               OPC_RecordChild2, // #2 = $Vm
/*46478*/               OPC_CheckChild2Type, MVT::v4i16,
/*46480*/               OPC_CheckType, MVT::v4i32,
/*46482*/               OPC_MoveParent,
/*46483*/               OPC_CheckType, MVT::v4i32,
/*46485*/               OPC_EmitInteger, MVT::i32, 14, 
/*46488*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46491*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 625:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46502*/             0, /*End of Scope*/
/*46503*/           /*Scope*/ 34|128,1/*162*/, /*->46667*/
/*46505*/             OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*46508*/             OPC_Scope, 62, /*->46572*/ // 3 children in Scope
/*46510*/               OPC_RecordChild1, // #1 = $src2
/*46511*/               OPC_CheckChild1Type, MVT::v4i32,
/*46513*/               OPC_MoveChild2,
/*46514*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46517*/               OPC_RecordChild0, // #2 = $src3
/*46518*/               OPC_CheckChild0Type, MVT::v4i32,
/*46520*/               OPC_RecordChild1, // #3 = $lane
/*46521*/               OPC_MoveChild1,
/*46522*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46525*/               OPC_MoveParent,
/*46526*/               OPC_CheckType, MVT::v4i32,
/*46528*/               OPC_MoveParent,
/*46529*/               OPC_CheckType, MVT::v4i32,
/*46531*/               OPC_MoveParent,
/*46532*/               OPC_CheckType, MVT::v4i32,
/*46534*/               OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46536*/               OPC_EmitConvertToTarget, 3,
/*46538*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*46541*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*46549*/               OPC_EmitConvertToTarget, 3,
/*46551*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*46554*/               OPC_EmitInteger, MVT::i32, 14, 
/*46557*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46560*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 625:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46572*/             /*Scope*/ 62, /*->46635*/
/*46573*/               OPC_MoveChild1,
/*46574*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46577*/               OPC_RecordChild0, // #1 = $src3
/*46578*/               OPC_CheckChild0Type, MVT::v4i32,
/*46580*/               OPC_RecordChild1, // #2 = $lane
/*46581*/               OPC_MoveChild1,
/*46582*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46585*/               OPC_MoveParent,
/*46586*/               OPC_CheckType, MVT::v4i32,
/*46588*/               OPC_MoveParent,
/*46589*/               OPC_RecordChild2, // #3 = $src2
/*46590*/               OPC_CheckChild2Type, MVT::v4i32,
/*46592*/               OPC_CheckType, MVT::v4i32,
/*46594*/               OPC_MoveParent,
/*46595*/               OPC_CheckType, MVT::v4i32,
/*46597*/               OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46599*/               OPC_EmitConvertToTarget, 2,
/*46601*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*46604*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46612*/               OPC_EmitConvertToTarget, 2,
/*46614*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*46617*/               OPC_EmitInteger, MVT::i32, 14, 
/*46620*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46623*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 625:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 613:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46635*/             /*Scope*/ 30, /*->46666*/
/*46636*/               OPC_RecordChild1, // #1 = $Vn
/*46637*/               OPC_CheckChild1Type, MVT::v4i32,
/*46639*/               OPC_RecordChild2, // #2 = $Vm
/*46640*/               OPC_CheckChild2Type, MVT::v4i32,
/*46642*/               OPC_CheckType, MVT::v4i32,
/*46644*/               OPC_MoveParent,
/*46645*/               OPC_CheckType, MVT::v4i32,
/*46647*/               OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46649*/               OPC_EmitInteger, MVT::i32, 14, 
/*46652*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46655*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 625:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46666*/             0, /*End of Scope*/
/*46667*/           0, /*End of Scope*/
/*46668*/         /*Scope*/ 23, /*->46692*/
/*46669*/           OPC_RecordChild2, // #1 = $Vm
/*46670*/           OPC_CheckChild2Type, MVT::v4i32,
/*46672*/           OPC_CheckType, MVT::v4i32,
/*46674*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46676*/           OPC_EmitInteger, MVT::i32, 14, 
/*46679*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46682*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 625:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46692*/         0, /*End of Scope*/
/*46693*/       /*Scope*/ 30|128,1/*158*/, /*->46853*/
/*46695*/         OPC_CheckChild1Type, MVT::v2i64,
/*46697*/         OPC_Scope, 0|128,1/*128*/, /*->46828*/ // 2 children in Scope
/*46700*/           OPC_MoveChild2,
/*46701*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46704*/           OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*46707*/           OPC_Scope, 44, /*->46753*/ // 3 children in Scope
/*46709*/             OPC_RecordChild1, // #1 = $Vn
/*46710*/             OPC_CheckChild1Type, MVT::v2i32,
/*46712*/             OPC_MoveChild2,
/*46713*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46716*/             OPC_RecordChild0, // #2 = $Vm
/*46717*/             OPC_CheckChild0Type, MVT::v2i32,
/*46719*/             OPC_RecordChild1, // #3 = $lane
/*46720*/             OPC_MoveChild1,
/*46721*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46724*/             OPC_MoveParent,
/*46725*/             OPC_CheckType, MVT::v2i32,
/*46727*/             OPC_MoveParent,
/*46728*/             OPC_CheckType, MVT::v2i64,
/*46730*/             OPC_MoveParent,
/*46731*/             OPC_CheckType, MVT::v2i64,
/*46733*/             OPC_EmitConvertToTarget, 3,
/*46735*/             OPC_EmitInteger, MVT::i32, 14, 
/*46738*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46741*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 625:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 608:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46753*/           /*Scope*/ 44, /*->46798*/
/*46754*/             OPC_MoveChild1,
/*46755*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46758*/             OPC_RecordChild0, // #1 = $Vm
/*46759*/             OPC_CheckChild0Type, MVT::v2i32,
/*46761*/             OPC_RecordChild1, // #2 = $lane
/*46762*/             OPC_MoveChild1,
/*46763*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46766*/             OPC_MoveParent,
/*46767*/             OPC_CheckType, MVT::v2i32,
/*46769*/             OPC_MoveParent,
/*46770*/             OPC_RecordChild2, // #3 = $Vn
/*46771*/             OPC_CheckChild2Type, MVT::v2i32,
/*46773*/             OPC_CheckType, MVT::v2i64,
/*46775*/             OPC_MoveParent,
/*46776*/             OPC_CheckType, MVT::v2i64,
/*46778*/             OPC_EmitConvertToTarget, 2,
/*46780*/             OPC_EmitInteger, MVT::i32, 14, 
/*46783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46786*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 625:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 608:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46798*/           /*Scope*/ 28, /*->46827*/
/*46799*/             OPC_RecordChild1, // #1 = $Vn
/*46800*/             OPC_CheckChild1Type, MVT::v2i32,
/*46802*/             OPC_RecordChild2, // #2 = $Vm
/*46803*/             OPC_CheckChild2Type, MVT::v2i32,
/*46805*/             OPC_CheckType, MVT::v2i64,
/*46807*/             OPC_MoveParent,
/*46808*/             OPC_CheckType, MVT::v2i64,
/*46810*/             OPC_EmitInteger, MVT::i32, 14, 
/*46813*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46816*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 625:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46827*/           0, /*End of Scope*/
/*46828*/         /*Scope*/ 23, /*->46852*/
/*46829*/           OPC_RecordChild2, // #1 = $Vm
/*46830*/           OPC_CheckChild2Type, MVT::v2i64,
/*46832*/           OPC_CheckType, MVT::v2i64,
/*46834*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46836*/           OPC_EmitInteger, MVT::i32, 14, 
/*46839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46842*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 625:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46852*/         0, /*End of Scope*/
/*46853*/       /*Scope*/ 68|128,1/*196*/, /*->47051*/
/*46855*/         OPC_CheckChild1Type, MVT::v8i16,
/*46857*/         OPC_Scope, 38|128,1/*166*/, /*->47026*/ // 2 children in Scope
/*46860*/           OPC_MoveChild2,
/*46861*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46864*/           OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*46867*/           OPC_Scope, 62, /*->46931*/ // 3 children in Scope
/*46869*/             OPC_RecordChild1, // #1 = $src2
/*46870*/             OPC_CheckChild1Type, MVT::v8i16,
/*46872*/             OPC_MoveChild2,
/*46873*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46876*/             OPC_RecordChild0, // #2 = $src3
/*46877*/             OPC_CheckChild0Type, MVT::v8i16,
/*46879*/             OPC_RecordChild1, // #3 = $lane
/*46880*/             OPC_MoveChild1,
/*46881*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46884*/             OPC_MoveParent,
/*46885*/             OPC_CheckType, MVT::v8i16,
/*46887*/             OPC_MoveParent,
/*46888*/             OPC_CheckType, MVT::v8i16,
/*46890*/             OPC_MoveParent,
/*46891*/             OPC_CheckType, MVT::v8i16,
/*46893*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46895*/             OPC_EmitConvertToTarget, 3,
/*46897*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*46900*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*46908*/             OPC_EmitConvertToTarget, 3,
/*46910*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*46913*/             OPC_EmitInteger, MVT::i32, 14, 
/*46916*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46919*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 625:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46931*/           /*Scope*/ 62, /*->46994*/
/*46932*/             OPC_MoveChild1,
/*46933*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46936*/             OPC_RecordChild0, // #1 = $src3
/*46937*/             OPC_CheckChild0Type, MVT::v8i16,
/*46939*/             OPC_RecordChild1, // #2 = $lane
/*46940*/             OPC_MoveChild1,
/*46941*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46944*/             OPC_MoveParent,
/*46945*/             OPC_CheckType, MVT::v8i16,
/*46947*/             OPC_MoveParent,
/*46948*/             OPC_RecordChild2, // #3 = $src2
/*46949*/             OPC_CheckChild2Type, MVT::v8i16,
/*46951*/             OPC_CheckType, MVT::v8i16,
/*46953*/             OPC_MoveParent,
/*46954*/             OPC_CheckType, MVT::v8i16,
/*46956*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46958*/             OPC_EmitConvertToTarget, 2,
/*46960*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*46963*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*46971*/             OPC_EmitConvertToTarget, 2,
/*46973*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*46976*/             OPC_EmitInteger, MVT::i32, 14, 
/*46979*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46982*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 625:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 613:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46994*/           /*Scope*/ 30, /*->47025*/
/*46995*/             OPC_RecordChild1, // #1 = $Vn
/*46996*/             OPC_CheckChild1Type, MVT::v8i16,
/*46998*/             OPC_RecordChild2, // #2 = $Vm
/*46999*/             OPC_CheckChild2Type, MVT::v8i16,
/*47001*/             OPC_CheckType, MVT::v8i16,
/*47003*/             OPC_MoveParent,
/*47004*/             OPC_CheckType, MVT::v8i16,
/*47006*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47008*/             OPC_EmitInteger, MVT::i32, 14, 
/*47011*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47014*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 625:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47025*/           0, /*End of Scope*/
/*47026*/         /*Scope*/ 23, /*->47050*/
/*47027*/           OPC_RecordChild2, // #1 = $Vm
/*47028*/           OPC_CheckChild2Type, MVT::v8i16,
/*47030*/           OPC_CheckType, MVT::v8i16,
/*47032*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47034*/           OPC_EmitInteger, MVT::i32, 14, 
/*47037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47040*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 625:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47050*/         0, /*End of Scope*/
/*47051*/       /*Scope*/ 25, /*->47077*/
/*47052*/         OPC_CheckChild1Type, MVT::v8i8,
/*47054*/         OPC_RecordChild2, // #1 = $Vm
/*47055*/         OPC_CheckChild2Type, MVT::v8i8,
/*47057*/         OPC_CheckType, MVT::v8i8,
/*47059*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47061*/         OPC_EmitInteger, MVT::i32, 14, 
/*47064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 625:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47077*/       /*Scope*/ 25, /*->47103*/
/*47078*/         OPC_CheckChild1Type, MVT::v16i8,
/*47080*/         OPC_RecordChild2, // #1 = $Vm
/*47081*/         OPC_CheckChild2Type, MVT::v16i8,
/*47083*/         OPC_CheckType, MVT::v16i8,
/*47085*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47087*/         OPC_EmitInteger, MVT::i32, 14, 
/*47090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47093*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 625:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47103*/       /*Scope*/ 25, /*->47129*/
/*47104*/         OPC_CheckChild1Type, MVT::v1i64,
/*47106*/         OPC_RecordChild2, // #1 = $Vm
/*47107*/         OPC_CheckChild2Type, MVT::v1i64,
/*47109*/         OPC_CheckType, MVT::v1i64,
/*47111*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47113*/         OPC_EmitInteger, MVT::i32, 14, 
/*47116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47119*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 625:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47129*/       0, /*End of Scope*/
/*47130*/     /*Scope*/ 17|128,5/*657*/, /*->47789*/
/*47132*/       OPC_CheckChild0Integer, 95|128,4/*607*/, 
/*47135*/       OPC_Scope, 43|128,1/*171*/, /*->47309*/ // 5 children in Scope
/*47138*/         OPC_RecordChild1, // #0 = $Vn
/*47139*/         OPC_Scope, 41, /*->47182*/ // 4 children in Scope
/*47141*/           OPC_CheckChild1Type, MVT::v4i16,
/*47143*/           OPC_MoveChild2,
/*47144*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47147*/           OPC_RecordChild0, // #1 = $Vm
/*47148*/           OPC_CheckChild0Type, MVT::v4i16,
/*47150*/           OPC_RecordChild1, // #2 = $lane
/*47151*/           OPC_MoveChild1,
/*47152*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47155*/           OPC_MoveParent,
/*47156*/           OPC_CheckType, MVT::v4i16,
/*47158*/           OPC_MoveParent,
/*47159*/           OPC_CheckType, MVT::v4i16,
/*47161*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47163*/           OPC_EmitConvertToTarget, 2,
/*47165*/           OPC_EmitInteger, MVT::i32, 14, 
/*47168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47171*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47182*/         /*Scope*/ 41, /*->47224*/
/*47183*/           OPC_CheckChild1Type, MVT::v2i32,
/*47185*/           OPC_MoveChild2,
/*47186*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47189*/           OPC_RecordChild0, // #1 = $Vm
/*47190*/           OPC_CheckChild0Type, MVT::v2i32,
/*47192*/           OPC_RecordChild1, // #2 = $lane
/*47193*/           OPC_MoveChild1,
/*47194*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47197*/           OPC_MoveParent,
/*47198*/           OPC_CheckType, MVT::v2i32,
/*47200*/           OPC_MoveParent,
/*47201*/           OPC_CheckType, MVT::v2i32,
/*47203*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47205*/           OPC_EmitConvertToTarget, 2,
/*47207*/           OPC_EmitInteger, MVT::i32, 14, 
/*47210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47213*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47224*/         /*Scope*/ 41, /*->47266*/
/*47225*/           OPC_CheckChild1Type, MVT::v8i16,
/*47227*/           OPC_MoveChild2,
/*47228*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47231*/           OPC_RecordChild0, // #1 = $Vm
/*47232*/           OPC_CheckChild0Type, MVT::v4i16,
/*47234*/           OPC_RecordChild1, // #2 = $lane
/*47235*/           OPC_MoveChild1,
/*47236*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47239*/           OPC_MoveParent,
/*47240*/           OPC_CheckType, MVT::v8i16,
/*47242*/           OPC_MoveParent,
/*47243*/           OPC_CheckType, MVT::v8i16,
/*47245*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47247*/           OPC_EmitConvertToTarget, 2,
/*47249*/           OPC_EmitInteger, MVT::i32, 14, 
/*47252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47255*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 607:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47266*/         /*Scope*/ 41, /*->47308*/
/*47267*/           OPC_CheckChild1Type, MVT::v4i32,
/*47269*/           OPC_MoveChild2,
/*47270*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47273*/           OPC_RecordChild0, // #1 = $Vm
/*47274*/           OPC_CheckChild0Type, MVT::v2i32,
/*47276*/           OPC_RecordChild1, // #2 = $lane
/*47277*/           OPC_MoveChild1,
/*47278*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47281*/           OPC_MoveParent,
/*47282*/           OPC_CheckType, MVT::v4i32,
/*47284*/           OPC_MoveParent,
/*47285*/           OPC_CheckType, MVT::v4i32,
/*47287*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47289*/           OPC_EmitConvertToTarget, 2,
/*47291*/           OPC_EmitInteger, MVT::i32, 14, 
/*47294*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47297*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 607:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47308*/         0, /*End of Scope*/
/*47309*/       /*Scope*/ 17|128,1/*145*/, /*->47456*/
/*47311*/         OPC_MoveChild1,
/*47312*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47315*/         OPC_RecordChild0, // #0 = $Vm
/*47316*/         OPC_Scope, 68, /*->47386*/ // 2 children in Scope
/*47318*/           OPC_CheckChild0Type, MVT::v4i16,
/*47320*/           OPC_RecordChild1, // #1 = $lane
/*47321*/           OPC_MoveChild1,
/*47322*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47325*/           OPC_MoveParent,
/*47326*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->47356
/*47329*/             OPC_MoveParent,
/*47330*/             OPC_RecordChild2, // #2 = $Vn
/*47331*/             OPC_CheckChild2Type, MVT::v4i16,
/*47333*/             OPC_CheckType, MVT::v4i16,
/*47335*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47337*/             OPC_EmitConvertToTarget, 1,
/*47339*/             OPC_EmitInteger, MVT::i32, 14, 
/*47342*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47345*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 607:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47356*/           /*SwitchType*/ 27, MVT::v8i16,// ->47385
/*47358*/             OPC_MoveParent,
/*47359*/             OPC_RecordChild2, // #2 = $Vn
/*47360*/             OPC_CheckChild2Type, MVT::v8i16,
/*47362*/             OPC_CheckType, MVT::v8i16,
/*47364*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47366*/             OPC_EmitConvertToTarget, 1,
/*47368*/             OPC_EmitInteger, MVT::i32, 14, 
/*47371*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47374*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 607:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47385*/           0, // EndSwitchType
/*47386*/         /*Scope*/ 68, /*->47455*/
/*47387*/           OPC_CheckChild0Type, MVT::v2i32,
/*47389*/           OPC_RecordChild1, // #1 = $lane
/*47390*/           OPC_MoveChild1,
/*47391*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47394*/           OPC_MoveParent,
/*47395*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->47425
/*47398*/             OPC_MoveParent,
/*47399*/             OPC_RecordChild2, // #2 = $Vn
/*47400*/             OPC_CheckChild2Type, MVT::v2i32,
/*47402*/             OPC_CheckType, MVT::v2i32,
/*47404*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47406*/             OPC_EmitConvertToTarget, 1,
/*47408*/             OPC_EmitInteger, MVT::i32, 14, 
/*47411*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47414*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 607:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47425*/           /*SwitchType*/ 27, MVT::v4i32,// ->47454
/*47427*/             OPC_MoveParent,
/*47428*/             OPC_RecordChild2, // #2 = $Vn
/*47429*/             OPC_CheckChild2Type, MVT::v4i32,
/*47431*/             OPC_CheckType, MVT::v4i32,
/*47433*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47435*/             OPC_EmitConvertToTarget, 1,
/*47437*/             OPC_EmitInteger, MVT::i32, 14, 
/*47440*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47443*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 607:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47454*/           0, // EndSwitchType
/*47455*/         0, /*End of Scope*/
/*47456*/       /*Scope*/ 115, /*->47572*/
/*47457*/         OPC_RecordChild1, // #0 = $src1
/*47458*/         OPC_Scope, 55, /*->47515*/ // 2 children in Scope
/*47460*/           OPC_CheckChild1Type, MVT::v8i16,
/*47462*/           OPC_MoveChild2,
/*47463*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47466*/           OPC_RecordChild0, // #1 = $src2
/*47467*/           OPC_CheckChild0Type, MVT::v8i16,
/*47469*/           OPC_RecordChild1, // #2 = $lane
/*47470*/           OPC_MoveChild1,
/*47471*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47474*/           OPC_MoveParent,
/*47475*/           OPC_CheckType, MVT::v8i16,
/*47477*/           OPC_MoveParent,
/*47478*/           OPC_CheckType, MVT::v8i16,
/*47480*/           OPC_EmitConvertToTarget, 2,
/*47482*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*47485*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47493*/           OPC_EmitConvertToTarget, 2,
/*47495*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*47498*/           OPC_EmitInteger, MVT::i32, 14, 
/*47501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47504*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 607:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47515*/         /*Scope*/ 55, /*->47571*/
/*47516*/           OPC_CheckChild1Type, MVT::v4i32,
/*47518*/           OPC_MoveChild2,
/*47519*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47522*/           OPC_RecordChild0, // #1 = $src2
/*47523*/           OPC_CheckChild0Type, MVT::v4i32,
/*47525*/           OPC_RecordChild1, // #2 = $lane
/*47526*/           OPC_MoveChild1,
/*47527*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47530*/           OPC_MoveParent,
/*47531*/           OPC_CheckType, MVT::v4i32,
/*47533*/           OPC_MoveParent,
/*47534*/           OPC_CheckType, MVT::v4i32,
/*47536*/           OPC_EmitConvertToTarget, 2,
/*47538*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*47541*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47549*/           OPC_EmitConvertToTarget, 2,
/*47551*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*47554*/           OPC_EmitInteger, MVT::i32, 14, 
/*47557*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47560*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 607:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47571*/         0, /*End of Scope*/
/*47572*/       /*Scope*/ 111, /*->47684*/
/*47573*/         OPC_MoveChild1,
/*47574*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47577*/         OPC_RecordChild0, // #0 = $src2
/*47578*/         OPC_Scope, 51, /*->47631*/ // 2 children in Scope
/*47580*/           OPC_CheckChild0Type, MVT::v8i16,
/*47582*/           OPC_RecordChild1, // #1 = $lane
/*47583*/           OPC_MoveChild1,
/*47584*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47587*/           OPC_MoveParent,
/*47588*/           OPC_CheckType, MVT::v8i16,
/*47590*/           OPC_MoveParent,
/*47591*/           OPC_RecordChild2, // #2 = $src1
/*47592*/           OPC_CheckChild2Type, MVT::v8i16,
/*47594*/           OPC_CheckType, MVT::v8i16,
/*47596*/           OPC_EmitConvertToTarget, 1,
/*47598*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*47601*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47609*/           OPC_EmitConvertToTarget, 1,
/*47611*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*47614*/           OPC_EmitInteger, MVT::i32, 14, 
/*47617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47620*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 607:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47631*/         /*Scope*/ 51, /*->47683*/
/*47632*/           OPC_CheckChild0Type, MVT::v4i32,
/*47634*/           OPC_RecordChild1, // #1 = $lane
/*47635*/           OPC_MoveChild1,
/*47636*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47639*/           OPC_MoveParent,
/*47640*/           OPC_CheckType, MVT::v4i32,
/*47642*/           OPC_MoveParent,
/*47643*/           OPC_RecordChild2, // #2 = $src1
/*47644*/           OPC_CheckChild2Type, MVT::v4i32,
/*47646*/           OPC_CheckType, MVT::v4i32,
/*47648*/           OPC_EmitConvertToTarget, 1,
/*47650*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*47653*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47661*/           OPC_EmitConvertToTarget, 1,
/*47663*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*47666*/           OPC_EmitInteger, MVT::i32, 14, 
/*47669*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47672*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 607:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47683*/         0, /*End of Scope*/
/*47684*/       /*Scope*/ 103, /*->47788*/
/*47685*/         OPC_RecordChild1, // #0 = $Vn
/*47686*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->47712
/*47689*/           OPC_CheckChild1Type, MVT::v4i16,
/*47691*/           OPC_RecordChild2, // #1 = $Vm
/*47692*/           OPC_CheckChild2Type, MVT::v4i16,
/*47694*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47696*/           OPC_EmitInteger, MVT::i32, 14, 
/*47699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47702*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47712*/         /*SwitchType*/ 23, MVT::v2i32,// ->47737
/*47714*/           OPC_CheckChild1Type, MVT::v2i32,
/*47716*/           OPC_RecordChild2, // #1 = $Vm
/*47717*/           OPC_CheckChild2Type, MVT::v2i32,
/*47719*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47721*/           OPC_EmitInteger, MVT::i32, 14, 
/*47724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47727*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47737*/         /*SwitchType*/ 23, MVT::v8i16,// ->47762
/*47739*/           OPC_CheckChild1Type, MVT::v8i16,
/*47741*/           OPC_RecordChild2, // #1 = $Vm
/*47742*/           OPC_CheckChild2Type, MVT::v8i16,
/*47744*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47746*/           OPC_EmitInteger, MVT::i32, 14, 
/*47749*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47752*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 607:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47762*/         /*SwitchType*/ 23, MVT::v4i32,// ->47787
/*47764*/           OPC_CheckChild1Type, MVT::v4i32,
/*47766*/           OPC_RecordChild2, // #1 = $Vm
/*47767*/           OPC_CheckChild2Type, MVT::v4i32,
/*47769*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47771*/           OPC_EmitInteger, MVT::i32, 14, 
/*47774*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47777*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 607:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47787*/         0, // EndSwitchType
/*47788*/       0, /*End of Scope*/
/*47789*/     /*Scope*/ 17|128,5/*657*/, /*->48448*/
/*47791*/       OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*47794*/       OPC_Scope, 43|128,1/*171*/, /*->47968*/ // 5 children in Scope
/*47797*/         OPC_RecordChild1, // #0 = $Vn
/*47798*/         OPC_Scope, 41, /*->47841*/ // 4 children in Scope
/*47800*/           OPC_CheckChild1Type, MVT::v4i16,
/*47802*/           OPC_MoveChild2,
/*47803*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47806*/           OPC_RecordChild0, // #1 = $Vm
/*47807*/           OPC_CheckChild0Type, MVT::v4i16,
/*47809*/           OPC_RecordChild1, // #2 = $lane
/*47810*/           OPC_MoveChild1,
/*47811*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47814*/           OPC_MoveParent,
/*47815*/           OPC_CheckType, MVT::v4i16,
/*47817*/           OPC_MoveParent,
/*47818*/           OPC_CheckType, MVT::v4i16,
/*47820*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47822*/           OPC_EmitConvertToTarget, 2,
/*47824*/           OPC_EmitInteger, MVT::i32, 14, 
/*47827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47830*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47841*/         /*Scope*/ 41, /*->47883*/
/*47842*/           OPC_CheckChild1Type, MVT::v2i32,
/*47844*/           OPC_MoveChild2,
/*47845*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47848*/           OPC_RecordChild0, // #1 = $Vm
/*47849*/           OPC_CheckChild0Type, MVT::v2i32,
/*47851*/           OPC_RecordChild1, // #2 = $lane
/*47852*/           OPC_MoveChild1,
/*47853*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47856*/           OPC_MoveParent,
/*47857*/           OPC_CheckType, MVT::v2i32,
/*47859*/           OPC_MoveParent,
/*47860*/           OPC_CheckType, MVT::v2i32,
/*47862*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47864*/           OPC_EmitConvertToTarget, 2,
/*47866*/           OPC_EmitInteger, MVT::i32, 14, 
/*47869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47872*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47883*/         /*Scope*/ 41, /*->47925*/
/*47884*/           OPC_CheckChild1Type, MVT::v8i16,
/*47886*/           OPC_MoveChild2,
/*47887*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47890*/           OPC_RecordChild0, // #1 = $Vm
/*47891*/           OPC_CheckChild0Type, MVT::v4i16,
/*47893*/           OPC_RecordChild1, // #2 = $lane
/*47894*/           OPC_MoveChild1,
/*47895*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47898*/           OPC_MoveParent,
/*47899*/           OPC_CheckType, MVT::v8i16,
/*47901*/           OPC_MoveParent,
/*47902*/           OPC_CheckType, MVT::v8i16,
/*47904*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47906*/           OPC_EmitConvertToTarget, 2,
/*47908*/           OPC_EmitInteger, MVT::i32, 14, 
/*47911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47914*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47925*/         /*Scope*/ 41, /*->47967*/
/*47926*/           OPC_CheckChild1Type, MVT::v4i32,
/*47928*/           OPC_MoveChild2,
/*47929*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47932*/           OPC_RecordChild0, // #1 = $Vm
/*47933*/           OPC_CheckChild0Type, MVT::v2i32,
/*47935*/           OPC_RecordChild1, // #2 = $lane
/*47936*/           OPC_MoveChild1,
/*47937*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47940*/           OPC_MoveParent,
/*47941*/           OPC_CheckType, MVT::v4i32,
/*47943*/           OPC_MoveParent,
/*47944*/           OPC_CheckType, MVT::v4i32,
/*47946*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47948*/           OPC_EmitConvertToTarget, 2,
/*47950*/           OPC_EmitInteger, MVT::i32, 14, 
/*47953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47956*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47967*/         0, /*End of Scope*/
/*47968*/       /*Scope*/ 17|128,1/*145*/, /*->48115*/
/*47970*/         OPC_MoveChild1,
/*47971*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47974*/         OPC_RecordChild0, // #0 = $Vm
/*47975*/         OPC_Scope, 68, /*->48045*/ // 2 children in Scope
/*47977*/           OPC_CheckChild0Type, MVT::v4i16,
/*47979*/           OPC_RecordChild1, // #1 = $lane
/*47980*/           OPC_MoveChild1,
/*47981*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47984*/           OPC_MoveParent,
/*47985*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->48015
/*47988*/             OPC_MoveParent,
/*47989*/             OPC_RecordChild2, // #2 = $Vn
/*47990*/             OPC_CheckChild2Type, MVT::v4i16,
/*47992*/             OPC_CheckType, MVT::v4i16,
/*47994*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47996*/             OPC_EmitConvertToTarget, 1,
/*47998*/             OPC_EmitInteger, MVT::i32, 14, 
/*48001*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48004*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 613:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48015*/           /*SwitchType*/ 27, MVT::v8i16,// ->48044
/*48017*/             OPC_MoveParent,
/*48018*/             OPC_RecordChild2, // #2 = $Vn
/*48019*/             OPC_CheckChild2Type, MVT::v8i16,
/*48021*/             OPC_CheckType, MVT::v8i16,
/*48023*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48025*/             OPC_EmitConvertToTarget, 1,
/*48027*/             OPC_EmitInteger, MVT::i32, 14, 
/*48030*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48033*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 613:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48044*/           0, // EndSwitchType
/*48045*/         /*Scope*/ 68, /*->48114*/
/*48046*/           OPC_CheckChild0Type, MVT::v2i32,
/*48048*/           OPC_RecordChild1, // #1 = $lane
/*48049*/           OPC_MoveChild1,
/*48050*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48053*/           OPC_MoveParent,
/*48054*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->48084
/*48057*/             OPC_MoveParent,
/*48058*/             OPC_RecordChild2, // #2 = $Vn
/*48059*/             OPC_CheckChild2Type, MVT::v2i32,
/*48061*/             OPC_CheckType, MVT::v2i32,
/*48063*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48065*/             OPC_EmitConvertToTarget, 1,
/*48067*/             OPC_EmitInteger, MVT::i32, 14, 
/*48070*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48073*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 613:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48084*/           /*SwitchType*/ 27, MVT::v4i32,// ->48113
/*48086*/             OPC_MoveParent,
/*48087*/             OPC_RecordChild2, // #2 = $Vn
/*48088*/             OPC_CheckChild2Type, MVT::v4i32,
/*48090*/             OPC_CheckType, MVT::v4i32,
/*48092*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48094*/             OPC_EmitConvertToTarget, 1,
/*48096*/             OPC_EmitInteger, MVT::i32, 14, 
/*48099*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48102*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 613:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48113*/           0, // EndSwitchType
/*48114*/         0, /*End of Scope*/
/*48115*/       /*Scope*/ 115, /*->48231*/
/*48116*/         OPC_RecordChild1, // #0 = $src1
/*48117*/         OPC_Scope, 55, /*->48174*/ // 2 children in Scope
/*48119*/           OPC_CheckChild1Type, MVT::v8i16,
/*48121*/           OPC_MoveChild2,
/*48122*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48125*/           OPC_RecordChild0, // #1 = $src2
/*48126*/           OPC_CheckChild0Type, MVT::v8i16,
/*48128*/           OPC_RecordChild1, // #2 = $lane
/*48129*/           OPC_MoveChild1,
/*48130*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48133*/           OPC_MoveParent,
/*48134*/           OPC_CheckType, MVT::v8i16,
/*48136*/           OPC_MoveParent,
/*48137*/           OPC_CheckType, MVT::v8i16,
/*48139*/           OPC_EmitConvertToTarget, 2,
/*48141*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*48144*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*48152*/           OPC_EmitConvertToTarget, 2,
/*48154*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*48157*/           OPC_EmitInteger, MVT::i32, 14, 
/*48160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48163*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48174*/         /*Scope*/ 55, /*->48230*/
/*48175*/           OPC_CheckChild1Type, MVT::v4i32,
/*48177*/           OPC_MoveChild2,
/*48178*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48181*/           OPC_RecordChild0, // #1 = $src2
/*48182*/           OPC_CheckChild0Type, MVT::v4i32,
/*48184*/           OPC_RecordChild1, // #2 = $lane
/*48185*/           OPC_MoveChild1,
/*48186*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48189*/           OPC_MoveParent,
/*48190*/           OPC_CheckType, MVT::v4i32,
/*48192*/           OPC_MoveParent,
/*48193*/           OPC_CheckType, MVT::v4i32,
/*48195*/           OPC_EmitConvertToTarget, 2,
/*48197*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*48200*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*48208*/           OPC_EmitConvertToTarget, 2,
/*48210*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*48213*/           OPC_EmitInteger, MVT::i32, 14, 
/*48216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48219*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48230*/         0, /*End of Scope*/
/*48231*/       /*Scope*/ 111, /*->48343*/
/*48232*/         OPC_MoveChild1,
/*48233*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48236*/         OPC_RecordChild0, // #0 = $src2
/*48237*/         OPC_Scope, 51, /*->48290*/ // 2 children in Scope
/*48239*/           OPC_CheckChild0Type, MVT::v8i16,
/*48241*/           OPC_RecordChild1, // #1 = $lane
/*48242*/           OPC_MoveChild1,
/*48243*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48246*/           OPC_MoveParent,
/*48247*/           OPC_CheckType, MVT::v8i16,
/*48249*/           OPC_MoveParent,
/*48250*/           OPC_RecordChild2, // #2 = $src1
/*48251*/           OPC_CheckChild2Type, MVT::v8i16,
/*48253*/           OPC_CheckType, MVT::v8i16,
/*48255*/           OPC_EmitConvertToTarget, 1,
/*48257*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*48260*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*48268*/           OPC_EmitConvertToTarget, 1,
/*48270*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*48273*/           OPC_EmitInteger, MVT::i32, 14, 
/*48276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48279*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 613:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48290*/         /*Scope*/ 51, /*->48342*/
/*48291*/           OPC_CheckChild0Type, MVT::v4i32,
/*48293*/           OPC_RecordChild1, // #1 = $lane
/*48294*/           OPC_MoveChild1,
/*48295*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48298*/           OPC_MoveParent,
/*48299*/           OPC_CheckType, MVT::v4i32,
/*48301*/           OPC_MoveParent,
/*48302*/           OPC_RecordChild2, // #2 = $src1
/*48303*/           OPC_CheckChild2Type, MVT::v4i32,
/*48305*/           OPC_CheckType, MVT::v4i32,
/*48307*/           OPC_EmitConvertToTarget, 1,
/*48309*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*48312*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*48320*/           OPC_EmitConvertToTarget, 1,
/*48322*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*48325*/           OPC_EmitInteger, MVT::i32, 14, 
/*48328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48331*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 613:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48342*/         0, /*End of Scope*/
/*48343*/       /*Scope*/ 103, /*->48447*/
/*48344*/         OPC_RecordChild1, // #0 = $Vn
/*48345*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->48371
/*48348*/           OPC_CheckChild1Type, MVT::v4i16,
/*48350*/           OPC_RecordChild2, // #1 = $Vm
/*48351*/           OPC_CheckChild2Type, MVT::v4i16,
/*48353*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48355*/           OPC_EmitInteger, MVT::i32, 14, 
/*48358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48361*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48371*/         /*SwitchType*/ 23, MVT::v2i32,// ->48396
/*48373*/           OPC_CheckChild1Type, MVT::v2i32,
/*48375*/           OPC_RecordChild2, // #1 = $Vm
/*48376*/           OPC_CheckChild2Type, MVT::v2i32,
/*48378*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48380*/           OPC_EmitInteger, MVT::i32, 14, 
/*48383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48386*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48396*/         /*SwitchType*/ 23, MVT::v8i16,// ->48421
/*48398*/           OPC_CheckChild1Type, MVT::v8i16,
/*48400*/           OPC_RecordChild2, // #1 = $Vm
/*48401*/           OPC_CheckChild2Type, MVT::v8i16,
/*48403*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48405*/           OPC_EmitInteger, MVT::i32, 14, 
/*48408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48411*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48421*/         /*SwitchType*/ 23, MVT::v4i32,// ->48446
/*48423*/           OPC_CheckChild1Type, MVT::v4i32,
/*48425*/           OPC_RecordChild2, // #1 = $Vm
/*48426*/           OPC_CheckChild2Type, MVT::v4i32,
/*48428*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48430*/           OPC_EmitInteger, MVT::i32, 14, 
/*48433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48446*/         0, // EndSwitchType
/*48447*/       0, /*End of Scope*/
/*48448*/     /*Scope*/ 103|128,1/*231*/, /*->48681*/
/*48450*/       OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*48453*/       OPC_Scope, 87, /*->48542*/ // 3 children in Scope
/*48455*/         OPC_RecordChild1, // #0 = $Vn
/*48456*/         OPC_Scope, 41, /*->48499*/ // 2 children in Scope
/*48458*/           OPC_CheckChild1Type, MVT::v4i16,
/*48460*/           OPC_MoveChild2,
/*48461*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48464*/           OPC_RecordChild0, // #1 = $Vm
/*48465*/           OPC_CheckChild0Type, MVT::v4i16,
/*48467*/           OPC_RecordChild1, // #2 = $lane
/*48468*/           OPC_MoveChild1,
/*48469*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48472*/           OPC_MoveParent,
/*48473*/           OPC_CheckType, MVT::v4i16,
/*48475*/           OPC_MoveParent,
/*48476*/           OPC_CheckType, MVT::v4i32,
/*48478*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48480*/           OPC_EmitConvertToTarget, 2,
/*48482*/           OPC_EmitInteger, MVT::i32, 14, 
/*48485*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48488*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 608:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48499*/         /*Scope*/ 41, /*->48541*/
/*48500*/           OPC_CheckChild1Type, MVT::v2i32,
/*48502*/           OPC_MoveChild2,
/*48503*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48506*/           OPC_RecordChild0, // #1 = $Vm
/*48507*/           OPC_CheckChild0Type, MVT::v2i32,
/*48509*/           OPC_RecordChild1, // #2 = $lane
/*48510*/           OPC_MoveChild1,
/*48511*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48514*/           OPC_MoveParent,
/*48515*/           OPC_CheckType, MVT::v2i32,
/*48517*/           OPC_MoveParent,
/*48518*/           OPC_CheckType, MVT::v2i64,
/*48520*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48522*/           OPC_EmitConvertToTarget, 2,
/*48524*/           OPC_EmitInteger, MVT::i32, 14, 
/*48527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48530*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 608:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48541*/         0, /*End of Scope*/
/*48542*/       /*Scope*/ 83, /*->48626*/
/*48543*/         OPC_MoveChild1,
/*48544*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48547*/         OPC_RecordChild0, // #0 = $Vm
/*48548*/         OPC_Scope, 37, /*->48587*/ // 2 children in Scope
/*48550*/           OPC_CheckChild0Type, MVT::v4i16,
/*48552*/           OPC_RecordChild1, // #1 = $lane
/*48553*/           OPC_MoveChild1,
/*48554*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48557*/           OPC_MoveParent,
/*48558*/           OPC_CheckType, MVT::v4i16,
/*48560*/           OPC_MoveParent,
/*48561*/           OPC_RecordChild2, // #2 = $Vn
/*48562*/           OPC_CheckChild2Type, MVT::v4i16,
/*48564*/           OPC_CheckType, MVT::v4i32,
/*48566*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48568*/           OPC_EmitConvertToTarget, 1,
/*48570*/           OPC_EmitInteger, MVT::i32, 14, 
/*48573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48576*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 608:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48587*/         /*Scope*/ 37, /*->48625*/
/*48588*/           OPC_CheckChild0Type, MVT::v2i32,
/*48590*/           OPC_RecordChild1, // #1 = $lane
/*48591*/           OPC_MoveChild1,
/*48592*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48595*/           OPC_MoveParent,
/*48596*/           OPC_CheckType, MVT::v2i32,
/*48598*/           OPC_MoveParent,
/*48599*/           OPC_RecordChild2, // #2 = $Vn
/*48600*/           OPC_CheckChild2Type, MVT::v2i32,
/*48602*/           OPC_CheckType, MVT::v2i64,
/*48604*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48606*/           OPC_EmitConvertToTarget, 1,
/*48608*/           OPC_EmitInteger, MVT::i32, 14, 
/*48611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48614*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 608:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48625*/         0, /*End of Scope*/
/*48626*/       /*Scope*/ 53, /*->48680*/
/*48627*/         OPC_RecordChild1, // #0 = $Vn
/*48628*/         OPC_SwitchType /*2 cases */, 23, MVT::v4i32,// ->48654
/*48631*/           OPC_CheckChild1Type, MVT::v4i16,
/*48633*/           OPC_RecordChild2, // #1 = $Vm
/*48634*/           OPC_CheckChild2Type, MVT::v4i16,
/*48636*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48638*/           OPC_EmitInteger, MVT::i32, 14, 
/*48641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48644*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48654*/         /*SwitchType*/ 23, MVT::v2i64,// ->48679
/*48656*/           OPC_CheckChild1Type, MVT::v2i32,
/*48658*/           OPC_RecordChild2, // #1 = $Vm
/*48659*/           OPC_CheckChild2Type, MVT::v2i32,
/*48661*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48663*/           OPC_EmitInteger, MVT::i32, 14, 
/*48666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48669*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48679*/         0, // EndSwitchType
/*48680*/       0, /*End of Scope*/
/*48681*/     /*Scope*/ 2|128,1/*130*/, /*->48813*/
/*48683*/       OPC_CheckChild0Integer, 50|128,4/*562*/, 
/*48686*/       OPC_RecordChild1, // #0 = $Vm
/*48687*/       OPC_Scope, 30, /*->48719*/ // 4 children in Scope
/*48689*/         OPC_CheckChild1Type, MVT::v2f32,
/*48691*/         OPC_RecordChild2, // #1 = $SIMM
/*48692*/         OPC_MoveChild2,
/*48693*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48696*/         OPC_MoveParent,
/*48697*/         OPC_CheckType, MVT::v2i32,
/*48699*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48701*/         OPC_EmitConvertToTarget, 1,
/*48703*/         OPC_EmitInteger, MVT::i32, 14, 
/*48706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48709*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 562:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48719*/       /*Scope*/ 30, /*->48750*/
/*48720*/         OPC_CheckChild1Type, MVT::v4f16,
/*48722*/         OPC_RecordChild2, // #1 = $SIMM
/*48723*/         OPC_MoveChild2,
/*48724*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48727*/         OPC_MoveParent,
/*48728*/         OPC_CheckType, MVT::v4i16,
/*48730*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48732*/         OPC_EmitConvertToTarget, 1,
/*48734*/         OPC_EmitInteger, MVT::i32, 14, 
/*48737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48740*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 562:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsd:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48750*/       /*Scope*/ 30, /*->48781*/
/*48751*/         OPC_CheckChild1Type, MVT::v4f32,
/*48753*/         OPC_RecordChild2, // #1 = $SIMM
/*48754*/         OPC_MoveChild2,
/*48755*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48758*/         OPC_MoveParent,
/*48759*/         OPC_CheckType, MVT::v4i32,
/*48761*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48763*/         OPC_EmitConvertToTarget, 1,
/*48765*/         OPC_EmitInteger, MVT::i32, 14, 
/*48768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48771*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 562:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48781*/       /*Scope*/ 30, /*->48812*/
/*48782*/         OPC_CheckChild1Type, MVT::v8f16,
/*48784*/         OPC_RecordChild2, // #1 = $SIMM
/*48785*/         OPC_MoveChild2,
/*48786*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48789*/         OPC_MoveParent,
/*48790*/         OPC_CheckType, MVT::v8i16,
/*48792*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48794*/         OPC_EmitConvertToTarget, 1,
/*48796*/         OPC_EmitInteger, MVT::i32, 14, 
/*48799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48802*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 562:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48812*/       0, /*End of Scope*/
/*48813*/     /*Scope*/ 2|128,1/*130*/, /*->48945*/
/*48815*/       OPC_CheckChild0Integer, 51|128,4/*563*/, 
/*48818*/       OPC_RecordChild1, // #0 = $Vm
/*48819*/       OPC_Scope, 30, /*->48851*/ // 4 children in Scope
/*48821*/         OPC_CheckChild1Type, MVT::v2f32,
/*48823*/         OPC_RecordChild2, // #1 = $SIMM
/*48824*/         OPC_MoveChild2,
/*48825*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48828*/         OPC_MoveParent,
/*48829*/         OPC_CheckType, MVT::v2i32,
/*48831*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48833*/         OPC_EmitConvertToTarget, 1,
/*48835*/         OPC_EmitInteger, MVT::i32, 14, 
/*48838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48841*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xud), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 563:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48851*/       /*Scope*/ 30, /*->48882*/
/*48852*/         OPC_CheckChild1Type, MVT::v4f16,
/*48854*/         OPC_RecordChild2, // #1 = $SIMM
/*48855*/         OPC_MoveChild2,
/*48856*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48859*/         OPC_MoveParent,
/*48860*/         OPC_CheckType, MVT::v4i16,
/*48862*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48864*/         OPC_EmitConvertToTarget, 1,
/*48866*/         OPC_EmitInteger, MVT::i32, 14, 
/*48869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xud), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 563:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xud:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48882*/       /*Scope*/ 30, /*->48913*/
/*48883*/         OPC_CheckChild1Type, MVT::v4f32,
/*48885*/         OPC_RecordChild2, // #1 = $SIMM
/*48886*/         OPC_MoveChild2,
/*48887*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48890*/         OPC_MoveParent,
/*48891*/         OPC_CheckType, MVT::v4i32,
/*48893*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48895*/         OPC_EmitConvertToTarget, 1,
/*48897*/         OPC_EmitInteger, MVT::i32, 14, 
/*48900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 563:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48913*/       /*Scope*/ 30, /*->48944*/
/*48914*/         OPC_CheckChild1Type, MVT::v8f16,
/*48916*/         OPC_RecordChild2, // #1 = $SIMM
/*48917*/         OPC_MoveChild2,
/*48918*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48921*/         OPC_MoveParent,
/*48922*/         OPC_CheckType, MVT::v8i16,
/*48924*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48926*/         OPC_EmitConvertToTarget, 1,
/*48928*/         OPC_EmitInteger, MVT::i32, 14, 
/*48931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48934*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xuq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 563:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xuq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48944*/       0, /*End of Scope*/
/*48945*/     /*Scope*/ 28|128,1/*156*/, /*->49103*/
/*48947*/       OPC_CheckChild0Integer, 62|128,4/*574*/, 
/*48950*/       OPC_RecordChild1, // #0 = $Vn
/*48951*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48977
/*48954*/         OPC_CheckChild1Type, MVT::v4i16,
/*48956*/         OPC_RecordChild2, // #1 = $Vm
/*48957*/         OPC_CheckChild2Type, MVT::v4i16,
/*48959*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48961*/         OPC_EmitInteger, MVT::i32, 14, 
/*48964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 574:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48977*/       /*SwitchType*/ 23, MVT::v2i32,// ->49002
/*48979*/         OPC_CheckChild1Type, MVT::v2i32,
/*48981*/         OPC_RecordChild2, // #1 = $Vm
/*48982*/         OPC_CheckChild2Type, MVT::v2i32,
/*48984*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48986*/         OPC_EmitInteger, MVT::i32, 14, 
/*48989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48992*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 574:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49002*/       /*SwitchType*/ 23, MVT::v8i16,// ->49027
/*49004*/         OPC_CheckChild1Type, MVT::v8i16,
/*49006*/         OPC_RecordChild2, // #1 = $Vm
/*49007*/         OPC_CheckChild2Type, MVT::v8i16,
/*49009*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49011*/         OPC_EmitInteger, MVT::i32, 14, 
/*49014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49017*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 574:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49027*/       /*SwitchType*/ 23, MVT::v4i32,// ->49052
/*49029*/         OPC_CheckChild1Type, MVT::v4i32,
/*49031*/         OPC_RecordChild2, // #1 = $Vm
/*49032*/         OPC_CheckChild2Type, MVT::v4i32,
/*49034*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49036*/         OPC_EmitInteger, MVT::i32, 14, 
/*49039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49042*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 574:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49052*/       /*SwitchType*/ 23, MVT::v8i8,// ->49077
/*49054*/         OPC_CheckChild1Type, MVT::v8i8,
/*49056*/         OPC_RecordChild2, // #1 = $Vm
/*49057*/         OPC_CheckChild2Type, MVT::v8i8,
/*49059*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49061*/         OPC_EmitInteger, MVT::i32, 14, 
/*49064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 574:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49077*/       /*SwitchType*/ 23, MVT::v16i8,// ->49102
/*49079*/         OPC_CheckChild1Type, MVT::v16i8,
/*49081*/         OPC_RecordChild2, // #1 = $Vm
/*49082*/         OPC_CheckChild2Type, MVT::v16i8,
/*49084*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49086*/         OPC_EmitInteger, MVT::i32, 14, 
/*49089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49092*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 574:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49102*/       0, // EndSwitchType
/*49103*/     /*Scope*/ 28|128,1/*156*/, /*->49261*/
/*49105*/       OPC_CheckChild0Integer, 63|128,4/*575*/, 
/*49108*/       OPC_RecordChild1, // #0 = $Vn
/*49109*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49135
/*49112*/         OPC_CheckChild1Type, MVT::v4i16,
/*49114*/         OPC_RecordChild2, // #1 = $Vm
/*49115*/         OPC_CheckChild2Type, MVT::v4i16,
/*49117*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49119*/         OPC_EmitInteger, MVT::i32, 14, 
/*49122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49125*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 575:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49135*/       /*SwitchType*/ 23, MVT::v2i32,// ->49160
/*49137*/         OPC_CheckChild1Type, MVT::v2i32,
/*49139*/         OPC_RecordChild2, // #1 = $Vm
/*49140*/         OPC_CheckChild2Type, MVT::v2i32,
/*49142*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49144*/         OPC_EmitInteger, MVT::i32, 14, 
/*49147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49150*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 575:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49160*/       /*SwitchType*/ 23, MVT::v8i16,// ->49185
/*49162*/         OPC_CheckChild1Type, MVT::v8i16,
/*49164*/         OPC_RecordChild2, // #1 = $Vm
/*49165*/         OPC_CheckChild2Type, MVT::v8i16,
/*49167*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49169*/         OPC_EmitInteger, MVT::i32, 14, 
/*49172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49175*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 575:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49185*/       /*SwitchType*/ 23, MVT::v4i32,// ->49210
/*49187*/         OPC_CheckChild1Type, MVT::v4i32,
/*49189*/         OPC_RecordChild2, // #1 = $Vm
/*49190*/         OPC_CheckChild2Type, MVT::v4i32,
/*49192*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49194*/         OPC_EmitInteger, MVT::i32, 14, 
/*49197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49200*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 575:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49210*/       /*SwitchType*/ 23, MVT::v8i8,// ->49235
/*49212*/         OPC_CheckChild1Type, MVT::v8i8,
/*49214*/         OPC_RecordChild2, // #1 = $Vm
/*49215*/         OPC_CheckChild2Type, MVT::v8i8,
/*49217*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49219*/         OPC_EmitInteger, MVT::i32, 14, 
/*49222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 575:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49235*/       /*SwitchType*/ 23, MVT::v16i8,// ->49260
/*49237*/         OPC_CheckChild1Type, MVT::v16i8,
/*49239*/         OPC_RecordChild2, // #1 = $Vm
/*49240*/         OPC_CheckChild2Type, MVT::v16i8,
/*49242*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49244*/         OPC_EmitInteger, MVT::i32, 14, 
/*49247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49250*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 575:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49260*/       0, // EndSwitchType
/*49261*/     /*Scope*/ 28|128,1/*156*/, /*->49419*/
/*49263*/       OPC_CheckChild0Integer, 118|128,4/*630*/, 
/*49266*/       OPC_RecordChild1, // #0 = $Vn
/*49267*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49293
/*49270*/         OPC_CheckChild1Type, MVT::v4i16,
/*49272*/         OPC_RecordChild2, // #1 = $Vm
/*49273*/         OPC_CheckChild2Type, MVT::v4i16,
/*49275*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49277*/         OPC_EmitInteger, MVT::i32, 14, 
/*49280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49283*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 630:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49293*/       /*SwitchType*/ 23, MVT::v2i32,// ->49318
/*49295*/         OPC_CheckChild1Type, MVT::v2i32,
/*49297*/         OPC_RecordChild2, // #1 = $Vm
/*49298*/         OPC_CheckChild2Type, MVT::v2i32,
/*49300*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49302*/         OPC_EmitInteger, MVT::i32, 14, 
/*49305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49308*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 630:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49318*/       /*SwitchType*/ 23, MVT::v8i16,// ->49343
/*49320*/         OPC_CheckChild1Type, MVT::v8i16,
/*49322*/         OPC_RecordChild2, // #1 = $Vm
/*49323*/         OPC_CheckChild2Type, MVT::v8i16,
/*49325*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49327*/         OPC_EmitInteger, MVT::i32, 14, 
/*49330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49333*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 630:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49343*/       /*SwitchType*/ 23, MVT::v4i32,// ->49368
/*49345*/         OPC_CheckChild1Type, MVT::v4i32,
/*49347*/         OPC_RecordChild2, // #1 = $Vm
/*49348*/         OPC_CheckChild2Type, MVT::v4i32,
/*49350*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49352*/         OPC_EmitInteger, MVT::i32, 14, 
/*49355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49358*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 630:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49368*/       /*SwitchType*/ 23, MVT::v8i8,// ->49393
/*49370*/         OPC_CheckChild1Type, MVT::v8i8,
/*49372*/         OPC_RecordChild2, // #1 = $Vm
/*49373*/         OPC_CheckChild2Type, MVT::v8i8,
/*49375*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49377*/         OPC_EmitInteger, MVT::i32, 14, 
/*49380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49383*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 630:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49393*/       /*SwitchType*/ 23, MVT::v16i8,// ->49418
/*49395*/         OPC_CheckChild1Type, MVT::v16i8,
/*49397*/         OPC_RecordChild2, // #1 = $Vm
/*49398*/         OPC_CheckChild2Type, MVT::v16i8,
/*49400*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49402*/         OPC_EmitInteger, MVT::i32, 14, 
/*49405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49408*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 630:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49418*/       0, // EndSwitchType
/*49419*/     /*Scope*/ 28|128,1/*156*/, /*->49577*/
/*49421*/       OPC_CheckChild0Integer, 119|128,4/*631*/, 
/*49424*/       OPC_RecordChild1, // #0 = $Vn
/*49425*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49451
/*49428*/         OPC_CheckChild1Type, MVT::v4i16,
/*49430*/         OPC_RecordChild2, // #1 = $Vm
/*49431*/         OPC_CheckChild2Type, MVT::v4i16,
/*49433*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49435*/         OPC_EmitInteger, MVT::i32, 14, 
/*49438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49441*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 631:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49451*/       /*SwitchType*/ 23, MVT::v2i32,// ->49476
/*49453*/         OPC_CheckChild1Type, MVT::v2i32,
/*49455*/         OPC_RecordChild2, // #1 = $Vm
/*49456*/         OPC_CheckChild2Type, MVT::v2i32,
/*49458*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49460*/         OPC_EmitInteger, MVT::i32, 14, 
/*49463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49466*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 631:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49476*/       /*SwitchType*/ 23, MVT::v8i16,// ->49501
/*49478*/         OPC_CheckChild1Type, MVT::v8i16,
/*49480*/         OPC_RecordChild2, // #1 = $Vm
/*49481*/         OPC_CheckChild2Type, MVT::v8i16,
/*49483*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49485*/         OPC_EmitInteger, MVT::i32, 14, 
/*49488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49491*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 631:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49501*/       /*SwitchType*/ 23, MVT::v4i32,// ->49526
/*49503*/         OPC_CheckChild1Type, MVT::v4i32,
/*49505*/         OPC_RecordChild2, // #1 = $Vm
/*49506*/         OPC_CheckChild2Type, MVT::v4i32,
/*49508*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49510*/         OPC_EmitInteger, MVT::i32, 14, 
/*49513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49516*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 631:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49526*/       /*SwitchType*/ 23, MVT::v8i8,// ->49551
/*49528*/         OPC_CheckChild1Type, MVT::v8i8,
/*49530*/         OPC_RecordChild2, // #1 = $Vm
/*49531*/         OPC_CheckChild2Type, MVT::v8i8,
/*49533*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49535*/         OPC_EmitInteger, MVT::i32, 14, 
/*49538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49541*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 631:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49551*/       /*SwitchType*/ 23, MVT::v16i8,// ->49576
/*49553*/         OPC_CheckChild1Type, MVT::v16i8,
/*49555*/         OPC_RecordChild2, // #1 = $Vm
/*49556*/         OPC_CheckChild2Type, MVT::v16i8,
/*49558*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49560*/         OPC_EmitInteger, MVT::i32, 14, 
/*49563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49566*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 631:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49576*/       0, // EndSwitchType
/*49577*/     /*Scope*/ 78|128,1/*206*/, /*->49785*/
/*49579*/       OPC_CheckChild0Integer, 94|128,4/*606*/, 
/*49582*/       OPC_RecordChild1, // #0 = $Vn
/*49583*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->49609
/*49586*/         OPC_CheckChild1Type, MVT::v4i16,
/*49588*/         OPC_RecordChild2, // #1 = $Vm
/*49589*/         OPC_CheckChild2Type, MVT::v4i16,
/*49591*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49593*/         OPC_EmitInteger, MVT::i32, 14, 
/*49596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49599*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 606:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49609*/       /*SwitchType*/ 23, MVT::v2i32,// ->49634
/*49611*/         OPC_CheckChild1Type, MVT::v2i32,
/*49613*/         OPC_RecordChild2, // #1 = $Vm
/*49614*/         OPC_CheckChild2Type, MVT::v2i32,
/*49616*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49618*/         OPC_EmitInteger, MVT::i32, 14, 
/*49621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49624*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 606:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49634*/       /*SwitchType*/ 23, MVT::v8i16,// ->49659
/*49636*/         OPC_CheckChild1Type, MVT::v8i16,
/*49638*/         OPC_RecordChild2, // #1 = $Vm
/*49639*/         OPC_CheckChild2Type, MVT::v8i16,
/*49641*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49643*/         OPC_EmitInteger, MVT::i32, 14, 
/*49646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49649*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 606:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49659*/       /*SwitchType*/ 23, MVT::v4i32,// ->49684
/*49661*/         OPC_CheckChild1Type, MVT::v4i32,
/*49663*/         OPC_RecordChild2, // #1 = $Vm
/*49664*/         OPC_CheckChild2Type, MVT::v4i32,
/*49666*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49668*/         OPC_EmitInteger, MVT::i32, 14, 
/*49671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49674*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 606:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49684*/       /*SwitchType*/ 23, MVT::v8i8,// ->49709
/*49686*/         OPC_CheckChild1Type, MVT::v8i8,
/*49688*/         OPC_RecordChild2, // #1 = $Vm
/*49689*/         OPC_CheckChild2Type, MVT::v8i8,
/*49691*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49693*/         OPC_EmitInteger, MVT::i32, 14, 
/*49696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49699*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 606:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49709*/       /*SwitchType*/ 23, MVT::v16i8,// ->49734
/*49711*/         OPC_CheckChild1Type, MVT::v16i8,
/*49713*/         OPC_RecordChild2, // #1 = $Vm
/*49714*/         OPC_CheckChild2Type, MVT::v16i8,
/*49716*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49718*/         OPC_EmitInteger, MVT::i32, 14, 
/*49721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49724*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 606:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49734*/       /*SwitchType*/ 23, MVT::v1i64,// ->49759
/*49736*/         OPC_CheckChild1Type, MVT::v1i64,
/*49738*/         OPC_RecordChild2, // #1 = $Vm
/*49739*/         OPC_CheckChild2Type, MVT::v1i64,
/*49741*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49743*/         OPC_EmitInteger, MVT::i32, 14, 
/*49746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49749*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 606:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49759*/       /*SwitchType*/ 23, MVT::v2i64,// ->49784
/*49761*/         OPC_CheckChild1Type, MVT::v2i64,
/*49763*/         OPC_RecordChild2, // #1 = $Vm
/*49764*/         OPC_CheckChild2Type, MVT::v2i64,
/*49766*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49768*/         OPC_EmitInteger, MVT::i32, 14, 
/*49771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49774*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 606:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49784*/       0, // EndSwitchType
/*49785*/     /*Scope*/ 81, /*->49867*/
/*49786*/       OPC_CheckChild0Integer, 115|128,4/*627*/, 
/*49789*/       OPC_RecordChild1, // #0 = $Vn
/*49790*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->49816
/*49793*/         OPC_CheckChild1Type, MVT::v8i16,
/*49795*/         OPC_RecordChild2, // #1 = $Vm
/*49796*/         OPC_CheckChild2Type, MVT::v8i16,
/*49798*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49800*/         OPC_EmitInteger, MVT::i32, 14, 
/*49803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49806*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 627:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49816*/       /*SwitchType*/ 23, MVT::v4i16,// ->49841
/*49818*/         OPC_CheckChild1Type, MVT::v4i32,
/*49820*/         OPC_RecordChild2, // #1 = $Vm
/*49821*/         OPC_CheckChild2Type, MVT::v4i32,
/*49823*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49825*/         OPC_EmitInteger, MVT::i32, 14, 
/*49828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49831*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 627:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49841*/       /*SwitchType*/ 23, MVT::v2i32,// ->49866
/*49843*/         OPC_CheckChild1Type, MVT::v2i64,
/*49845*/         OPC_RecordChild2, // #1 = $Vm
/*49846*/         OPC_CheckChild2Type, MVT::v2i64,
/*49848*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49850*/         OPC_EmitInteger, MVT::i32, 14, 
/*49853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49856*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 627:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49866*/       0, // EndSwitchType
/*49867*/     /*Scope*/ 56, /*->49924*/
/*49868*/       OPC_CheckChild0Integer, 82|128,4/*594*/, 
/*49871*/       OPC_RecordChild1, // #0 = $Vn
/*49872*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->49898
/*49875*/         OPC_CheckChild1Type, MVT::v8i8,
/*49877*/         OPC_RecordChild2, // #1 = $Vm
/*49878*/         OPC_CheckChild2Type, MVT::v8i8,
/*49880*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49882*/         OPC_EmitInteger, MVT::i32, 14, 
/*49885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49888*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpd), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 594:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49898*/       /*SwitchType*/ 23, MVT::v16i8,// ->49923
/*49900*/         OPC_CheckChild1Type, MVT::v16i8,
/*49902*/         OPC_RecordChild2, // #1 = $Vm
/*49903*/         OPC_CheckChild2Type, MVT::v16i8,
/*49905*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49907*/         OPC_EmitInteger, MVT::i32, 14, 
/*49910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49913*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpq), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 594:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49923*/       0, // EndSwitchType
/*49924*/     /*Scope*/ 48, /*->49973*/
/*49925*/       OPC_CheckChild0Integer, 79|128,4/*591*/, 
/*49928*/       OPC_RecordChild1, // #0 = $Vn
/*49929*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i16,// ->49955
/*49932*/         OPC_CheckChild1Type, MVT::v8i8,
/*49934*/         OPC_RecordChild2, // #1 = $Vm
/*49935*/         OPC_CheckChild2Type, MVT::v8i8,
/*49937*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49939*/         OPC_EmitInteger, MVT::i32, 14, 
/*49942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49945*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 591:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49955*/       /*SwitchType*/ 15, MVT::v2i64,// ->49972
/*49957*/         OPC_CheckChild1Type, MVT::v1i64,
/*49959*/         OPC_RecordChild2, // #1 = $Vm
/*49960*/         OPC_CheckChild2Type, MVT::v1i64,
/*49962*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*49964*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp64), 0,
                      MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 591:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49972*/       0, // EndSwitchType
/*49973*/     /*Scope*/ 28|128,1/*156*/, /*->50131*/
/*49975*/       OPC_CheckChild0Integer, 64|128,4/*576*/, 
/*49978*/       OPC_RecordChild1, // #0 = $Vn
/*49979*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->50005
/*49982*/         OPC_CheckChild1Type, MVT::v4i16,
/*49984*/         OPC_RecordChild2, // #1 = $Vm
/*49985*/         OPC_CheckChild2Type, MVT::v4i16,
/*49987*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49989*/         OPC_EmitInteger, MVT::i32, 14, 
/*49992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 576:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50005*/       /*SwitchType*/ 23, MVT::v2i32,// ->50030
/*50007*/         OPC_CheckChild1Type, MVT::v2i32,
/*50009*/         OPC_RecordChild2, // #1 = $Vm
/*50010*/         OPC_CheckChild2Type, MVT::v2i32,
/*50012*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50014*/         OPC_EmitInteger, MVT::i32, 14, 
/*50017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50020*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 576:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50030*/       /*SwitchType*/ 23, MVT::v8i16,// ->50055
/*50032*/         OPC_CheckChild1Type, MVT::v8i16,
/*50034*/         OPC_RecordChild2, // #1 = $Vm
/*50035*/         OPC_CheckChild2Type, MVT::v8i16,
/*50037*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50039*/         OPC_EmitInteger, MVT::i32, 14, 
/*50042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50045*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 576:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50055*/       /*SwitchType*/ 23, MVT::v4i32,// ->50080
/*50057*/         OPC_CheckChild1Type, MVT::v4i32,
/*50059*/         OPC_RecordChild2, // #1 = $Vm
/*50060*/         OPC_CheckChild2Type, MVT::v4i32,
/*50062*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50064*/         OPC_EmitInteger, MVT::i32, 14, 
/*50067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50070*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 576:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50080*/       /*SwitchType*/ 23, MVT::v8i8,// ->50105
/*50082*/         OPC_CheckChild1Type, MVT::v8i8,
/*50084*/         OPC_RecordChild2, // #1 = $Vm
/*50085*/         OPC_CheckChild2Type, MVT::v8i8,
/*50087*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50089*/         OPC_EmitInteger, MVT::i32, 14, 
/*50092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50095*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 576:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50105*/       /*SwitchType*/ 23, MVT::v16i8,// ->50130
/*50107*/         OPC_CheckChild1Type, MVT::v16i8,
/*50109*/         OPC_RecordChild2, // #1 = $Vm
/*50110*/         OPC_CheckChild2Type, MVT::v16i8,
/*50112*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50114*/         OPC_EmitInteger, MVT::i32, 14, 
/*50117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50120*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 576:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50130*/       0, // EndSwitchType
/*50131*/     /*Scope*/ 28|128,1/*156*/, /*->50289*/
/*50133*/       OPC_CheckChild0Integer, 65|128,4/*577*/, 
/*50136*/       OPC_RecordChild1, // #0 = $Vn
/*50137*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->50163
/*50140*/         OPC_CheckChild1Type, MVT::v4i16,
/*50142*/         OPC_RecordChild2, // #1 = $Vm
/*50143*/         OPC_CheckChild2Type, MVT::v4i16,
/*50145*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50147*/         OPC_EmitInteger, MVT::i32, 14, 
/*50150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50153*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 577:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50163*/       /*SwitchType*/ 23, MVT::v2i32,// ->50188
/*50165*/         OPC_CheckChild1Type, MVT::v2i32,
/*50167*/         OPC_RecordChild2, // #1 = $Vm
/*50168*/         OPC_CheckChild2Type, MVT::v2i32,
/*50170*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50172*/         OPC_EmitInteger, MVT::i32, 14, 
/*50175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50178*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 577:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50188*/       /*SwitchType*/ 23, MVT::v8i16,// ->50213
/*50190*/         OPC_CheckChild1Type, MVT::v8i16,
/*50192*/         OPC_RecordChild2, // #1 = $Vm
/*50193*/         OPC_CheckChild2Type, MVT::v8i16,
/*50195*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50197*/         OPC_EmitInteger, MVT::i32, 14, 
/*50200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50203*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 577:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50213*/       /*SwitchType*/ 23, MVT::v4i32,// ->50238
/*50215*/         OPC_CheckChild1Type, MVT::v4i32,
/*50217*/         OPC_RecordChild2, // #1 = $Vm
/*50218*/         OPC_CheckChild2Type, MVT::v4i32,
/*50220*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50222*/         OPC_EmitInteger, MVT::i32, 14, 
/*50225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50228*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 577:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50238*/       /*SwitchType*/ 23, MVT::v8i8,// ->50263
/*50240*/         OPC_CheckChild1Type, MVT::v8i8,
/*50242*/         OPC_RecordChild2, // #1 = $Vm
/*50243*/         OPC_CheckChild2Type, MVT::v8i8,
/*50245*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50247*/         OPC_EmitInteger, MVT::i32, 14, 
/*50250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 577:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50263*/       /*SwitchType*/ 23, MVT::v16i8,// ->50288
/*50265*/         OPC_CheckChild1Type, MVT::v16i8,
/*50267*/         OPC_RecordChild2, // #1 = $Vm
/*50268*/         OPC_CheckChild2Type, MVT::v16i8,
/*50270*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50272*/         OPC_EmitInteger, MVT::i32, 14, 
/*50275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50278*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 577:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50288*/       0, // EndSwitchType
/*50289*/     /*Scope*/ 78|128,1/*206*/, /*->50497*/
/*50291*/       OPC_CheckChild0Integer, 114|128,4/*626*/, 
/*50294*/       OPC_RecordChild1, // #0 = $Vn
/*50295*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->50321
/*50298*/         OPC_CheckChild1Type, MVT::v4i16,
/*50300*/         OPC_RecordChild2, // #1 = $Vm
/*50301*/         OPC_CheckChild2Type, MVT::v4i16,
/*50303*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50305*/         OPC_EmitInteger, MVT::i32, 14, 
/*50308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50311*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 626:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50321*/       /*SwitchType*/ 23, MVT::v2i32,// ->50346
/*50323*/         OPC_CheckChild1Type, MVT::v2i32,
/*50325*/         OPC_RecordChild2, // #1 = $Vm
/*50326*/         OPC_CheckChild2Type, MVT::v2i32,
/*50328*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50330*/         OPC_EmitInteger, MVT::i32, 14, 
/*50333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50336*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 626:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50346*/       /*SwitchType*/ 23, MVT::v8i16,// ->50371
/*50348*/         OPC_CheckChild1Type, MVT::v8i16,
/*50350*/         OPC_RecordChild2, // #1 = $Vm
/*50351*/         OPC_CheckChild2Type, MVT::v8i16,
/*50353*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50355*/         OPC_EmitInteger, MVT::i32, 14, 
/*50358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50361*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 626:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50371*/       /*SwitchType*/ 23, MVT::v4i32,// ->50396
/*50373*/         OPC_CheckChild1Type, MVT::v4i32,
/*50375*/         OPC_RecordChild2, // #1 = $Vm
/*50376*/         OPC_CheckChild2Type, MVT::v4i32,
/*50378*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50380*/         OPC_EmitInteger, MVT::i32, 14, 
/*50383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50386*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 626:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50396*/       /*SwitchType*/ 23, MVT::v8i8,// ->50421
/*50398*/         OPC_CheckChild1Type, MVT::v8i8,
/*50400*/         OPC_RecordChild2, // #1 = $Vm
/*50401*/         OPC_CheckChild2Type, MVT::v8i8,
/*50403*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50405*/         OPC_EmitInteger, MVT::i32, 14, 
/*50408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50411*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 626:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50421*/       /*SwitchType*/ 23, MVT::v16i8,// ->50446
/*50423*/         OPC_CheckChild1Type, MVT::v16i8,
/*50425*/         OPC_RecordChild2, // #1 = $Vm
/*50426*/         OPC_CheckChild2Type, MVT::v16i8,
/*50428*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50430*/         OPC_EmitInteger, MVT::i32, 14, 
/*50433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50436*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 626:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50446*/       /*SwitchType*/ 23, MVT::v1i64,// ->50471
/*50448*/         OPC_CheckChild1Type, MVT::v1i64,
/*50450*/         OPC_RecordChild2, // #1 = $Vm
/*50451*/         OPC_CheckChild2Type, MVT::v1i64,
/*50453*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50455*/         OPC_EmitInteger, MVT::i32, 14, 
/*50458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50461*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 626:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50471*/       /*SwitchType*/ 23, MVT::v2i64,// ->50496
/*50473*/         OPC_CheckChild1Type, MVT::v2i64,
/*50475*/         OPC_RecordChild2, // #1 = $Vm
/*50476*/         OPC_CheckChild2Type, MVT::v2i64,
/*50478*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50480*/         OPC_EmitInteger, MVT::i32, 14, 
/*50483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 626:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50496*/       0, // EndSwitchType
/*50497*/     /*Scope*/ 81, /*->50579*/
/*50498*/       OPC_CheckChild0Integer, 3|128,5/*643*/, 
/*50501*/       OPC_RecordChild1, // #0 = $Vn
/*50502*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->50528
/*50505*/         OPC_CheckChild1Type, MVT::v8i16,
/*50507*/         OPC_RecordChild2, // #1 = $Vm
/*50508*/         OPC_CheckChild2Type, MVT::v8i16,
/*50510*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50512*/         OPC_EmitInteger, MVT::i32, 14, 
/*50515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50518*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 643:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50528*/       /*SwitchType*/ 23, MVT::v4i16,// ->50553
/*50530*/         OPC_CheckChild1Type, MVT::v4i32,
/*50532*/         OPC_RecordChild2, // #1 = $Vm
/*50533*/         OPC_CheckChild2Type, MVT::v4i32,
/*50535*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50537*/         OPC_EmitInteger, MVT::i32, 14, 
/*50540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50543*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 643:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50553*/       /*SwitchType*/ 23, MVT::v2i32,// ->50578
/*50555*/         OPC_CheckChild1Type, MVT::v2i64,
/*50557*/         OPC_RecordChild2, // #1 = $Vm
/*50558*/         OPC_CheckChild2Type, MVT::v2i64,
/*50560*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50562*/         OPC_EmitInteger, MVT::i32, 14, 
/*50565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50568*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 643:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50578*/       0, // EndSwitchType
/*50579*/     /*Scope*/ 106, /*->50686*/
/*50580*/       OPC_CheckChild0Integer, 44|128,4/*556*/, 
/*50583*/       OPC_RecordChild1, // #0 = $Vn
/*50584*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50610
/*50587*/         OPC_CheckChild1Type, MVT::v2f32,
/*50589*/         OPC_RecordChild2, // #1 = $Vm
/*50590*/         OPC_CheckChild2Type, MVT::v2f32,
/*50592*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50594*/         OPC_EmitInteger, MVT::i32, 14, 
/*50597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50600*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 556:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50610*/       /*SwitchType*/ 23, MVT::v4i32,// ->50635
/*50612*/         OPC_CheckChild1Type, MVT::v4f32,
/*50614*/         OPC_RecordChild2, // #1 = $Vm
/*50615*/         OPC_CheckChild2Type, MVT::v4f32,
/*50617*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50619*/         OPC_EmitInteger, MVT::i32, 14, 
/*50622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50625*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 556:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50635*/       /*SwitchType*/ 23, MVT::v4i16,// ->50660
/*50637*/         OPC_CheckChild1Type, MVT::v4f16,
/*50639*/         OPC_RecordChild2, // #1 = $Vm
/*50640*/         OPC_CheckChild2Type, MVT::v4f16,
/*50642*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50644*/         OPC_EmitInteger, MVT::i32, 14, 
/*50647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50650*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 556:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50660*/       /*SwitchType*/ 23, MVT::v8i16,// ->50685
/*50662*/         OPC_CheckChild1Type, MVT::v8f16,
/*50664*/         OPC_RecordChild2, // #1 = $Vm
/*50665*/         OPC_CheckChild2Type, MVT::v8f16,
/*50667*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50669*/         OPC_EmitInteger, MVT::i32, 14, 
/*50672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50675*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 556:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50685*/       0, // EndSwitchType
/*50686*/     /*Scope*/ 106, /*->50793*/
/*50687*/       OPC_CheckChild0Integer, 45|128,4/*557*/, 
/*50690*/       OPC_RecordChild1, // #0 = $Vn
/*50691*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50717
/*50694*/         OPC_CheckChild1Type, MVT::v2f32,
/*50696*/         OPC_RecordChild2, // #1 = $Vm
/*50697*/         OPC_CheckChild2Type, MVT::v2f32,
/*50699*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50701*/         OPC_EmitInteger, MVT::i32, 14, 
/*50704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50707*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 557:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50717*/       /*SwitchType*/ 23, MVT::v4i32,// ->50742
/*50719*/         OPC_CheckChild1Type, MVT::v4f32,
/*50721*/         OPC_RecordChild2, // #1 = $Vm
/*50722*/         OPC_CheckChild2Type, MVT::v4f32,
/*50724*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50726*/         OPC_EmitInteger, MVT::i32, 14, 
/*50729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 557:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50742*/       /*SwitchType*/ 23, MVT::v4i16,// ->50767
/*50744*/         OPC_CheckChild1Type, MVT::v4f16,
/*50746*/         OPC_RecordChild2, // #1 = $Vm
/*50747*/         OPC_CheckChild2Type, MVT::v4f16,
/*50749*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50751*/         OPC_EmitInteger, MVT::i32, 14, 
/*50754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50757*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 557:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50767*/       /*SwitchType*/ 23, MVT::v8f16,// ->50792
/*50769*/         OPC_CheckChild1Type, MVT::v8f16,
/*50771*/         OPC_RecordChild2, // #1 = $Vm
/*50772*/         OPC_CheckChild2Type, MVT::v8f16,
/*50774*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50776*/         OPC_EmitInteger, MVT::i32, 14, 
/*50779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50782*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 557:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGThq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50792*/       0, // EndSwitchType
/*50793*/     /*Scope*/ 40|128,2/*296*/, /*->51091*/
/*50795*/       OPC_CheckChild0Integer, 46|128,4/*558*/, 
/*50798*/       OPC_RecordChild1, // #0 = $src1
/*50799*/       OPC_SwitchType /*10 cases */, 27, MVT::v8i8,// ->50829
/*50802*/         OPC_CheckChild1Type, MVT::v8i8,
/*50804*/         OPC_RecordChild2, // #1 = $Vn
/*50805*/         OPC_CheckChild2Type, MVT::v8i8,
/*50807*/         OPC_RecordChild3, // #2 = $Vm
/*50808*/         OPC_CheckChild3Type, MVT::v8i8,
/*50810*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50812*/         OPC_EmitInteger, MVT::i32, 14, 
/*50815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50818*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 558:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50829*/       /*SwitchType*/ 27, MVT::v4i16,// ->50858
/*50831*/         OPC_CheckChild1Type, MVT::v4i16,
/*50833*/         OPC_RecordChild2, // #1 = $Vn
/*50834*/         OPC_CheckChild2Type, MVT::v4i16,
/*50836*/         OPC_RecordChild3, // #2 = $Vm
/*50837*/         OPC_CheckChild3Type, MVT::v4i16,
/*50839*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50841*/         OPC_EmitInteger, MVT::i32, 14, 
/*50844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50847*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 558:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50858*/       /*SwitchType*/ 27, MVT::v2i32,// ->50887
/*50860*/         OPC_CheckChild1Type, MVT::v2i32,
/*50862*/         OPC_RecordChild2, // #1 = $Vn
/*50863*/         OPC_CheckChild2Type, MVT::v2i32,
/*50865*/         OPC_RecordChild3, // #2 = $Vm
/*50866*/         OPC_CheckChild3Type, MVT::v2i32,
/*50868*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50870*/         OPC_EmitInteger, MVT::i32, 14, 
/*50873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50876*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 558:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50887*/       /*SwitchType*/ 27, MVT::v1i64,// ->50916
/*50889*/         OPC_CheckChild1Type, MVT::v1i64,
/*50891*/         OPC_RecordChild2, // #1 = $Vn
/*50892*/         OPC_CheckChild2Type, MVT::v1i64,
/*50894*/         OPC_RecordChild3, // #2 = $Vm
/*50895*/         OPC_CheckChild3Type, MVT::v1i64,
/*50897*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50899*/         OPC_EmitInteger, MVT::i32, 14, 
/*50902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50905*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 558:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50916*/       /*SwitchType*/ 27, MVT::v16i8,// ->50945
/*50918*/         OPC_CheckChild1Type, MVT::v16i8,
/*50920*/         OPC_RecordChild2, // #1 = $Vn
/*50921*/         OPC_CheckChild2Type, MVT::v16i8,
/*50923*/         OPC_RecordChild3, // #2 = $Vm
/*50924*/         OPC_CheckChild3Type, MVT::v16i8,
/*50926*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50928*/         OPC_EmitInteger, MVT::i32, 14, 
/*50931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50934*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 558:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50945*/       /*SwitchType*/ 27, MVT::v8i16,// ->50974
/*50947*/         OPC_CheckChild1Type, MVT::v8i16,
/*50949*/         OPC_RecordChild2, // #1 = $Vn
/*50950*/         OPC_CheckChild2Type, MVT::v8i16,
/*50952*/         OPC_RecordChild3, // #2 = $Vm
/*50953*/         OPC_CheckChild3Type, MVT::v8i16,
/*50955*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50957*/         OPC_EmitInteger, MVT::i32, 14, 
/*50960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50963*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 558:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50974*/       /*SwitchType*/ 27, MVT::v4i32,// ->51003
/*50976*/         OPC_CheckChild1Type, MVT::v4i32,
/*50978*/         OPC_RecordChild2, // #1 = $Vn
/*50979*/         OPC_CheckChild2Type, MVT::v4i32,
/*50981*/         OPC_RecordChild3, // #2 = $Vm
/*50982*/         OPC_CheckChild3Type, MVT::v4i32,
/*50984*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50986*/         OPC_EmitInteger, MVT::i32, 14, 
/*50989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50992*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 558:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51003*/       /*SwitchType*/ 27, MVT::v2i64,// ->51032
/*51005*/         OPC_CheckChild1Type, MVT::v2i64,
/*51007*/         OPC_RecordChild2, // #1 = $Vn
/*51008*/         OPC_CheckChild2Type, MVT::v2i64,
/*51010*/         OPC_RecordChild3, // #2 = $Vm
/*51011*/         OPC_CheckChild3Type, MVT::v2i64,
/*51013*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51015*/         OPC_EmitInteger, MVT::i32, 14, 
/*51018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51021*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 558:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51032*/       /*SwitchType*/ 27, MVT::v2f32,// ->51061
/*51034*/         OPC_CheckChild1Type, MVT::v2f32,
/*51036*/         OPC_RecordChild2, // #1 = $Vn
/*51037*/         OPC_CheckChild2Type, MVT::v2f32,
/*51039*/         OPC_RecordChild3, // #2 = $Vm
/*51040*/         OPC_CheckChild3Type, MVT::v2f32,
/*51042*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51044*/         OPC_EmitInteger, MVT::i32, 14, 
/*51047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 558:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51061*/       /*SwitchType*/ 27, MVT::v4f32,// ->51090
/*51063*/         OPC_CheckChild1Type, MVT::v4f32,
/*51065*/         OPC_RecordChild2, // #1 = $Vn
/*51066*/         OPC_CheckChild2Type, MVT::v4f32,
/*51068*/         OPC_RecordChild3, // #2 = $Vm
/*51069*/         OPC_CheckChild3Type, MVT::v4f32,
/*51071*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51073*/         OPC_EmitInteger, MVT::i32, 14, 
/*51076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51079*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 558:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51090*/       0, // EndSwitchType
/*51091*/     /*Scope*/ 0|128,2/*256*/, /*->51349*/
/*51093*/       OPC_CheckChild0Integer, 41|128,4/*553*/, 
/*51096*/       OPC_RecordChild1, // #0 = $Vn
/*51097*/       OPC_SwitchType /*10 cases */, 23, MVT::v4i16,// ->51123
/*51100*/         OPC_CheckChild1Type, MVT::v4i16,
/*51102*/         OPC_RecordChild2, // #1 = $Vm
/*51103*/         OPC_CheckChild2Type, MVT::v4i16,
/*51105*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51107*/         OPC_EmitInteger, MVT::i32, 14, 
/*51110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51113*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 553:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51123*/       /*SwitchType*/ 23, MVT::v2i32,// ->51148
/*51125*/         OPC_CheckChild1Type, MVT::v2i32,
/*51127*/         OPC_RecordChild2, // #1 = $Vm
/*51128*/         OPC_CheckChild2Type, MVT::v2i32,
/*51130*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51132*/         OPC_EmitInteger, MVT::i32, 14, 
/*51135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51138*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 553:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51148*/       /*SwitchType*/ 23, MVT::v8i16,// ->51173
/*51150*/         OPC_CheckChild1Type, MVT::v8i16,
/*51152*/         OPC_RecordChild2, // #1 = $Vm
/*51153*/         OPC_CheckChild2Type, MVT::v8i16,
/*51155*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51157*/         OPC_EmitInteger, MVT::i32, 14, 
/*51160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51163*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 553:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51173*/       /*SwitchType*/ 23, MVT::v4i32,// ->51198
/*51175*/         OPC_CheckChild1Type, MVT::v4i32,
/*51177*/         OPC_RecordChild2, // #1 = $Vm
/*51178*/         OPC_CheckChild2Type, MVT::v4i32,
/*51180*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51182*/         OPC_EmitInteger, MVT::i32, 14, 
/*51185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51188*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 553:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51198*/       /*SwitchType*/ 23, MVT::v8i8,// ->51223
/*51200*/         OPC_CheckChild1Type, MVT::v8i8,
/*51202*/         OPC_RecordChild2, // #1 = $Vm
/*51203*/         OPC_CheckChild2Type, MVT::v8i8,
/*51205*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51207*/         OPC_EmitInteger, MVT::i32, 14, 
/*51210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51213*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 553:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51223*/       /*SwitchType*/ 23, MVT::v16i8,// ->51248
/*51225*/         OPC_CheckChild1Type, MVT::v16i8,
/*51227*/         OPC_RecordChild2, // #1 = $Vm
/*51228*/         OPC_CheckChild2Type, MVT::v16i8,
/*51230*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51232*/         OPC_EmitInteger, MVT::i32, 14, 
/*51235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51238*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 553:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51248*/       /*SwitchType*/ 23, MVT::v2f32,// ->51273
/*51250*/         OPC_CheckChild1Type, MVT::v2f32,
/*51252*/         OPC_RecordChild2, // #1 = $Vm
/*51253*/         OPC_CheckChild2Type, MVT::v2f32,
/*51255*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51257*/         OPC_EmitInteger, MVT::i32, 14, 
/*51260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51263*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 553:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51273*/       /*SwitchType*/ 23, MVT::v4f32,// ->51298
/*51275*/         OPC_CheckChild1Type, MVT::v4f32,
/*51277*/         OPC_RecordChild2, // #1 = $Vm
/*51278*/         OPC_CheckChild2Type, MVT::v4f32,
/*51280*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51282*/         OPC_EmitInteger, MVT::i32, 14, 
/*51285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51288*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 553:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51298*/       /*SwitchType*/ 23, MVT::v4f16,// ->51323
/*51300*/         OPC_CheckChild1Type, MVT::v4f16,
/*51302*/         OPC_RecordChild2, // #1 = $Vm
/*51303*/         OPC_CheckChild2Type, MVT::v4f16,
/*51305*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51307*/         OPC_EmitInteger, MVT::i32, 14, 
/*51310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51313*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 553:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VABDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51323*/       /*SwitchType*/ 23, MVT::v8f16,// ->51348
/*51325*/         OPC_CheckChild1Type, MVT::v8f16,
/*51327*/         OPC_RecordChild2, // #1 = $Vm
/*51328*/         OPC_CheckChild2Type, MVT::v8f16,
/*51330*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51332*/         OPC_EmitInteger, MVT::i32, 14, 
/*51335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51338*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 553:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VABDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*51348*/       0, // EndSwitchType
/*51349*/     /*Scope*/ 28|128,1/*156*/, /*->51507*/
/*51351*/       OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*51354*/       OPC_RecordChild1, // #0 = $Vn
/*51355*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51381
/*51358*/         OPC_CheckChild1Type, MVT::v4i16,
/*51360*/         OPC_RecordChild2, // #1 = $Vm
/*51361*/         OPC_CheckChild2Type, MVT::v4i16,
/*51363*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51365*/         OPC_EmitInteger, MVT::i32, 14, 
/*51368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51371*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 554:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51381*/       /*SwitchType*/ 23, MVT::v2i32,// ->51406
/*51383*/         OPC_CheckChild1Type, MVT::v2i32,
/*51385*/         OPC_RecordChild2, // #1 = $Vm
/*51386*/         OPC_CheckChild2Type, MVT::v2i32,
/*51388*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51390*/         OPC_EmitInteger, MVT::i32, 14, 
/*51393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51396*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 554:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51406*/       /*SwitchType*/ 23, MVT::v8i16,// ->51431
/*51408*/         OPC_CheckChild1Type, MVT::v8i16,
/*51410*/         OPC_RecordChild2, // #1 = $Vm
/*51411*/         OPC_CheckChild2Type, MVT::v8i16,
/*51413*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51415*/         OPC_EmitInteger, MVT::i32, 14, 
/*51418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51421*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 554:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51431*/       /*SwitchType*/ 23, MVT::v4i32,// ->51456
/*51433*/         OPC_CheckChild1Type, MVT::v4i32,
/*51435*/         OPC_RecordChild2, // #1 = $Vm
/*51436*/         OPC_CheckChild2Type, MVT::v4i32,
/*51438*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51440*/         OPC_EmitInteger, MVT::i32, 14, 
/*51443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51446*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 554:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51456*/       /*SwitchType*/ 23, MVT::v8i8,// ->51481
/*51458*/         OPC_CheckChild1Type, MVT::v8i8,
/*51460*/         OPC_RecordChild2, // #1 = $Vm
/*51461*/         OPC_CheckChild2Type, MVT::v8i8,
/*51463*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51465*/         OPC_EmitInteger, MVT::i32, 14, 
/*51468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51471*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 554:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51481*/       /*SwitchType*/ 23, MVT::v16i8,// ->51506
/*51483*/         OPC_CheckChild1Type, MVT::v16i8,
/*51485*/         OPC_RecordChild2, // #1 = $Vm
/*51486*/         OPC_CheckChild2Type, MVT::v16i8,
/*51488*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51490*/         OPC_EmitInteger, MVT::i32, 14, 
/*51493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51496*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 554:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51506*/       0, // EndSwitchType
/*51507*/     /*Scope*/ 3|128,1/*131*/, /*->51640*/
/*51509*/       OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*51512*/       OPC_RecordChild1, // #0 = $Vn
/*51513*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->51539
/*51516*/         OPC_CheckChild1Type, MVT::v8i8,
/*51518*/         OPC_RecordChild2, // #1 = $Vm
/*51519*/         OPC_CheckChild2Type, MVT::v8i8,
/*51521*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51523*/         OPC_EmitInteger, MVT::i32, 14, 
/*51526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51529*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 597:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51539*/       /*SwitchType*/ 23, MVT::v4i16,// ->51564
/*51541*/         OPC_CheckChild1Type, MVT::v4i16,
/*51543*/         OPC_RecordChild2, // #1 = $Vm
/*51544*/         OPC_CheckChild2Type, MVT::v4i16,
/*51546*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51548*/         OPC_EmitInteger, MVT::i32, 14, 
/*51551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51554*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 597:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51564*/       /*SwitchType*/ 23, MVT::v2i32,// ->51589
/*51566*/         OPC_CheckChild1Type, MVT::v2i32,
/*51568*/         OPC_RecordChild2, // #1 = $Vm
/*51569*/         OPC_CheckChild2Type, MVT::v2i32,
/*51571*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51573*/         OPC_EmitInteger, MVT::i32, 14, 
/*51576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51579*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 597:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51589*/       /*SwitchType*/ 23, MVT::v2f32,// ->51614
/*51591*/         OPC_CheckChild1Type, MVT::v2f32,
/*51593*/         OPC_RecordChild2, // #1 = $Vm
/*51594*/         OPC_CheckChild2Type, MVT::v2f32,
/*51596*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51598*/         OPC_EmitInteger, MVT::i32, 14, 
/*51601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51604*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 597:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51614*/       /*SwitchType*/ 23, MVT::v4f16,// ->51639
/*51616*/         OPC_CheckChild1Type, MVT::v4f16,
/*51618*/         OPC_RecordChild2, // #1 = $Vm
/*51619*/         OPC_CheckChild2Type, MVT::v4f16,
/*51621*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51623*/         OPC_EmitInteger, MVT::i32, 14, 
/*51626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51629*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 597:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPADDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51639*/       0, // EndSwitchType
/*51640*/     /*Scope*/ 4|128,1/*132*/, /*->51774*/
/*51642*/       OPC_CheckChild0Integer, 86|128,4/*598*/, 
/*51645*/       OPC_RecordChild1, // #0 = $Vm
/*51646*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51668
/*51649*/         OPC_CheckChild1Type, MVT::v8i8,
/*51651*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51653*/         OPC_EmitInteger, MVT::i32, 14, 
/*51656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51659*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 598:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*51668*/       /*SwitchType*/ 19, MVT::v2i32,// ->51689
/*51670*/         OPC_CheckChild1Type, MVT::v4i16,
/*51672*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51674*/         OPC_EmitInteger, MVT::i32, 14, 
/*51677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51680*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 598:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*51689*/       /*SwitchType*/ 19, MVT::v1i64,// ->51710
/*51691*/         OPC_CheckChild1Type, MVT::v2i32,
/*51693*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51695*/         OPC_EmitInteger, MVT::i32, 14, 
/*51698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51701*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 598:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*51710*/       /*SwitchType*/ 19, MVT::v8i16,// ->51731
/*51712*/         OPC_CheckChild1Type, MVT::v16i8,
/*51714*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51716*/         OPC_EmitInteger, MVT::i32, 14, 
/*51719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51722*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 598:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*51731*/       /*SwitchType*/ 19, MVT::v4i32,// ->51752
/*51733*/         OPC_CheckChild1Type, MVT::v8i16,
/*51735*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51737*/         OPC_EmitInteger, MVT::i32, 14, 
/*51740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51743*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 598:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*51752*/       /*SwitchType*/ 19, MVT::v2i64,// ->51773
/*51754*/         OPC_CheckChild1Type, MVT::v4i32,
/*51756*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51758*/         OPC_EmitInteger, MVT::i32, 14, 
/*51761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51764*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 598:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*51773*/       0, // EndSwitchType
/*51774*/     /*Scope*/ 4|128,1/*132*/, /*->51908*/
/*51776*/       OPC_CheckChild0Integer, 87|128,4/*599*/, 
/*51779*/       OPC_RecordChild1, // #0 = $Vm
/*51780*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51802
/*51783*/         OPC_CheckChild1Type, MVT::v8i8,
/*51785*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51787*/         OPC_EmitInteger, MVT::i32, 14, 
/*51790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51793*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 599:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*51802*/       /*SwitchType*/ 19, MVT::v2i32,// ->51823
/*51804*/         OPC_CheckChild1Type, MVT::v4i16,
/*51806*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51808*/         OPC_EmitInteger, MVT::i32, 14, 
/*51811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51814*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 599:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*51823*/       /*SwitchType*/ 19, MVT::v1i64,// ->51844
/*51825*/         OPC_CheckChild1Type, MVT::v2i32,
/*51827*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51829*/         OPC_EmitInteger, MVT::i32, 14, 
/*51832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51835*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 599:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*51844*/       /*SwitchType*/ 19, MVT::v8i16,// ->51865
/*51846*/         OPC_CheckChild1Type, MVT::v16i8,
/*51848*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51850*/         OPC_EmitInteger, MVT::i32, 14, 
/*51853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51856*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 599:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*51865*/       /*SwitchType*/ 19, MVT::v4i32,// ->51886
/*51867*/         OPC_CheckChild1Type, MVT::v8i16,
/*51869*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51871*/         OPC_EmitInteger, MVT::i32, 14, 
/*51874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51877*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 599:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*51886*/       /*SwitchType*/ 19, MVT::v2i64,// ->51907
/*51888*/         OPC_CheckChild1Type, MVT::v4i32,
/*51890*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51892*/         OPC_EmitInteger, MVT::i32, 14, 
/*51895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51898*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 599:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*51907*/       0, // EndSwitchType
/*51908*/     /*Scope*/ 28|128,1/*156*/, /*->52066*/
/*51910*/       OPC_CheckChild0Integer, 83|128,4/*595*/, 
/*51913*/       OPC_RecordChild1, // #0 = $src1
/*51914*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51940
/*51917*/         OPC_CheckChild1Type, MVT::v4i16,
/*51919*/         OPC_RecordChild2, // #1 = $Vm
/*51920*/         OPC_CheckChild2Type, MVT::v8i8,
/*51922*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51924*/         OPC_EmitInteger, MVT::i32, 14, 
/*51927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51930*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 595:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51940*/       /*SwitchType*/ 23, MVT::v2i32,// ->51965
/*51942*/         OPC_CheckChild1Type, MVT::v2i32,
/*51944*/         OPC_RecordChild2, // #1 = $Vm
/*51945*/         OPC_CheckChild2Type, MVT::v4i16,
/*51947*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51949*/         OPC_EmitInteger, MVT::i32, 14, 
/*51952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51955*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 595:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51965*/       /*SwitchType*/ 23, MVT::v1i64,// ->51990
/*51967*/         OPC_CheckChild1Type, MVT::v1i64,
/*51969*/         OPC_RecordChild2, // #1 = $Vm
/*51970*/         OPC_CheckChild2Type, MVT::v2i32,
/*51972*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51974*/         OPC_EmitInteger, MVT::i32, 14, 
/*51977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51980*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 595:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51990*/       /*SwitchType*/ 23, MVT::v8i16,// ->52015
/*51992*/         OPC_CheckChild1Type, MVT::v8i16,
/*51994*/         OPC_RecordChild2, // #1 = $Vm
/*51995*/         OPC_CheckChild2Type, MVT::v16i8,
/*51997*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51999*/         OPC_EmitInteger, MVT::i32, 14, 
/*52002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52005*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 595:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52015*/       /*SwitchType*/ 23, MVT::v4i32,// ->52040
/*52017*/         OPC_CheckChild1Type, MVT::v4i32,
/*52019*/         OPC_RecordChild2, // #1 = $Vm
/*52020*/         OPC_CheckChild2Type, MVT::v8i16,
/*52022*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52024*/         OPC_EmitInteger, MVT::i32, 14, 
/*52027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52030*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 595:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52040*/       /*SwitchType*/ 23, MVT::v2i64,// ->52065
/*52042*/         OPC_CheckChild1Type, MVT::v2i64,
/*52044*/         OPC_RecordChild2, // #1 = $Vm
/*52045*/         OPC_CheckChild2Type, MVT::v4i32,
/*52047*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52049*/         OPC_EmitInteger, MVT::i32, 14, 
/*52052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52055*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 595:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52065*/       0, // EndSwitchType
/*52066*/     /*Scope*/ 28|128,1/*156*/, /*->52224*/
/*52068*/       OPC_CheckChild0Integer, 84|128,4/*596*/, 
/*52071*/       OPC_RecordChild1, // #0 = $src1
/*52072*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->52098
/*52075*/         OPC_CheckChild1Type, MVT::v4i16,
/*52077*/         OPC_RecordChild2, // #1 = $Vm
/*52078*/         OPC_CheckChild2Type, MVT::v8i8,
/*52080*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52082*/         OPC_EmitInteger, MVT::i32, 14, 
/*52085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52088*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 596:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52098*/       /*SwitchType*/ 23, MVT::v2i32,// ->52123
/*52100*/         OPC_CheckChild1Type, MVT::v2i32,
/*52102*/         OPC_RecordChild2, // #1 = $Vm
/*52103*/         OPC_CheckChild2Type, MVT::v4i16,
/*52105*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52107*/         OPC_EmitInteger, MVT::i32, 14, 
/*52110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52113*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 596:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52123*/       /*SwitchType*/ 23, MVT::v1i64,// ->52148
/*52125*/         OPC_CheckChild1Type, MVT::v1i64,
/*52127*/         OPC_RecordChild2, // #1 = $Vm
/*52128*/         OPC_CheckChild2Type, MVT::v2i32,
/*52130*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52132*/         OPC_EmitInteger, MVT::i32, 14, 
/*52135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52138*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 596:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52148*/       /*SwitchType*/ 23, MVT::v8i16,// ->52173
/*52150*/         OPC_CheckChild1Type, MVT::v8i16,
/*52152*/         OPC_RecordChild2, // #1 = $Vm
/*52153*/         OPC_CheckChild2Type, MVT::v16i8,
/*52155*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52157*/         OPC_EmitInteger, MVT::i32, 14, 
/*52160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52163*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 596:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52173*/       /*SwitchType*/ 23, MVT::v4i32,// ->52198
/*52175*/         OPC_CheckChild1Type, MVT::v4i32,
/*52177*/         OPC_RecordChild2, // #1 = $Vm
/*52178*/         OPC_CheckChild2Type, MVT::v8i16,
/*52180*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52182*/         OPC_EmitInteger, MVT::i32, 14, 
/*52185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52188*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 596:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52198*/       /*SwitchType*/ 23, MVT::v2i64,// ->52223
/*52200*/         OPC_CheckChild1Type, MVT::v2i64,
/*52202*/         OPC_RecordChild2, // #1 = $Vm
/*52203*/         OPC_CheckChild2Type, MVT::v4i32,
/*52205*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52207*/         OPC_EmitInteger, MVT::i32, 14, 
/*52210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52213*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 596:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52223*/       0, // EndSwitchType
/*52224*/     /*Scope*/ 3|128,1/*131*/, /*->52357*/
/*52226*/       OPC_CheckChild0Integer, 88|128,4/*600*/, 
/*52229*/       OPC_RecordChild1, // #0 = $Vn
/*52230*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->52256
/*52233*/         OPC_CheckChild1Type, MVT::v8i8,
/*52235*/         OPC_RecordChild2, // #1 = $Vm
/*52236*/         OPC_CheckChild2Type, MVT::v8i8,
/*52238*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52240*/         OPC_EmitInteger, MVT::i32, 14, 
/*52243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52246*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 600:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52256*/       /*SwitchType*/ 23, MVT::v4i16,// ->52281
/*52258*/         OPC_CheckChild1Type, MVT::v4i16,
/*52260*/         OPC_RecordChild2, // #1 = $Vm
/*52261*/         OPC_CheckChild2Type, MVT::v4i16,
/*52263*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52265*/         OPC_EmitInteger, MVT::i32, 14, 
/*52268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 600:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52281*/       /*SwitchType*/ 23, MVT::v2i32,// ->52306
/*52283*/         OPC_CheckChild1Type, MVT::v2i32,
/*52285*/         OPC_RecordChild2, // #1 = $Vm
/*52286*/         OPC_CheckChild2Type, MVT::v2i32,
/*52288*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52290*/         OPC_EmitInteger, MVT::i32, 14, 
/*52293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52296*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 600:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52306*/       /*SwitchType*/ 23, MVT::v2f32,// ->52331
/*52308*/         OPC_CheckChild1Type, MVT::v2f32,
/*52310*/         OPC_RecordChild2, // #1 = $Vm
/*52311*/         OPC_CheckChild2Type, MVT::v2f32,
/*52313*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52315*/         OPC_EmitInteger, MVT::i32, 14, 
/*52318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52321*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 600:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52331*/       /*SwitchType*/ 23, MVT::v4f16,// ->52356
/*52333*/         OPC_CheckChild1Type, MVT::v4f16,
/*52335*/         OPC_RecordChild2, // #1 = $Vm
/*52336*/         OPC_CheckChild2Type, MVT::v4f16,
/*52338*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52340*/         OPC_EmitInteger, MVT::i32, 14, 
/*52343*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52346*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 600:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMAXh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52356*/       0, // EndSwitchType
/*52357*/     /*Scope*/ 81, /*->52439*/
/*52358*/       OPC_CheckChild0Integer, 89|128,4/*601*/, 
/*52361*/       OPC_RecordChild1, // #0 = $Vn
/*52362*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->52388
/*52365*/         OPC_CheckChild1Type, MVT::v8i8,
/*52367*/         OPC_RecordChild2, // #1 = $Vm
/*52368*/         OPC_CheckChild2Type, MVT::v8i8,
/*52370*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52372*/         OPC_EmitInteger, MVT::i32, 14, 
/*52375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52378*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 601:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52388*/       /*SwitchType*/ 23, MVT::v4i16,// ->52413
/*52390*/         OPC_CheckChild1Type, MVT::v4i16,
/*52392*/         OPC_RecordChild2, // #1 = $Vm
/*52393*/         OPC_CheckChild2Type, MVT::v4i16,
/*52395*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52397*/         OPC_EmitInteger, MVT::i32, 14, 
/*52400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52403*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 601:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52413*/       /*SwitchType*/ 23, MVT::v2i32,// ->52438
/*52415*/         OPC_CheckChild1Type, MVT::v2i32,
/*52417*/         OPC_RecordChild2, // #1 = $Vm
/*52418*/         OPC_CheckChild2Type, MVT::v2i32,
/*52420*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52422*/         OPC_EmitInteger, MVT::i32, 14, 
/*52425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52428*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 601:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52438*/       0, // EndSwitchType
/*52439*/     /*Scope*/ 3|128,1/*131*/, /*->52572*/
/*52441*/       OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*52444*/       OPC_RecordChild1, // #0 = $Vn
/*52445*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->52471
/*52448*/         OPC_CheckChild1Type, MVT::v8i8,
/*52450*/         OPC_RecordChild2, // #1 = $Vm
/*52451*/         OPC_CheckChild2Type, MVT::v8i8,
/*52453*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52455*/         OPC_EmitInteger, MVT::i32, 14, 
/*52458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52461*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 602:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52471*/       /*SwitchType*/ 23, MVT::v4i16,// ->52496
/*52473*/         OPC_CheckChild1Type, MVT::v4i16,
/*52475*/         OPC_RecordChild2, // #1 = $Vm
/*52476*/         OPC_CheckChild2Type, MVT::v4i16,
/*52478*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52480*/         OPC_EmitInteger, MVT::i32, 14, 
/*52483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52496*/       /*SwitchType*/ 23, MVT::v2i32,// ->52521
/*52498*/         OPC_CheckChild1Type, MVT::v2i32,
/*52500*/         OPC_RecordChild2, // #1 = $Vm
/*52501*/         OPC_CheckChild2Type, MVT::v2i32,
/*52503*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52505*/         OPC_EmitInteger, MVT::i32, 14, 
/*52508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52511*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52521*/       /*SwitchType*/ 23, MVT::v2f32,// ->52546
/*52523*/         OPC_CheckChild1Type, MVT::v2f32,
/*52525*/         OPC_RecordChild2, // #1 = $Vm
/*52526*/         OPC_CheckChild2Type, MVT::v2f32,
/*52528*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52530*/         OPC_EmitInteger, MVT::i32, 14, 
/*52533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52536*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 602:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52546*/       /*SwitchType*/ 23, MVT::v4f16,// ->52571
/*52548*/         OPC_CheckChild1Type, MVT::v4f16,
/*52550*/         OPC_RecordChild2, // #1 = $Vm
/*52551*/         OPC_CheckChild2Type, MVT::v4f16,
/*52553*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52555*/         OPC_EmitInteger, MVT::i32, 14, 
/*52558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52561*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 602:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMINh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52571*/       0, // EndSwitchType
/*52572*/     /*Scope*/ 81, /*->52654*/
/*52573*/       OPC_CheckChild0Integer, 91|128,4/*603*/, 
/*52576*/       OPC_RecordChild1, // #0 = $Vn
/*52577*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->52603
/*52580*/         OPC_CheckChild1Type, MVT::v8i8,
/*52582*/         OPC_RecordChild2, // #1 = $Vm
/*52583*/         OPC_CheckChild2Type, MVT::v8i8,
/*52585*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52587*/         OPC_EmitInteger, MVT::i32, 14, 
/*52590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52593*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 603:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52603*/       /*SwitchType*/ 23, MVT::v4i16,// ->52628
/*52605*/         OPC_CheckChild1Type, MVT::v4i16,
/*52607*/         OPC_RecordChild2, // #1 = $Vm
/*52608*/         OPC_CheckChild2Type, MVT::v4i16,
/*52610*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52612*/         OPC_EmitInteger, MVT::i32, 14, 
/*52615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52618*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 603:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52628*/       /*SwitchType*/ 23, MVT::v2i32,// ->52653
/*52630*/         OPC_CheckChild1Type, MVT::v2i32,
/*52632*/         OPC_RecordChild2, // #1 = $Vm
/*52633*/         OPC_CheckChild2Type, MVT::v2i32,
/*52635*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52637*/         OPC_EmitInteger, MVT::i32, 14, 
/*52640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52643*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 603:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52653*/       0, // EndSwitchType
/*52654*/     /*Scope*/ 4|128,1/*132*/, /*->52788*/
/*52656*/       OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*52659*/       OPC_RecordChild1, // #0 = $Vm
/*52660*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52682
/*52663*/         OPC_CheckChild1Type, MVT::v2i32,
/*52665*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52667*/         OPC_EmitInteger, MVT::i32, 14, 
/*52670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52673*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*52682*/       /*SwitchType*/ 19, MVT::v4i32,// ->52703
/*52684*/         OPC_CheckChild1Type, MVT::v4i32,
/*52686*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52688*/         OPC_EmitInteger, MVT::i32, 14, 
/*52691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*52703*/       /*SwitchType*/ 19, MVT::v2f32,// ->52724
/*52705*/         OPC_CheckChild1Type, MVT::v2f32,
/*52707*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52709*/         OPC_EmitInteger, MVT::i32, 14, 
/*52712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52715*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 628:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*52724*/       /*SwitchType*/ 19, MVT::v4f32,// ->52745
/*52726*/         OPC_CheckChild1Type, MVT::v4f32,
/*52728*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52730*/         OPC_EmitInteger, MVT::i32, 14, 
/*52733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52736*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 628:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*52745*/       /*SwitchType*/ 19, MVT::v4f16,// ->52766
/*52747*/         OPC_CheckChild1Type, MVT::v4f16,
/*52749*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52751*/         OPC_EmitInteger, MVT::i32, 14, 
/*52754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52757*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 628:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhd:v4f16 DPR:v4f16:$Vm)
/*52766*/       /*SwitchType*/ 19, MVT::v8f16,// ->52787
/*52768*/         OPC_CheckChild1Type, MVT::v8f16,
/*52770*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52772*/         OPC_EmitInteger, MVT::i32, 14, 
/*52775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52778*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 628:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhq:v8f16 QPR:v8f16:$Vm)
/*52787*/       0, // EndSwitchType
/*52788*/     /*Scope*/ 4|128,1/*132*/, /*->52922*/
/*52790*/       OPC_CheckChild0Integer, 1|128,5/*641*/, 
/*52793*/       OPC_RecordChild1, // #0 = $Vm
/*52794*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52816
/*52797*/         OPC_CheckChild1Type, MVT::v2i32,
/*52799*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52801*/         OPC_EmitInteger, MVT::i32, 14, 
/*52804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52807*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 641:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*52816*/       /*SwitchType*/ 19, MVT::v4i32,// ->52837
/*52818*/         OPC_CheckChild1Type, MVT::v4i32,
/*52820*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52822*/         OPC_EmitInteger, MVT::i32, 14, 
/*52825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52828*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 641:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*52837*/       /*SwitchType*/ 19, MVT::v2f32,// ->52858
/*52839*/         OPC_CheckChild1Type, MVT::v2f32,
/*52841*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52843*/         OPC_EmitInteger, MVT::i32, 14, 
/*52846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52849*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 641:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*52858*/       /*SwitchType*/ 19, MVT::v4f32,// ->52879
/*52860*/         OPC_CheckChild1Type, MVT::v4f32,
/*52862*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52864*/         OPC_EmitInteger, MVT::i32, 14, 
/*52867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52870*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 641:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*52879*/       /*SwitchType*/ 19, MVT::v4f16,// ->52900
/*52881*/         OPC_CheckChild1Type, MVT::v4f16,
/*52883*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52885*/         OPC_EmitInteger, MVT::i32, 14, 
/*52888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52891*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 641:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhd:v4f16 DPR:v4f16:$Vm)
/*52900*/       /*SwitchType*/ 19, MVT::v8f16,// ->52921
/*52902*/         OPC_CheckChild1Type, MVT::v8f16,
/*52904*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52906*/         OPC_EmitInteger, MVT::i32, 14, 
/*52909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52912*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 641:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhq:v8f16 QPR:v8f16:$Vm)
/*52921*/       0, // EndSwitchType
/*52922*/     /*Scope*/ 78|128,1/*206*/, /*->53130*/
/*52924*/       OPC_CheckChild0Integer, 5|128,5/*645*/, 
/*52927*/       OPC_RecordChild1, // #0 = $Vm
/*52928*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52954
/*52931*/         OPC_CheckChild1Type, MVT::v4i16,
/*52933*/         OPC_RecordChild2, // #1 = $Vn
/*52934*/         OPC_CheckChild2Type, MVT::v4i16,
/*52936*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52938*/         OPC_EmitInteger, MVT::i32, 14, 
/*52941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52944*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 645:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52954*/       /*SwitchType*/ 23, MVT::v2i32,// ->52979
/*52956*/         OPC_CheckChild1Type, MVT::v2i32,
/*52958*/         OPC_RecordChild2, // #1 = $Vn
/*52959*/         OPC_CheckChild2Type, MVT::v2i32,
/*52961*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52963*/         OPC_EmitInteger, MVT::i32, 14, 
/*52966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 645:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52979*/       /*SwitchType*/ 23, MVT::v8i16,// ->53004
/*52981*/         OPC_CheckChild1Type, MVT::v8i16,
/*52983*/         OPC_RecordChild2, // #1 = $Vn
/*52984*/         OPC_CheckChild2Type, MVT::v8i16,
/*52986*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52988*/         OPC_EmitInteger, MVT::i32, 14, 
/*52991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 645:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53004*/       /*SwitchType*/ 23, MVT::v4i32,// ->53029
/*53006*/         OPC_CheckChild1Type, MVT::v4i32,
/*53008*/         OPC_RecordChild2, // #1 = $Vn
/*53009*/         OPC_CheckChild2Type, MVT::v4i32,
/*53011*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53013*/         OPC_EmitInteger, MVT::i32, 14, 
/*53016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53019*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 645:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53029*/       /*SwitchType*/ 23, MVT::v8i8,// ->53054
/*53031*/         OPC_CheckChild1Type, MVT::v8i8,
/*53033*/         OPC_RecordChild2, // #1 = $Vn
/*53034*/         OPC_CheckChild2Type, MVT::v8i8,
/*53036*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53038*/         OPC_EmitInteger, MVT::i32, 14, 
/*53041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53044*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 645:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53054*/       /*SwitchType*/ 23, MVT::v16i8,// ->53079
/*53056*/         OPC_CheckChild1Type, MVT::v16i8,
/*53058*/         OPC_RecordChild2, // #1 = $Vn
/*53059*/         OPC_CheckChild2Type, MVT::v16i8,
/*53061*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53063*/         OPC_EmitInteger, MVT::i32, 14, 
/*53066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53069*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 645:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53079*/       /*SwitchType*/ 23, MVT::v1i64,// ->53104
/*53081*/         OPC_CheckChild1Type, MVT::v1i64,
/*53083*/         OPC_RecordChild2, // #1 = $Vn
/*53084*/         OPC_CheckChild2Type, MVT::v1i64,
/*53086*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53088*/         OPC_EmitInteger, MVT::i32, 14, 
/*53091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53094*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 645:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53104*/       /*SwitchType*/ 23, MVT::v2i64,// ->53129
/*53106*/         OPC_CheckChild1Type, MVT::v2i64,
/*53108*/         OPC_RecordChild2, // #1 = $Vn
/*53109*/         OPC_CheckChild2Type, MVT::v2i64,
/*53111*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53113*/         OPC_EmitInteger, MVT::i32, 14, 
/*53116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53119*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 645:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53129*/       0, // EndSwitchType
/*53130*/     /*Scope*/ 78|128,1/*206*/, /*->53338*/
/*53132*/       OPC_CheckChild0Integer, 6|128,5/*646*/, 
/*53135*/       OPC_RecordChild1, // #0 = $Vm
/*53136*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53162
/*53139*/         OPC_CheckChild1Type, MVT::v4i16,
/*53141*/         OPC_RecordChild2, // #1 = $Vn
/*53142*/         OPC_CheckChild2Type, MVT::v4i16,
/*53144*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53146*/         OPC_EmitInteger, MVT::i32, 14, 
/*53149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53152*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 646:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53162*/       /*SwitchType*/ 23, MVT::v2i32,// ->53187
/*53164*/         OPC_CheckChild1Type, MVT::v2i32,
/*53166*/         OPC_RecordChild2, // #1 = $Vn
/*53167*/         OPC_CheckChild2Type, MVT::v2i32,
/*53169*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53171*/         OPC_EmitInteger, MVT::i32, 14, 
/*53174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53177*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 646:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53187*/       /*SwitchType*/ 23, MVT::v8i16,// ->53212
/*53189*/         OPC_CheckChild1Type, MVT::v8i16,
/*53191*/         OPC_RecordChild2, // #1 = $Vn
/*53192*/         OPC_CheckChild2Type, MVT::v8i16,
/*53194*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53196*/         OPC_EmitInteger, MVT::i32, 14, 
/*53199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53202*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 646:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53212*/       /*SwitchType*/ 23, MVT::v4i32,// ->53237
/*53214*/         OPC_CheckChild1Type, MVT::v4i32,
/*53216*/         OPC_RecordChild2, // #1 = $Vn
/*53217*/         OPC_CheckChild2Type, MVT::v4i32,
/*53219*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53221*/         OPC_EmitInteger, MVT::i32, 14, 
/*53224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53227*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 646:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53237*/       /*SwitchType*/ 23, MVT::v8i8,// ->53262
/*53239*/         OPC_CheckChild1Type, MVT::v8i8,
/*53241*/         OPC_RecordChild2, // #1 = $Vn
/*53242*/         OPC_CheckChild2Type, MVT::v8i8,
/*53244*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53246*/         OPC_EmitInteger, MVT::i32, 14, 
/*53249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53252*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 646:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53262*/       /*SwitchType*/ 23, MVT::v16i8,// ->53287
/*53264*/         OPC_CheckChild1Type, MVT::v16i8,
/*53266*/         OPC_RecordChild2, // #1 = $Vn
/*53267*/         OPC_CheckChild2Type, MVT::v16i8,
/*53269*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53271*/         OPC_EmitInteger, MVT::i32, 14, 
/*53274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53277*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 646:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53287*/       /*SwitchType*/ 23, MVT::v1i64,// ->53312
/*53289*/         OPC_CheckChild1Type, MVT::v1i64,
/*53291*/         OPC_RecordChild2, // #1 = $Vn
/*53292*/         OPC_CheckChild2Type, MVT::v1i64,
/*53294*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53296*/         OPC_EmitInteger, MVT::i32, 14, 
/*53299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53302*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 646:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53312*/       /*SwitchType*/ 23, MVT::v2i64,// ->53337
/*53314*/         OPC_CheckChild1Type, MVT::v2i64,
/*53316*/         OPC_RecordChild2, // #1 = $Vn
/*53317*/         OPC_CheckChild2Type, MVT::v2i64,
/*53319*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53321*/         OPC_EmitInteger, MVT::i32, 14, 
/*53324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53327*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 646:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53337*/       0, // EndSwitchType
/*53338*/     /*Scope*/ 78|128,1/*206*/, /*->53546*/
/*53340*/       OPC_CheckChild0Integer, 127|128,4/*639*/, 
/*53343*/       OPC_RecordChild1, // #0 = $Vm
/*53344*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53370
/*53347*/         OPC_CheckChild1Type, MVT::v4i16,
/*53349*/         OPC_RecordChild2, // #1 = $Vn
/*53350*/         OPC_CheckChild2Type, MVT::v4i16,
/*53352*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53354*/         OPC_EmitInteger, MVT::i32, 14, 
/*53357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53360*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 639:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53370*/       /*SwitchType*/ 23, MVT::v2i32,// ->53395
/*53372*/         OPC_CheckChild1Type, MVT::v2i32,
/*53374*/         OPC_RecordChild2, // #1 = $Vn
/*53375*/         OPC_CheckChild2Type, MVT::v2i32,
/*53377*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53379*/         OPC_EmitInteger, MVT::i32, 14, 
/*53382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53385*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 639:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53395*/       /*SwitchType*/ 23, MVT::v8i16,// ->53420
/*53397*/         OPC_CheckChild1Type, MVT::v8i16,
/*53399*/         OPC_RecordChild2, // #1 = $Vn
/*53400*/         OPC_CheckChild2Type, MVT::v8i16,
/*53402*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53404*/         OPC_EmitInteger, MVT::i32, 14, 
/*53407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53410*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 639:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53420*/       /*SwitchType*/ 23, MVT::v4i32,// ->53445
/*53422*/         OPC_CheckChild1Type, MVT::v4i32,
/*53424*/         OPC_RecordChild2, // #1 = $Vn
/*53425*/         OPC_CheckChild2Type, MVT::v4i32,
/*53427*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53429*/         OPC_EmitInteger, MVT::i32, 14, 
/*53432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53435*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 639:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53445*/       /*SwitchType*/ 23, MVT::v8i8,// ->53470
/*53447*/         OPC_CheckChild1Type, MVT::v8i8,
/*53449*/         OPC_RecordChild2, // #1 = $Vn
/*53450*/         OPC_CheckChild2Type, MVT::v8i8,
/*53452*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53454*/         OPC_EmitInteger, MVT::i32, 14, 
/*53457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53460*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 639:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53470*/       /*SwitchType*/ 23, MVT::v16i8,// ->53495
/*53472*/         OPC_CheckChild1Type, MVT::v16i8,
/*53474*/         OPC_RecordChild2, // #1 = $Vn
/*53475*/         OPC_CheckChild2Type, MVT::v16i8,
/*53477*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53479*/         OPC_EmitInteger, MVT::i32, 14, 
/*53482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53485*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 639:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53495*/       /*SwitchType*/ 23, MVT::v1i64,// ->53520
/*53497*/         OPC_CheckChild1Type, MVT::v1i64,
/*53499*/         OPC_RecordChild2, // #1 = $Vn
/*53500*/         OPC_CheckChild2Type, MVT::v1i64,
/*53502*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53504*/         OPC_EmitInteger, MVT::i32, 14, 
/*53507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53510*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 639:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53520*/       /*SwitchType*/ 23, MVT::v2i64,// ->53545
/*53522*/         OPC_CheckChild1Type, MVT::v2i64,
/*53524*/         OPC_RecordChild2, // #1 = $Vn
/*53525*/         OPC_CheckChild2Type, MVT::v2i64,
/*53527*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53529*/         OPC_EmitInteger, MVT::i32, 14, 
/*53532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53535*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 639:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53545*/       0, // EndSwitchType
/*53546*/     /*Scope*/ 78|128,1/*206*/, /*->53754*/
/*53548*/       OPC_CheckChild0Integer, 0|128,5/*640*/, 
/*53551*/       OPC_RecordChild1, // #0 = $Vm
/*53552*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53578
/*53555*/         OPC_CheckChild1Type, MVT::v4i16,
/*53557*/         OPC_RecordChild2, // #1 = $Vn
/*53558*/         OPC_CheckChild2Type, MVT::v4i16,
/*53560*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53562*/         OPC_EmitInteger, MVT::i32, 14, 
/*53565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53568*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 640:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53578*/       /*SwitchType*/ 23, MVT::v2i32,// ->53603
/*53580*/         OPC_CheckChild1Type, MVT::v2i32,
/*53582*/         OPC_RecordChild2, // #1 = $Vn
/*53583*/         OPC_CheckChild2Type, MVT::v2i32,
/*53585*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53587*/         OPC_EmitInteger, MVT::i32, 14, 
/*53590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53593*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 640:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53603*/       /*SwitchType*/ 23, MVT::v8i16,// ->53628
/*53605*/         OPC_CheckChild1Type, MVT::v8i16,
/*53607*/         OPC_RecordChild2, // #1 = $Vn
/*53608*/         OPC_CheckChild2Type, MVT::v8i16,
/*53610*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53612*/         OPC_EmitInteger, MVT::i32, 14, 
/*53615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53618*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 640:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53628*/       /*SwitchType*/ 23, MVT::v4i32,// ->53653
/*53630*/         OPC_CheckChild1Type, MVT::v4i32,
/*53632*/         OPC_RecordChild2, // #1 = $Vn
/*53633*/         OPC_CheckChild2Type, MVT::v4i32,
/*53635*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53637*/         OPC_EmitInteger, MVT::i32, 14, 
/*53640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53643*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 640:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53653*/       /*SwitchType*/ 23, MVT::v8i8,// ->53678
/*53655*/         OPC_CheckChild1Type, MVT::v8i8,
/*53657*/         OPC_RecordChild2, // #1 = $Vn
/*53658*/         OPC_CheckChild2Type, MVT::v8i8,
/*53660*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53662*/         OPC_EmitInteger, MVT::i32, 14, 
/*53665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 640:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53678*/       /*SwitchType*/ 23, MVT::v16i8,// ->53703
/*53680*/         OPC_CheckChild1Type, MVT::v16i8,
/*53682*/         OPC_RecordChild2, // #1 = $Vn
/*53683*/         OPC_CheckChild2Type, MVT::v16i8,
/*53685*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53687*/         OPC_EmitInteger, MVT::i32, 14, 
/*53690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53693*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 640:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53703*/       /*SwitchType*/ 23, MVT::v1i64,// ->53728
/*53705*/         OPC_CheckChild1Type, MVT::v1i64,
/*53707*/         OPC_RecordChild2, // #1 = $Vn
/*53708*/         OPC_CheckChild2Type, MVT::v1i64,
/*53710*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53712*/         OPC_EmitInteger, MVT::i32, 14, 
/*53715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53718*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 640:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53728*/       /*SwitchType*/ 23, MVT::v2i64,// ->53753
/*53730*/         OPC_CheckChild1Type, MVT::v2i64,
/*53732*/         OPC_RecordChild2, // #1 = $Vn
/*53733*/         OPC_CheckChild2Type, MVT::v2i64,
/*53735*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53737*/         OPC_EmitInteger, MVT::i32, 14, 
/*53740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53743*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 640:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53753*/       0, // EndSwitchType
/*53754*/     /*Scope*/ 78|128,1/*206*/, /*->53962*/
/*53756*/       OPC_CheckChild0Integer, 110|128,4/*622*/, 
/*53759*/       OPC_RecordChild1, // #0 = $Vm
/*53760*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53786
/*53763*/         OPC_CheckChild1Type, MVT::v4i16,
/*53765*/         OPC_RecordChild2, // #1 = $Vn
/*53766*/         OPC_CheckChild2Type, MVT::v4i16,
/*53768*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53770*/         OPC_EmitInteger, MVT::i32, 14, 
/*53773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53776*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 622:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53786*/       /*SwitchType*/ 23, MVT::v2i32,// ->53811
/*53788*/         OPC_CheckChild1Type, MVT::v2i32,
/*53790*/         OPC_RecordChild2, // #1 = $Vn
/*53791*/         OPC_CheckChild2Type, MVT::v2i32,
/*53793*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53795*/         OPC_EmitInteger, MVT::i32, 14, 
/*53798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53801*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 622:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53811*/       /*SwitchType*/ 23, MVT::v8i16,// ->53836
/*53813*/         OPC_CheckChild1Type, MVT::v8i16,
/*53815*/         OPC_RecordChild2, // #1 = $Vn
/*53816*/         OPC_CheckChild2Type, MVT::v8i16,
/*53818*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53820*/         OPC_EmitInteger, MVT::i32, 14, 
/*53823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53826*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 622:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53836*/       /*SwitchType*/ 23, MVT::v4i32,// ->53861
/*53838*/         OPC_CheckChild1Type, MVT::v4i32,
/*53840*/         OPC_RecordChild2, // #1 = $Vn
/*53841*/         OPC_CheckChild2Type, MVT::v4i32,
/*53843*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53845*/         OPC_EmitInteger, MVT::i32, 14, 
/*53848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53851*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 622:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53861*/       /*SwitchType*/ 23, MVT::v8i8,// ->53886
/*53863*/         OPC_CheckChild1Type, MVT::v8i8,
/*53865*/         OPC_RecordChild2, // #1 = $Vn
/*53866*/         OPC_CheckChild2Type, MVT::v8i8,
/*53868*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53870*/         OPC_EmitInteger, MVT::i32, 14, 
/*53873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53876*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 622:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53886*/       /*SwitchType*/ 23, MVT::v16i8,// ->53911
/*53888*/         OPC_CheckChild1Type, MVT::v16i8,
/*53890*/         OPC_RecordChild2, // #1 = $Vn
/*53891*/         OPC_CheckChild2Type, MVT::v16i8,
/*53893*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53895*/         OPC_EmitInteger, MVT::i32, 14, 
/*53898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53901*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 622:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53911*/       /*SwitchType*/ 23, MVT::v1i64,// ->53936
/*53913*/         OPC_CheckChild1Type, MVT::v1i64,
/*53915*/         OPC_RecordChild2, // #1 = $Vn
/*53916*/         OPC_CheckChild2Type, MVT::v1i64,
/*53918*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53920*/         OPC_EmitInteger, MVT::i32, 14, 
/*53923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53926*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 622:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53936*/       /*SwitchType*/ 23, MVT::v2i64,// ->53961
/*53938*/         OPC_CheckChild1Type, MVT::v2i64,
/*53940*/         OPC_RecordChild2, // #1 = $Vn
/*53941*/         OPC_CheckChild2Type, MVT::v2i64,
/*53943*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53945*/         OPC_EmitInteger, MVT::i32, 14, 
/*53948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 622:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53961*/       0, // EndSwitchType
/*53962*/     /*Scope*/ 78|128,1/*206*/, /*->54170*/
/*53964*/       OPC_CheckChild0Integer, 112|128,4/*624*/, 
/*53967*/       OPC_RecordChild1, // #0 = $Vm
/*53968*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53994
/*53971*/         OPC_CheckChild1Type, MVT::v4i16,
/*53973*/         OPC_RecordChild2, // #1 = $Vn
/*53974*/         OPC_CheckChild2Type, MVT::v4i16,
/*53976*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53978*/         OPC_EmitInteger, MVT::i32, 14, 
/*53981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53984*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 624:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53994*/       /*SwitchType*/ 23, MVT::v2i32,// ->54019
/*53996*/         OPC_CheckChild1Type, MVT::v2i32,
/*53998*/         OPC_RecordChild2, // #1 = $Vn
/*53999*/         OPC_CheckChild2Type, MVT::v2i32,
/*54001*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54003*/         OPC_EmitInteger, MVT::i32, 14, 
/*54006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54009*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 624:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54019*/       /*SwitchType*/ 23, MVT::v8i16,// ->54044
/*54021*/         OPC_CheckChild1Type, MVT::v8i16,
/*54023*/         OPC_RecordChild2, // #1 = $Vn
/*54024*/         OPC_CheckChild2Type, MVT::v8i16,
/*54026*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54028*/         OPC_EmitInteger, MVT::i32, 14, 
/*54031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54034*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 624:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54044*/       /*SwitchType*/ 23, MVT::v4i32,// ->54069
/*54046*/         OPC_CheckChild1Type, MVT::v4i32,
/*54048*/         OPC_RecordChild2, // #1 = $Vn
/*54049*/         OPC_CheckChild2Type, MVT::v4i32,
/*54051*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54053*/         OPC_EmitInteger, MVT::i32, 14, 
/*54056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54059*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 624:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54069*/       /*SwitchType*/ 23, MVT::v8i8,// ->54094
/*54071*/         OPC_CheckChild1Type, MVT::v8i8,
/*54073*/         OPC_RecordChild2, // #1 = $Vn
/*54074*/         OPC_CheckChild2Type, MVT::v8i8,
/*54076*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54078*/         OPC_EmitInteger, MVT::i32, 14, 
/*54081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54084*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 624:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54094*/       /*SwitchType*/ 23, MVT::v16i8,// ->54119
/*54096*/         OPC_CheckChild1Type, MVT::v16i8,
/*54098*/         OPC_RecordChild2, // #1 = $Vn
/*54099*/         OPC_CheckChild2Type, MVT::v16i8,
/*54101*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54103*/         OPC_EmitInteger, MVT::i32, 14, 
/*54106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54109*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 624:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54119*/       /*SwitchType*/ 23, MVT::v1i64,// ->54144
/*54121*/         OPC_CheckChild1Type, MVT::v1i64,
/*54123*/         OPC_RecordChild2, // #1 = $Vn
/*54124*/         OPC_CheckChild2Type, MVT::v1i64,
/*54126*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54128*/         OPC_EmitInteger, MVT::i32, 14, 
/*54131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54134*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 624:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54144*/       /*SwitchType*/ 23, MVT::v2i64,// ->54169
/*54146*/         OPC_CheckChild1Type, MVT::v2i64,
/*54148*/         OPC_RecordChild2, // #1 = $Vn
/*54149*/         OPC_CheckChild2Type, MVT::v2i64,
/*54151*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54153*/         OPC_EmitInteger, MVT::i32, 14, 
/*54156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54159*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 624:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54169*/       0, // EndSwitchType
/*54170*/     /*Scope*/ 78|128,1/*206*/, /*->54378*/
/*54172*/       OPC_CheckChild0Integer, 105|128,4/*617*/, 
/*54175*/       OPC_RecordChild1, // #0 = $Vm
/*54176*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54202
/*54179*/         OPC_CheckChild1Type, MVT::v4i16,
/*54181*/         OPC_RecordChild2, // #1 = $Vn
/*54182*/         OPC_CheckChild2Type, MVT::v4i16,
/*54184*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54186*/         OPC_EmitInteger, MVT::i32, 14, 
/*54189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54192*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 617:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54202*/       /*SwitchType*/ 23, MVT::v2i32,// ->54227
/*54204*/         OPC_CheckChild1Type, MVT::v2i32,
/*54206*/         OPC_RecordChild2, // #1 = $Vn
/*54207*/         OPC_CheckChild2Type, MVT::v2i32,
/*54209*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54211*/         OPC_EmitInteger, MVT::i32, 14, 
/*54214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54217*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 617:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54227*/       /*SwitchType*/ 23, MVT::v8i16,// ->54252
/*54229*/         OPC_CheckChild1Type, MVT::v8i16,
/*54231*/         OPC_RecordChild2, // #1 = $Vn
/*54232*/         OPC_CheckChild2Type, MVT::v8i16,
/*54234*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54236*/         OPC_EmitInteger, MVT::i32, 14, 
/*54239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54242*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 617:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54252*/       /*SwitchType*/ 23, MVT::v4i32,// ->54277
/*54254*/         OPC_CheckChild1Type, MVT::v4i32,
/*54256*/         OPC_RecordChild2, // #1 = $Vn
/*54257*/         OPC_CheckChild2Type, MVT::v4i32,
/*54259*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54261*/         OPC_EmitInteger, MVT::i32, 14, 
/*54264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54267*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 617:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54277*/       /*SwitchType*/ 23, MVT::v8i8,// ->54302
/*54279*/         OPC_CheckChild1Type, MVT::v8i8,
/*54281*/         OPC_RecordChild2, // #1 = $Vn
/*54282*/         OPC_CheckChild2Type, MVT::v8i8,
/*54284*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54286*/         OPC_EmitInteger, MVT::i32, 14, 
/*54289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54292*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 617:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54302*/       /*SwitchType*/ 23, MVT::v16i8,// ->54327
/*54304*/         OPC_CheckChild1Type, MVT::v16i8,
/*54306*/         OPC_RecordChild2, // #1 = $Vn
/*54307*/         OPC_CheckChild2Type, MVT::v16i8,
/*54309*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54311*/         OPC_EmitInteger, MVT::i32, 14, 
/*54314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54317*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 617:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54327*/       /*SwitchType*/ 23, MVT::v1i64,// ->54352
/*54329*/         OPC_CheckChild1Type, MVT::v1i64,
/*54331*/         OPC_RecordChild2, // #1 = $Vn
/*54332*/         OPC_CheckChild2Type, MVT::v1i64,
/*54334*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54336*/         OPC_EmitInteger, MVT::i32, 14, 
/*54339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54342*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 617:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54352*/       /*SwitchType*/ 23, MVT::v2i64,// ->54377
/*54354*/         OPC_CheckChild1Type, MVT::v2i64,
/*54356*/         OPC_RecordChild2, // #1 = $Vn
/*54357*/         OPC_CheckChild2Type, MVT::v2i64,
/*54359*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54361*/         OPC_EmitInteger, MVT::i32, 14, 
/*54364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54367*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 617:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54377*/       0, // EndSwitchType
/*54378*/     /*Scope*/ 78|128,1/*206*/, /*->54586*/
/*54380*/       OPC_CheckChild0Integer, 106|128,4/*618*/, 
/*54383*/       OPC_RecordChild1, // #0 = $Vm
/*54384*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54410
/*54387*/         OPC_CheckChild1Type, MVT::v4i16,
/*54389*/         OPC_RecordChild2, // #1 = $Vn
/*54390*/         OPC_CheckChild2Type, MVT::v4i16,
/*54392*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54394*/         OPC_EmitInteger, MVT::i32, 14, 
/*54397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54400*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 618:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54410*/       /*SwitchType*/ 23, MVT::v2i32,// ->54435
/*54412*/         OPC_CheckChild1Type, MVT::v2i32,
/*54414*/         OPC_RecordChild2, // #1 = $Vn
/*54415*/         OPC_CheckChild2Type, MVT::v2i32,
/*54417*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54419*/         OPC_EmitInteger, MVT::i32, 14, 
/*54422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54425*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 618:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54435*/       /*SwitchType*/ 23, MVT::v8i16,// ->54460
/*54437*/         OPC_CheckChild1Type, MVT::v8i16,
/*54439*/         OPC_RecordChild2, // #1 = $Vn
/*54440*/         OPC_CheckChild2Type, MVT::v8i16,
/*54442*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54444*/         OPC_EmitInteger, MVT::i32, 14, 
/*54447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54450*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 618:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54460*/       /*SwitchType*/ 23, MVT::v4i32,// ->54485
/*54462*/         OPC_CheckChild1Type, MVT::v4i32,
/*54464*/         OPC_RecordChild2, // #1 = $Vn
/*54465*/         OPC_CheckChild2Type, MVT::v4i32,
/*54467*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54469*/         OPC_EmitInteger, MVT::i32, 14, 
/*54472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54475*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 618:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54485*/       /*SwitchType*/ 23, MVT::v8i8,// ->54510
/*54487*/         OPC_CheckChild1Type, MVT::v8i8,
/*54489*/         OPC_RecordChild2, // #1 = $Vn
/*54490*/         OPC_CheckChild2Type, MVT::v8i8,
/*54492*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54494*/         OPC_EmitInteger, MVT::i32, 14, 
/*54497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54500*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 618:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54510*/       /*SwitchType*/ 23, MVT::v16i8,// ->54535
/*54512*/         OPC_CheckChild1Type, MVT::v16i8,
/*54514*/         OPC_RecordChild2, // #1 = $Vn
/*54515*/         OPC_CheckChild2Type, MVT::v16i8,
/*54517*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54519*/         OPC_EmitInteger, MVT::i32, 14, 
/*54522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54525*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 618:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54535*/       /*SwitchType*/ 23, MVT::v1i64,// ->54560
/*54537*/         OPC_CheckChild1Type, MVT::v1i64,
/*54539*/         OPC_RecordChild2, // #1 = $Vn
/*54540*/         OPC_CheckChild2Type, MVT::v1i64,
/*54542*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54544*/         OPC_EmitInteger, MVT::i32, 14, 
/*54547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54550*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 618:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54560*/       /*SwitchType*/ 23, MVT::v2i64,// ->54585
/*54562*/         OPC_CheckChild1Type, MVT::v2i64,
/*54564*/         OPC_RecordChild2, // #1 = $Vn
/*54565*/         OPC_CheckChild2Type, MVT::v2i64,
/*54567*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54569*/         OPC_EmitInteger, MVT::i32, 14, 
/*54572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54575*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 618:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54585*/       0, // EndSwitchType
/*54586*/     /*Scope*/ 4|128,1/*132*/, /*->54720*/
/*54588*/       OPC_CheckChild0Integer, 43|128,4/*555*/, 
/*54591*/       OPC_RecordChild1, // #0 = $Vm
/*54592*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54614
/*54595*/         OPC_CheckChild1Type, MVT::v8i8,
/*54597*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54599*/         OPC_EmitInteger, MVT::i32, 14, 
/*54602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54605*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 555:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54614*/       /*SwitchType*/ 19, MVT::v4i16,// ->54635
/*54616*/         OPC_CheckChild1Type, MVT::v4i16,
/*54618*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54620*/         OPC_EmitInteger, MVT::i32, 14, 
/*54623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54626*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 555:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54635*/       /*SwitchType*/ 19, MVT::v2i32,// ->54656
/*54637*/         OPC_CheckChild1Type, MVT::v2i32,
/*54639*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54641*/         OPC_EmitInteger, MVT::i32, 14, 
/*54644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54647*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 555:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54656*/       /*SwitchType*/ 19, MVT::v16i8,// ->54677
/*54658*/         OPC_CheckChild1Type, MVT::v16i8,
/*54660*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54662*/         OPC_EmitInteger, MVT::i32, 14, 
/*54665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 555:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54677*/       /*SwitchType*/ 19, MVT::v8i16,// ->54698
/*54679*/         OPC_CheckChild1Type, MVT::v8i16,
/*54681*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54683*/         OPC_EmitInteger, MVT::i32, 14, 
/*54686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54689*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 555:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54698*/       /*SwitchType*/ 19, MVT::v4i32,// ->54719
/*54700*/         OPC_CheckChild1Type, MVT::v4i32,
/*54702*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54704*/         OPC_EmitInteger, MVT::i32, 14, 
/*54707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54710*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 555:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54719*/       0, // EndSwitchType
/*54720*/     /*Scope*/ 4|128,1/*132*/, /*->54854*/
/*54722*/       OPC_CheckChild0Integer, 92|128,4/*604*/, 
/*54725*/       OPC_RecordChild1, // #0 = $Vm
/*54726*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54748
/*54729*/         OPC_CheckChild1Type, MVT::v8i8,
/*54731*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54733*/         OPC_EmitInteger, MVT::i32, 14, 
/*54736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 604:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54748*/       /*SwitchType*/ 19, MVT::v4i16,// ->54769
/*54750*/         OPC_CheckChild1Type, MVT::v4i16,
/*54752*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54754*/         OPC_EmitInteger, MVT::i32, 14, 
/*54757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54760*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 604:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54769*/       /*SwitchType*/ 19, MVT::v2i32,// ->54790
/*54771*/         OPC_CheckChild1Type, MVT::v2i32,
/*54773*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54775*/         OPC_EmitInteger, MVT::i32, 14, 
/*54778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54781*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 604:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54790*/       /*SwitchType*/ 19, MVT::v16i8,// ->54811
/*54792*/         OPC_CheckChild1Type, MVT::v16i8,
/*54794*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54796*/         OPC_EmitInteger, MVT::i32, 14, 
/*54799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54802*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 604:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54811*/       /*SwitchType*/ 19, MVT::v8i16,// ->54832
/*54813*/         OPC_CheckChild1Type, MVT::v8i16,
/*54815*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54817*/         OPC_EmitInteger, MVT::i32, 14, 
/*54820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54823*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 604:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54832*/       /*SwitchType*/ 19, MVT::v4i32,// ->54853
/*54834*/         OPC_CheckChild1Type, MVT::v4i32,
/*54836*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54838*/         OPC_EmitInteger, MVT::i32, 14, 
/*54841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 604:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54853*/       0, // EndSwitchType
/*54854*/     /*Scope*/ 4|128,1/*132*/, /*->54988*/
/*54856*/       OPC_CheckChild0Integer, 100|128,4/*612*/, 
/*54859*/       OPC_RecordChild1, // #0 = $Vm
/*54860*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54882
/*54863*/         OPC_CheckChild1Type, MVT::v8i8,
/*54865*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54867*/         OPC_EmitInteger, MVT::i32, 14, 
/*54870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54873*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 612:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*54882*/       /*SwitchType*/ 19, MVT::v4i16,// ->54903
/*54884*/         OPC_CheckChild1Type, MVT::v4i16,
/*54886*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54888*/         OPC_EmitInteger, MVT::i32, 14, 
/*54891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54894*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 612:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*54903*/       /*SwitchType*/ 19, MVT::v2i32,// ->54924
/*54905*/         OPC_CheckChild1Type, MVT::v2i32,
/*54907*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54909*/         OPC_EmitInteger, MVT::i32, 14, 
/*54912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54915*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 612:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*54924*/       /*SwitchType*/ 19, MVT::v16i8,// ->54945
/*54926*/         OPC_CheckChild1Type, MVT::v16i8,
/*54928*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54930*/         OPC_EmitInteger, MVT::i32, 14, 
/*54933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54936*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 612:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*54945*/       /*SwitchType*/ 19, MVT::v8i16,// ->54966
/*54947*/         OPC_CheckChild1Type, MVT::v8i16,
/*54949*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54951*/         OPC_EmitInteger, MVT::i32, 14, 
/*54954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54957*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 612:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*54966*/       /*SwitchType*/ 19, MVT::v4i32,// ->54987
/*54968*/         OPC_CheckChild1Type, MVT::v4i32,
/*54970*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54972*/         OPC_EmitInteger, MVT::i32, 14, 
/*54975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54978*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 612:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*54987*/       0, // EndSwitchType
/*54988*/     /*Scope*/ 4|128,1/*132*/, /*->55122*/
/*54990*/       OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*54993*/       OPC_RecordChild1, // #0 = $Vm
/*54994*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->55016
/*54997*/         OPC_CheckChild1Type, MVT::v8i8,
/*54999*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55001*/         OPC_EmitInteger, MVT::i32, 14, 
/*55004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55007*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 559:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*55016*/       /*SwitchType*/ 19, MVT::v4i16,// ->55037
/*55018*/         OPC_CheckChild1Type, MVT::v4i16,
/*55020*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55022*/         OPC_EmitInteger, MVT::i32, 14, 
/*55025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55028*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 559:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*55037*/       /*SwitchType*/ 19, MVT::v2i32,// ->55058
/*55039*/         OPC_CheckChild1Type, MVT::v2i32,
/*55041*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55043*/         OPC_EmitInteger, MVT::i32, 14, 
/*55046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55049*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 559:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*55058*/       /*SwitchType*/ 19, MVT::v16i8,// ->55079
/*55060*/         OPC_CheckChild1Type, MVT::v16i8,
/*55062*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55064*/         OPC_EmitInteger, MVT::i32, 14, 
/*55067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55070*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 559:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*55079*/       /*SwitchType*/ 19, MVT::v8i16,// ->55100
/*55081*/         OPC_CheckChild1Type, MVT::v8i16,
/*55083*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55085*/         OPC_EmitInteger, MVT::i32, 14, 
/*55088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55091*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 559:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*55100*/       /*SwitchType*/ 19, MVT::v4i32,// ->55121
/*55102*/         OPC_CheckChild1Type, MVT::v4i32,
/*55104*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55106*/         OPC_EmitInteger, MVT::i32, 14, 
/*55109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55112*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 559:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*55121*/       0, // EndSwitchType
/*55122*/     /*Scope*/ 69, /*->55192*/
/*55123*/       OPC_CheckChild0Integer, 97|128,4/*609*/, 
/*55126*/       OPC_RecordChild1, // #0 = $Vm
/*55127*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55149
/*55130*/         OPC_CheckChild1Type, MVT::v8i16,
/*55132*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55134*/         OPC_EmitInteger, MVT::i32, 14, 
/*55137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55140*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 609:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*55149*/       /*SwitchType*/ 19, MVT::v4i16,// ->55170
/*55151*/         OPC_CheckChild1Type, MVT::v4i32,
/*55153*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55155*/         OPC_EmitInteger, MVT::i32, 14, 
/*55158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55161*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 609:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*55170*/       /*SwitchType*/ 19, MVT::v2i32,// ->55191
/*55172*/         OPC_CheckChild1Type, MVT::v2i64,
/*55174*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55176*/         OPC_EmitInteger, MVT::i32, 14, 
/*55179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55182*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 609:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*55191*/       0, // EndSwitchType
/*55192*/     /*Scope*/ 69, /*->55262*/
/*55193*/       OPC_CheckChild0Integer, 99|128,4/*611*/, 
/*55196*/       OPC_RecordChild1, // #0 = $Vm
/*55197*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55219
/*55200*/         OPC_CheckChild1Type, MVT::v8i16,
/*55202*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55204*/         OPC_EmitInteger, MVT::i32, 14, 
/*55207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55210*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 611:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*55219*/       /*SwitchType*/ 19, MVT::v4i16,// ->55240
/*55221*/         OPC_CheckChild1Type, MVT::v4i32,
/*55223*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55225*/         OPC_EmitInteger, MVT::i32, 14, 
/*55228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55231*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 611:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*55240*/       /*SwitchType*/ 19, MVT::v2i32,// ->55261
/*55242*/         OPC_CheckChild1Type, MVT::v2i64,
/*55244*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55246*/         OPC_EmitInteger, MVT::i32, 14, 
/*55249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55252*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 611:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*55261*/       0, // EndSwitchType
/*55262*/     /*Scope*/ 69, /*->55332*/
/*55263*/       OPC_CheckChild0Integer, 98|128,4/*610*/, 
/*55266*/       OPC_RecordChild1, // #0 = $Vm
/*55267*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55289
/*55270*/         OPC_CheckChild1Type, MVT::v8i16,
/*55272*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55274*/         OPC_EmitInteger, MVT::i32, 14, 
/*55277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55280*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 610:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*55289*/       /*SwitchType*/ 19, MVT::v4i16,// ->55310
/*55291*/         OPC_CheckChild1Type, MVT::v4i32,
/*55293*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55295*/         OPC_EmitInteger, MVT::i32, 14, 
/*55298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55301*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 610:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*55310*/       /*SwitchType*/ 19, MVT::v2i32,// ->55331
/*55312*/         OPC_CheckChild1Type, MVT::v2i64,
/*55314*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55316*/         OPC_EmitInteger, MVT::i32, 14, 
/*55319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55322*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 610:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*55331*/       0, // EndSwitchType
/*55332*/     /*Scope*/ 58, /*->55391*/
/*55333*/       OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*55336*/       OPC_RecordChild1, // #0 = $Vm
/*55337*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55351
/*55340*/         OPC_CheckChild1Type, MVT::v2f32,
/*55342*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55344*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 560:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDf:v2i32 DPR:v2f32:$Vm)
/*55351*/       /*SwitchType*/ 11, MVT::v4i32,// ->55364
/*55353*/         OPC_CheckChild1Type, MVT::v4f32,
/*55355*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55357*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 560:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQf:v4i32 QPR:v4f32:$Vm)
/*55364*/       /*SwitchType*/ 11, MVT::v4i16,// ->55377
/*55366*/         OPC_CheckChild1Type, MVT::v4f16,
/*55368*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55370*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 560:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDh:v4i16 DPR:v4f16:$Vm)
/*55377*/       /*SwitchType*/ 11, MVT::v8i16,// ->55390
/*55379*/         OPC_CheckChild1Type, MVT::v8f16,
/*55381*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55383*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 560:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQh:v8i16 QPR:v8f16:$Vm)
/*55390*/       0, // EndSwitchType
/*55391*/     /*Scope*/ 58, /*->55450*/
/*55392*/       OPC_CheckChild0Integer, 49|128,4/*561*/, 
/*55395*/       OPC_RecordChild1, // #0 = $Vm
/*55396*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55410
/*55399*/         OPC_CheckChild1Type, MVT::v2f32,
/*55401*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55403*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 561:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDf:v2i32 DPR:v2f32:$Vm)
/*55410*/       /*SwitchType*/ 11, MVT::v4i32,// ->55423
/*55412*/         OPC_CheckChild1Type, MVT::v4f32,
/*55414*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55416*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 561:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQf:v4i32 QPR:v4f32:$Vm)
/*55423*/       /*SwitchType*/ 11, MVT::v4i16,// ->55436
/*55425*/         OPC_CheckChild1Type, MVT::v4f16,
/*55427*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55429*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 561:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDh:v4i16 DPR:v4f16:$Vm)
/*55436*/       /*SwitchType*/ 11, MVT::v8i16,// ->55449
/*55438*/         OPC_CheckChild1Type, MVT::v8f16,
/*55440*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55442*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 561:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQh:v8i16 QPR:v8f16:$Vm)
/*55449*/       0, // EndSwitchType
/*55450*/     /*Scope*/ 58, /*->55509*/
/*55451*/       OPC_CheckChild0Integer, 58|128,4/*570*/, 
/*55454*/       OPC_RecordChild1, // #0 = $Vm
/*55455*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55469
/*55458*/         OPC_CheckChild1Type, MVT::v2f32,
/*55460*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55462*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 570:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDf:v2i32 DPR:v2f32:$Vm)
/*55469*/       /*SwitchType*/ 11, MVT::v4i32,// ->55482
/*55471*/         OPC_CheckChild1Type, MVT::v4f32,
/*55473*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55475*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 570:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQf:v4i32 QPR:v4f32:$Vm)
/*55482*/       /*SwitchType*/ 11, MVT::v4i16,// ->55495
/*55484*/         OPC_CheckChild1Type, MVT::v4f16,
/*55486*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55488*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 570:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDh:v4i16 DPR:v4f16:$Vm)
/*55495*/       /*SwitchType*/ 11, MVT::v8i16,// ->55508
/*55497*/         OPC_CheckChild1Type, MVT::v8f16,
/*55499*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55501*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 570:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQh:v8i16 QPR:v8f16:$Vm)
/*55508*/       0, // EndSwitchType
/*55509*/     /*Scope*/ 58, /*->55568*/
/*55510*/       OPC_CheckChild0Integer, 59|128,4/*571*/, 
/*55513*/       OPC_RecordChild1, // #0 = $Vm
/*55514*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55528
/*55517*/         OPC_CheckChild1Type, MVT::v2f32,
/*55519*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 571:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDf:v2i32 DPR:v2f32:$Vm)
/*55528*/       /*SwitchType*/ 11, MVT::v4i32,// ->55541
/*55530*/         OPC_CheckChild1Type, MVT::v4f32,
/*55532*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55534*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 571:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQf:v4i32 QPR:v4f32:$Vm)
/*55541*/       /*SwitchType*/ 11, MVT::v4i16,// ->55554
/*55543*/         OPC_CheckChild1Type, MVT::v4f16,
/*55545*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55547*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 571:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDh:v4i16 DPR:v4f16:$Vm)
/*55554*/       /*SwitchType*/ 11, MVT::v8i16,// ->55567
/*55556*/         OPC_CheckChild1Type, MVT::v8f16,
/*55558*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55560*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 571:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQh:v8i16 QPR:v8f16:$Vm)
/*55567*/       0, // EndSwitchType
/*55568*/     /*Scope*/ 58, /*->55627*/
/*55569*/       OPC_CheckChild0Integer, 60|128,4/*572*/, 
/*55572*/       OPC_RecordChild1, // #0 = $Vm
/*55573*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55587
/*55576*/         OPC_CheckChild1Type, MVT::v2f32,
/*55578*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55580*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 572:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDf:v2i32 DPR:v2f32:$Vm)
/*55587*/       /*SwitchType*/ 11, MVT::v4i32,// ->55600
/*55589*/         OPC_CheckChild1Type, MVT::v4f32,
/*55591*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55593*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 572:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQf:v4i32 QPR:v4f32:$Vm)
/*55600*/       /*SwitchType*/ 11, MVT::v4i16,// ->55613
/*55602*/         OPC_CheckChild1Type, MVT::v4f16,
/*55604*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55606*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 572:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDh:v4i16 DPR:v4f16:$Vm)
/*55613*/       /*SwitchType*/ 11, MVT::v8i16,// ->55626
/*55615*/         OPC_CheckChild1Type, MVT::v8f16,
/*55617*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55619*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 572:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQh:v8i16 QPR:v8f16:$Vm)
/*55626*/       0, // EndSwitchType
/*55627*/     /*Scope*/ 58, /*->55686*/
/*55628*/       OPC_CheckChild0Integer, 61|128,4/*573*/, 
/*55631*/       OPC_RecordChild1, // #0 = $Vm
/*55632*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55646
/*55635*/         OPC_CheckChild1Type, MVT::v2f32,
/*55637*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55639*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 573:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDf:v2i32 DPR:v2f32:$Vm)
/*55646*/       /*SwitchType*/ 11, MVT::v4i32,// ->55659
/*55648*/         OPC_CheckChild1Type, MVT::v4f32,
/*55650*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55652*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 573:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQf:v4i32 QPR:v4f32:$Vm)
/*55659*/       /*SwitchType*/ 11, MVT::v4i16,// ->55672
/*55661*/         OPC_CheckChild1Type, MVT::v4f16,
/*55663*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55665*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 573:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDh:v4i16 DPR:v4f16:$Vm)
/*55672*/       /*SwitchType*/ 11, MVT::v8i16,// ->55685
/*55674*/         OPC_CheckChild1Type, MVT::v8f16,
/*55676*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55678*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 573:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQh:v8i16 QPR:v8f16:$Vm)
/*55685*/       0, // EndSwitchType
/*55686*/     /*Scope*/ 58, /*->55745*/
/*55687*/       OPC_CheckChild0Integer, 56|128,4/*568*/, 
/*55690*/       OPC_RecordChild1, // #0 = $Vm
/*55691*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55705
/*55694*/         OPC_CheckChild1Type, MVT::v2f32,
/*55696*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55698*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 568:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDf:v2i32 DPR:v2f32:$Vm)
/*55705*/       /*SwitchType*/ 11, MVT::v4i32,// ->55718
/*55707*/         OPC_CheckChild1Type, MVT::v4f32,
/*55709*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55711*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 568:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQf:v4i32 QPR:v4f32:$Vm)
/*55718*/       /*SwitchType*/ 11, MVT::v4i16,// ->55731
/*55720*/         OPC_CheckChild1Type, MVT::v4f16,
/*55722*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55724*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 568:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDh:v4i16 DPR:v4f16:$Vm)
/*55731*/       /*SwitchType*/ 11, MVT::v8i16,// ->55744
/*55733*/         OPC_CheckChild1Type, MVT::v8f16,
/*55735*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55737*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 568:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQh:v8i16 QPR:v8f16:$Vm)
/*55744*/       0, // EndSwitchType
/*55745*/     /*Scope*/ 58, /*->55804*/
/*55746*/       OPC_CheckChild0Integer, 57|128,4/*569*/, 
/*55749*/       OPC_RecordChild1, // #0 = $Vm
/*55750*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55764
/*55753*/         OPC_CheckChild1Type, MVT::v2f32,
/*55755*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55757*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 569:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDf:v2i32 DPR:v2f32:$Vm)
/*55764*/       /*SwitchType*/ 11, MVT::v4i32,// ->55777
/*55766*/         OPC_CheckChild1Type, MVT::v4f32,
/*55768*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55770*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 569:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQf:v4i32 QPR:v4f32:$Vm)
/*55777*/       /*SwitchType*/ 11, MVT::v4i16,// ->55790
/*55779*/         OPC_CheckChild1Type, MVT::v4f16,
/*55781*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55783*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 569:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDh:v4i16 DPR:v4f16:$Vm)
/*55790*/       /*SwitchType*/ 11, MVT::v8i16,// ->55803
/*55792*/         OPC_CheckChild1Type, MVT::v8f16,
/*55794*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55796*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 569:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQh:v8i16 QPR:v8f16:$Vm)
/*55803*/       0, // EndSwitchType
/*55804*/     /*Scope*/ 21, /*->55826*/
/*55805*/       OPC_CheckChild0Integer, 52|128,4/*564*/, 
/*55808*/       OPC_RecordChild1, // #0 = $Vm
/*55809*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*55811*/       OPC_EmitInteger, MVT::i32, 14, 
/*55814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55817*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2h), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 564:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*55826*/     /*Scope*/ 23, /*->55850*/
/*55827*/       OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*55830*/       OPC_RecordChild1, // #0 = $Vn
/*55831*/       OPC_RecordChild2, // #1 = $Vm
/*55832*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55834*/       OPC_EmitInteger, MVT::i32, 14, 
/*55837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55840*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL1), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 654:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55850*/     /*Scope*/ 25, /*->55876*/
/*55851*/       OPC_CheckChild0Integer, 18|128,5/*658*/, 
/*55854*/       OPC_RecordChild1, // #0 = $orig
/*55855*/       OPC_RecordChild2, // #1 = $Vn
/*55856*/       OPC_RecordChild3, // #2 = $Vm
/*55857*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55859*/       OPC_EmitInteger, MVT::i32, 14, 
/*55862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55865*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX1), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 658:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55876*/     /*Scope*/ 15, /*->55892*/
/*55877*/       OPC_CheckChild0Integer, 27|128,4/*539*/, 
/*55880*/       OPC_RecordChild1, // #0 = $src
/*55881*/       OPC_RecordChild2, // #1 = $Vm
/*55882*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55884*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESD), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 539:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55892*/     /*Scope*/ 15, /*->55908*/
/*55893*/       OPC_CheckChild0Integer, 28|128,4/*540*/, 
/*55896*/       OPC_RecordChild1, // #0 = $src
/*55897*/       OPC_RecordChild2, // #1 = $Vm
/*55898*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55900*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESE), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 540:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55908*/     /*Scope*/ 13, /*->55922*/
/*55909*/       OPC_CheckChild0Integer, 29|128,4/*541*/, 
/*55912*/       OPC_RecordChild1, // #0 = $Vm
/*55913*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55915*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESIMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 541:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*55922*/     /*Scope*/ 13, /*->55936*/
/*55923*/       OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*55926*/       OPC_RecordChild1, // #0 = $Vm
/*55927*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55929*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 542:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*55936*/     /*Scope*/ 15, /*->55952*/
/*55937*/       OPC_CheckChild0Integer, 36|128,4/*548*/, 
/*55940*/       OPC_RecordChild1, // #0 = $src
/*55941*/       OPC_RecordChild2, // #1 = $Vm
/*55942*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55944*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU1), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 548:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55952*/     /*Scope*/ 15, /*->55968*/
/*55953*/       OPC_CheckChild0Integer, 39|128,4/*551*/, 
/*55956*/       OPC_RecordChild1, // #0 = $src
/*55957*/       OPC_RecordChild2, // #1 = $Vm
/*55958*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55960*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU0), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 551:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55968*/     /*Scope*/ 17, /*->55986*/
/*55969*/       OPC_CheckChild0Integer, 35|128,4/*547*/, 
/*55972*/       OPC_RecordChild1, // #0 = $src
/*55973*/       OPC_RecordChild2, // #1 = $Vn
/*55974*/       OPC_RecordChild3, // #2 = $Vm
/*55975*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55977*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU0), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 547:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55986*/     /*Scope*/ 17, /*->56004*/
/*55987*/       OPC_CheckChild0Integer, 37|128,4/*549*/, 
/*55990*/       OPC_RecordChild1, // #0 = $src
/*55991*/       OPC_RecordChild2, // #1 = $Vn
/*55992*/       OPC_RecordChild3, // #2 = $Vm
/*55993*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55995*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 549:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56004*/     /*Scope*/ 17, /*->56022*/
/*56005*/       OPC_CheckChild0Integer, 38|128,4/*550*/, 
/*56008*/       OPC_RecordChild1, // #0 = $src
/*56009*/       OPC_RecordChild2, // #1 = $Vn
/*56010*/       OPC_RecordChild3, // #2 = $Vm
/*56011*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56013*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H2), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 550:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56022*/     /*Scope*/ 17, /*->56040*/
/*56023*/       OPC_CheckChild0Integer, 40|128,4/*552*/, 
/*56026*/       OPC_RecordChild1, // #0 = $src
/*56027*/       OPC_RecordChild2, // #1 = $Vn
/*56028*/       OPC_RecordChild3, // #2 = $Vm
/*56029*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56031*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU1), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 552:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56040*/     /*Scope*/ 41, /*->56082*/
/*56041*/       OPC_CheckChild0Integer, 31|128,4/*543*/, 
/*56044*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56045*/       OPC_RecordChild2, // #1 = $hash_e
/*56046*/       OPC_RecordChild3, // #2 = $wk
/*56047*/       OPC_EmitInteger, MVT::i64, 0, 
/*56050*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56053*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56061*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56064*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56073*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1C), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 543:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56082*/     /*Scope*/ 41, /*->56124*/
/*56083*/       OPC_CheckChild0Integer, 33|128,4/*545*/, 
/*56086*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56087*/       OPC_RecordChild2, // #1 = $hash_e
/*56088*/       OPC_RecordChild3, // #2 = $wk
/*56089*/       OPC_EmitInteger, MVT::i64, 0, 
/*56092*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56095*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56103*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56106*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56115*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1M), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 545:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56124*/     /*Scope*/ 41, /*->56166*/
/*56125*/       OPC_CheckChild0Integer, 34|128,4/*546*/, 
/*56128*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56129*/       OPC_RecordChild2, // #1 = $hash_e
/*56130*/       OPC_RecordChild3, // #2 = $wk
/*56131*/       OPC_EmitInteger, MVT::i64, 0, 
/*56134*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56137*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56145*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56148*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56157*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1P), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 546:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56166*/     /*Scope*/ 2|128,1/*130*/, /*->56298*/
/*56168*/       OPC_CheckChild0Integer, 53|128,4/*565*/, 
/*56171*/       OPC_RecordChild1, // #0 = $Vm
/*56172*/       OPC_Scope, 30, /*->56204*/ // 4 children in Scope
/*56174*/         OPC_CheckChild1Type, MVT::v2i32,
/*56176*/         OPC_RecordChild2, // #1 = $SIMM
/*56177*/         OPC_MoveChild2,
/*56178*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56181*/         OPC_MoveParent,
/*56182*/         OPC_CheckType, MVT::v2f32,
/*56184*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56186*/         OPC_EmitConvertToTarget, 1,
/*56188*/         OPC_EmitInteger, MVT::i32, 14, 
/*56191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56194*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 565:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56204*/       /*Scope*/ 30, /*->56235*/
/*56205*/         OPC_CheckChild1Type, MVT::v4i16,
/*56207*/         OPC_RecordChild2, // #1 = $SIMM
/*56208*/         OPC_MoveChild2,
/*56209*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56212*/         OPC_MoveParent,
/*56213*/         OPC_CheckType, MVT::v4f16,
/*56215*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56217*/         OPC_EmitConvertToTarget, 1,
/*56219*/         OPC_EmitInteger, MVT::i32, 14, 
/*56222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 565:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*56235*/       /*Scope*/ 30, /*->56266*/
/*56236*/         OPC_CheckChild1Type, MVT::v4i32,
/*56238*/         OPC_RecordChild2, // #1 = $SIMM
/*56239*/         OPC_MoveChild2,
/*56240*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56243*/         OPC_MoveParent,
/*56244*/         OPC_CheckType, MVT::v4f32,
/*56246*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56248*/         OPC_EmitConvertToTarget, 1,
/*56250*/         OPC_EmitInteger, MVT::i32, 14, 
/*56253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56256*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 565:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56266*/       /*Scope*/ 30, /*->56297*/
/*56267*/         OPC_CheckChild1Type, MVT::v8i16,
/*56269*/         OPC_RecordChild2, // #1 = $SIMM
/*56270*/         OPC_MoveChild2,
/*56271*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56274*/         OPC_MoveParent,
/*56275*/         OPC_CheckType, MVT::v8f16,
/*56277*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56279*/         OPC_EmitConvertToTarget, 1,
/*56281*/         OPC_EmitInteger, MVT::i32, 14, 
/*56284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56287*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 565:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56297*/       0, /*End of Scope*/
/*56298*/     /*Scope*/ 2|128,1/*130*/, /*->56430*/
/*56300*/       OPC_CheckChild0Integer, 54|128,4/*566*/, 
/*56303*/       OPC_RecordChild1, // #0 = $Vm
/*56304*/       OPC_Scope, 30, /*->56336*/ // 4 children in Scope
/*56306*/         OPC_CheckChild1Type, MVT::v2i32,
/*56308*/         OPC_RecordChild2, // #1 = $SIMM
/*56309*/         OPC_MoveChild2,
/*56310*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56313*/         OPC_MoveParent,
/*56314*/         OPC_CheckType, MVT::v2f32,
/*56316*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56318*/         OPC_EmitConvertToTarget, 1,
/*56320*/         OPC_EmitInteger, MVT::i32, 14, 
/*56323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56326*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 566:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56336*/       /*Scope*/ 30, /*->56367*/
/*56337*/         OPC_CheckChild1Type, MVT::v4i16,
/*56339*/         OPC_RecordChild2, // #1 = $SIMM
/*56340*/         OPC_MoveChild2,
/*56341*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56344*/         OPC_MoveParent,
/*56345*/         OPC_CheckType, MVT::v4f16,
/*56347*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56349*/         OPC_EmitConvertToTarget, 1,
/*56351*/         OPC_EmitInteger, MVT::i32, 14, 
/*56354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56357*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 566:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*56367*/       /*Scope*/ 30, /*->56398*/
/*56368*/         OPC_CheckChild1Type, MVT::v4i32,
/*56370*/         OPC_RecordChild2, // #1 = $SIMM
/*56371*/         OPC_MoveChild2,
/*56372*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56375*/         OPC_MoveParent,
/*56376*/         OPC_CheckType, MVT::v4f32,
/*56378*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56380*/         OPC_EmitConvertToTarget, 1,
/*56382*/         OPC_EmitInteger, MVT::i32, 14, 
/*56385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56388*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 566:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56398*/       /*Scope*/ 30, /*->56429*/
/*56399*/         OPC_CheckChild1Type, MVT::v8i16,
/*56401*/         OPC_RecordChild2, // #1 = $SIMM
/*56402*/         OPC_MoveChild2,
/*56403*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56406*/         OPC_MoveParent,
/*56407*/         OPC_CheckType, MVT::v8f16,
/*56409*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56411*/         OPC_EmitConvertToTarget, 1,
/*56413*/         OPC_EmitInteger, MVT::i32, 14, 
/*56416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56419*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 566:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56429*/       0, /*End of Scope*/
/*56430*/     /*Scope*/ 106, /*->56537*/
/*56431*/       OPC_CheckChild0Integer, 117|128,4/*629*/, 
/*56434*/       OPC_RecordChild1, // #0 = $Vn
/*56435*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->56461
/*56438*/         OPC_CheckChild1Type, MVT::v2f32,
/*56440*/         OPC_RecordChild2, // #1 = $Vm
/*56441*/         OPC_CheckChild2Type, MVT::v2f32,
/*56443*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56445*/         OPC_EmitInteger, MVT::i32, 14, 
/*56448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56451*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 629:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56461*/       /*SwitchType*/ 23, MVT::v4f32,// ->56486
/*56463*/         OPC_CheckChild1Type, MVT::v4f32,
/*56465*/         OPC_RecordChild2, // #1 = $Vm
/*56466*/         OPC_CheckChild2Type, MVT::v4f32,
/*56468*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56470*/         OPC_EmitInteger, MVT::i32, 14, 
/*56473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56476*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 629:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56486*/       /*SwitchType*/ 23, MVT::v4f16,// ->56511
/*56488*/         OPC_CheckChild1Type, MVT::v4f16,
/*56490*/         OPC_RecordChild2, // #1 = $Vm
/*56491*/         OPC_CheckChild2Type, MVT::v4f16,
/*56493*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56495*/         OPC_EmitInteger, MVT::i32, 14, 
/*56498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56501*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 629:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*56511*/       /*SwitchType*/ 23, MVT::v8f16,// ->56536
/*56513*/         OPC_CheckChild1Type, MVT::v8f16,
/*56515*/         OPC_RecordChild2, // #1 = $Vm
/*56516*/         OPC_CheckChild2Type, MVT::v8f16,
/*56518*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56520*/         OPC_EmitInteger, MVT::i32, 14, 
/*56523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56526*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 629:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*56536*/       0, // EndSwitchType
/*56537*/     /*Scope*/ 106, /*->56644*/
/*56538*/       OPC_CheckChild0Integer, 2|128,5/*642*/, 
/*56541*/       OPC_RecordChild1, // #0 = $Vn
/*56542*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->56568
/*56545*/         OPC_CheckChild1Type, MVT::v2f32,
/*56547*/         OPC_RecordChild2, // #1 = $Vm
/*56548*/         OPC_CheckChild2Type, MVT::v2f32,
/*56550*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56552*/         OPC_EmitInteger, MVT::i32, 14, 
/*56555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56558*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 642:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56568*/       /*SwitchType*/ 23, MVT::v4f32,// ->56593
/*56570*/         OPC_CheckChild1Type, MVT::v4f32,
/*56572*/         OPC_RecordChild2, // #1 = $Vm
/*56573*/         OPC_CheckChild2Type, MVT::v4f32,
/*56575*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56577*/         OPC_EmitInteger, MVT::i32, 14, 
/*56580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56583*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 642:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56593*/       /*SwitchType*/ 23, MVT::v4f16,// ->56618
/*56595*/         OPC_CheckChild1Type, MVT::v4f16,
/*56597*/         OPC_RecordChild2, // #1 = $Vm
/*56598*/         OPC_CheckChild2Type, MVT::v4f16,
/*56600*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56602*/         OPC_EmitInteger, MVT::i32, 14, 
/*56605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56608*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 642:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*56618*/       /*SwitchType*/ 23, MVT::v8f16,// ->56643
/*56620*/         OPC_CheckChild1Type, MVT::v8f16,
/*56622*/         OPC_RecordChild2, // #1 = $Vm
/*56623*/         OPC_CheckChild2Type, MVT::v8f16,
/*56625*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56627*/         OPC_EmitInteger, MVT::i32, 14, 
/*56630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56633*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 642:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*56643*/       0, // EndSwitchType
/*56644*/     /*Scope*/ 21, /*->56666*/
/*56645*/       OPC_CheckChild0Integer, 55|128,4/*567*/, 
/*56648*/       OPC_RecordChild1, // #0 = $Vm
/*56649*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*56651*/       OPC_EmitInteger, MVT::i32, 14, 
/*56654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56657*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2f), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 567:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*56666*/     /*Scope*/ 58, /*->56725*/
/*56667*/       OPC_CheckChild0Integer, 122|128,4/*634*/, 
/*56670*/       OPC_RecordChild1, // #0 = $Vm
/*56671*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56685
/*56674*/         OPC_CheckChild1Type, MVT::v2f32,
/*56676*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56678*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 634:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDf:v2f32 DPR:v2f32:$Vm)
/*56685*/       /*SwitchType*/ 11, MVT::v4f32,// ->56698
/*56687*/         OPC_CheckChild1Type, MVT::v4f32,
/*56689*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56691*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 634:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQf:v4f32 QPR:v4f32:$Vm)
/*56698*/       /*SwitchType*/ 11, MVT::v4f16,// ->56711
/*56700*/         OPC_CheckChild1Type, MVT::v4f16,
/*56702*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56704*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 634:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDh:v4f16 DPR:v4f16:$Vm)
/*56711*/       /*SwitchType*/ 11, MVT::v8f16,// ->56724
/*56713*/         OPC_CheckChild1Type, MVT::v8f16,
/*56715*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56717*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 634:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQh:v8f16 QPR:v8f16:$Vm)
/*56724*/       0, // EndSwitchType
/*56725*/     /*Scope*/ 58, /*->56784*/
/*56726*/       OPC_CheckChild0Integer, 124|128,4/*636*/, 
/*56729*/       OPC_RecordChild1, // #0 = $Vm
/*56730*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56744
/*56733*/         OPC_CheckChild1Type, MVT::v2f32,
/*56735*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56737*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 636:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDf:v2f32 DPR:v2f32:$Vm)
/*56744*/       /*SwitchType*/ 11, MVT::v4f32,// ->56757
/*56746*/         OPC_CheckChild1Type, MVT::v4f32,
/*56748*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56750*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 636:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQf:v4f32 QPR:v4f32:$Vm)
/*56757*/       /*SwitchType*/ 11, MVT::v4f16,// ->56770
/*56759*/         OPC_CheckChild1Type, MVT::v4f16,
/*56761*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56763*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 636:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDh:v4f16 DPR:v4f16:$Vm)
/*56770*/       /*SwitchType*/ 11, MVT::v8f16,// ->56783
/*56772*/         OPC_CheckChild1Type, MVT::v8f16,
/*56774*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56776*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 636:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQh:v8f16 QPR:v8f16:$Vm)
/*56783*/       0, // EndSwitchType
/*56784*/     /*Scope*/ 58, /*->56843*/
/*56785*/       OPC_CheckChild0Integer, 120|128,4/*632*/, 
/*56788*/       OPC_RecordChild1, // #0 = $Vm
/*56789*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56803
/*56792*/         OPC_CheckChild1Type, MVT::v2f32,
/*56794*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56796*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 632:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANDf:v2f32 DPR:v2f32:$Vm)
/*56803*/       /*SwitchType*/ 11, MVT::v4f32,// ->56816
/*56805*/         OPC_CheckChild1Type, MVT::v4f32,
/*56807*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56809*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 632:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQf:v4f32 QPR:v4f32:$Vm)
/*56816*/       /*SwitchType*/ 11, MVT::v4f16,// ->56829
/*56818*/         OPC_CheckChild1Type, MVT::v4f16,
/*56820*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 632:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANDh:v4f16 DPR:v4f16:$Vm)
/*56829*/       /*SwitchType*/ 11, MVT::v8f16,// ->56842
/*56831*/         OPC_CheckChild1Type, MVT::v8f16,
/*56833*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56835*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 632:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANQh:v8f16 QPR:v8f16:$Vm)
/*56842*/       0, // EndSwitchType
/*56843*/     /*Scope*/ 58, /*->56902*/
/*56844*/       OPC_CheckChild0Integer, 125|128,4/*637*/, 
/*56847*/       OPC_RecordChild1, // #0 = $Vm
/*56848*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56862
/*56851*/         OPC_CheckChild1Type, MVT::v2f32,
/*56853*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56855*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 637:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDf:v2f32 DPR:v2f32:$Vm)
/*56862*/       /*SwitchType*/ 11, MVT::v4f32,// ->56875
/*56864*/         OPC_CheckChild1Type, MVT::v4f32,
/*56866*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56868*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 637:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQf:v4f32 QPR:v4f32:$Vm)
/*56875*/       /*SwitchType*/ 11, MVT::v4f16,// ->56888
/*56877*/         OPC_CheckChild1Type, MVT::v4f16,
/*56879*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56881*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 637:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDh:v4f16 DPR:v4f16:$Vm)
/*56888*/       /*SwitchType*/ 11, MVT::v8f16,// ->56901
/*56890*/         OPC_CheckChild1Type, MVT::v8f16,
/*56892*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56894*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 637:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQh:v8f16 QPR:v8f16:$Vm)
/*56901*/       0, // EndSwitchType
/*56902*/     /*Scope*/ 58, /*->56961*/
/*56903*/       OPC_CheckChild0Integer, 121|128,4/*633*/, 
/*56906*/       OPC_RecordChild1, // #0 = $Vm
/*56907*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56921
/*56910*/         OPC_CheckChild1Type, MVT::v2f32,
/*56912*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56914*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 633:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDf:v2f32 DPR:v2f32:$Vm)
/*56921*/       /*SwitchType*/ 11, MVT::v4f32,// ->56934
/*56923*/         OPC_CheckChild1Type, MVT::v4f32,
/*56925*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56927*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 633:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQf:v4f32 QPR:v4f32:$Vm)
/*56934*/       /*SwitchType*/ 11, MVT::v4f16,// ->56947
/*56936*/         OPC_CheckChild1Type, MVT::v4f16,
/*56938*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56940*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 633:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDh:v4f16 DPR:v4f16:$Vm)
/*56947*/       /*SwitchType*/ 11, MVT::v8f16,// ->56960
/*56949*/         OPC_CheckChild1Type, MVT::v8f16,
/*56951*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56953*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 633:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQh:v8f16 QPR:v8f16:$Vm)
/*56960*/       0, // EndSwitchType
/*56961*/     /*Scope*/ 58, /*->57020*/
/*56962*/       OPC_CheckChild0Integer, 123|128,4/*635*/, 
/*56965*/       OPC_RecordChild1, // #0 = $Vm
/*56966*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56980
/*56969*/         OPC_CheckChild1Type, MVT::v2f32,
/*56971*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56973*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 635:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDf:v2f32 DPR:v2f32:$Vm)
/*56980*/       /*SwitchType*/ 11, MVT::v4f32,// ->56993
/*56982*/         OPC_CheckChild1Type, MVT::v4f32,
/*56984*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56986*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 635:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQf:v4f32 QPR:v4f32:$Vm)
/*56993*/       /*SwitchType*/ 11, MVT::v4f16,// ->57006
/*56995*/         OPC_CheckChild1Type, MVT::v4f16,
/*56997*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56999*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 635:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDh:v4f16 DPR:v4f16:$Vm)
/*57006*/       /*SwitchType*/ 11, MVT::v8f16,// ->57019
/*57008*/         OPC_CheckChild1Type, MVT::v8f16,
/*57010*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57012*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 635:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQh:v8f16 QPR:v8f16:$Vm)
/*57019*/       0, // EndSwitchType
/*57020*/     0, /*End of Scope*/
/*57021*/   /*SwitchOpcode*/ 16|128,2/*272*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->57297
/*57025*/     OPC_Scope, 127, /*->57154*/ // 2 children in Scope
/*57027*/       OPC_MoveChild0,
/*57028*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*57031*/       OPC_RecordChild0, // #0 = $Rm
/*57032*/       OPC_RecordChild1, // #1 = $rot
/*57033*/       OPC_MoveChild1,
/*57034*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57037*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*57039*/       OPC_CheckType, MVT::i32,
/*57041*/       OPC_MoveParent,
/*57042*/       OPC_MoveParent,
/*57043*/       OPC_MoveChild1,
/*57044*/       OPC_Scope, 53, /*->57099*/ // 2 children in Scope
/*57046*/         OPC_CheckValueType, MVT::i8,
/*57048*/         OPC_MoveParent,
/*57049*/         OPC_Scope, 23, /*->57074*/ // 2 children in Scope
/*57051*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57053*/           OPC_EmitConvertToTarget, 1,
/*57055*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57058*/           OPC_EmitInteger, MVT::i32, 14, 
/*57061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57064*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57074*/         /*Scope*/ 23, /*->57098*/
/*57075*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57077*/           OPC_EmitConvertToTarget, 1,
/*57079*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57082*/           OPC_EmitInteger, MVT::i32, 14, 
/*57085*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57088*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57098*/         0, /*End of Scope*/
/*57099*/       /*Scope*/ 53, /*->57153*/
/*57100*/         OPC_CheckValueType, MVT::i16,
/*57102*/         OPC_MoveParent,
/*57103*/         OPC_Scope, 23, /*->57128*/ // 2 children in Scope
/*57105*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57107*/           OPC_EmitConvertToTarget, 1,
/*57109*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57112*/           OPC_EmitInteger, MVT::i32, 14, 
/*57115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57118*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57128*/         /*Scope*/ 23, /*->57152*/
/*57129*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57131*/           OPC_EmitConvertToTarget, 1,
/*57133*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57136*/           OPC_EmitInteger, MVT::i32, 14, 
/*57139*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57142*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57152*/         0, /*End of Scope*/
/*57153*/       0, /*End of Scope*/
/*57154*/     /*Scope*/ 12|128,1/*140*/, /*->57296*/
/*57156*/       OPC_RecordChild0, // #0 = $Src
/*57157*/       OPC_MoveChild1,
/*57158*/       OPC_Scope, 67, /*->57227*/ // 2 children in Scope
/*57160*/         OPC_CheckValueType, MVT::i8,
/*57162*/         OPC_MoveParent,
/*57163*/         OPC_Scope, 21, /*->57186*/ // 3 children in Scope
/*57165*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57167*/           OPC_EmitInteger, MVT::i32, 0, 
/*57170*/           OPC_EmitInteger, MVT::i32, 14, 
/*57173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57176*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*57186*/         /*Scope*/ 17, /*->57204*/
/*57187*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57189*/           OPC_EmitInteger, MVT::i32, 14, 
/*57192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57195*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTB), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*57204*/         /*Scope*/ 21, /*->57226*/
/*57205*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57207*/           OPC_EmitInteger, MVT::i32, 0, 
/*57210*/           OPC_EmitInteger, MVT::i32, 14, 
/*57213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57216*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*57226*/         0, /*End of Scope*/
/*57227*/       /*Scope*/ 67, /*->57295*/
/*57228*/         OPC_CheckValueType, MVT::i16,
/*57230*/         OPC_MoveParent,
/*57231*/         OPC_Scope, 21, /*->57254*/ // 3 children in Scope
/*57233*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57235*/           OPC_EmitInteger, MVT::i32, 0, 
/*57238*/           OPC_EmitInteger, MVT::i32, 14, 
/*57241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*57254*/         /*Scope*/ 17, /*->57272*/
/*57255*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57257*/           OPC_EmitInteger, MVT::i32, 14, 
/*57260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57263*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*57272*/         /*Scope*/ 21, /*->57294*/
/*57273*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57275*/           OPC_EmitInteger, MVT::i32, 0, 
/*57278*/           OPC_EmitInteger, MVT::i32, 14, 
/*57281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*57294*/         0, /*End of Scope*/
/*57295*/       0, /*End of Scope*/
/*57296*/     0, /*End of Scope*/
/*57297*/   /*SwitchOpcode*/ 58, TARGET_VAL(ISD::CALLSEQ_END),// ->57358
/*57300*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*57301*/     OPC_CaptureGlueInput,
/*57302*/     OPC_RecordChild1, // #1 = $amt1
/*57303*/     OPC_MoveChild1,
/*57304*/     OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::TargetConstant),// ->57332
/*57308*/       OPC_MoveParent,
/*57309*/       OPC_RecordChild2, // #2 = $amt2
/*57310*/       OPC_MoveChild2,
/*57311*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*57314*/       OPC_MoveParent,
/*57315*/       OPC_EmitMergeInputChains1_0,
/*57316*/       OPC_EmitInteger, MVT::i32, 14, 
/*57319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57322*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*57332*/     /*SwitchOpcode*/ 22, TARGET_VAL(ISD::Constant),// ->57357
/*57335*/       OPC_MoveParent,
/*57336*/       OPC_RecordChild2, // #2 = $amt2
/*57337*/       OPC_MoveChild2,
/*57338*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57341*/       OPC_MoveParent,
/*57342*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57344*/       OPC_EmitMergeInputChains1_0,
/*57345*/       OPC_EmitConvertToTarget, 1,
/*57347*/       OPC_EmitConvertToTarget, 2,
/*57349*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*57357*/     0, // EndSwitchOpcode
/*57358*/   /*SwitchOpcode*/ 30, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->57391
/*57361*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*57362*/     OPC_CaptureGlueInput,
/*57363*/     OPC_RecordChild1, // #1 = $dst
/*57364*/     OPC_RecordChild2, // #2 = $src
/*57365*/     OPC_RecordChild3, // #3 = $size
/*57366*/     OPC_MoveChild3,
/*57367*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57370*/     OPC_MoveParent,
/*57371*/     OPC_RecordChild4, // #4 = $alignment
/*57372*/     OPC_MoveChild4,
/*57373*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57376*/     OPC_MoveParent,
/*57377*/     OPC_EmitMergeInputChains1_0,
/*57378*/     OPC_EmitConvertToTarget, 3,
/*57380*/     OPC_EmitConvertToTarget, 4,
/*57382*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*57391*/   /*SwitchOpcode*/ 65, TARGET_VAL(ARMISD::SSAT),// ->57459
/*57394*/     OPC_RecordChild0, // #0 = $Rn
/*57395*/     OPC_RecordChild1, // #1 = $imm
/*57396*/     OPC_MoveChild1,
/*57397*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57400*/     OPC_CheckPredicate, 51, // Predicate_imm0_31
/*57402*/     OPC_CheckType, MVT::i32,
/*57404*/     OPC_MoveParent,
/*57405*/     OPC_CheckType, MVT::i32,
/*57407*/     OPC_Scope, 24, /*->57433*/ // 2 children in Scope
/*57409*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57411*/       OPC_EmitConvertToTarget, 1,
/*57413*/       OPC_EmitInteger, MVT::i32, 0, 
/*57416*/       OPC_EmitInteger, MVT::i32, 14, 
/*57419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57422*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*57433*/     /*Scope*/ 24, /*->57458*/
/*57434*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57436*/       OPC_EmitConvertToTarget, 1,
/*57438*/       OPC_EmitInteger, MVT::i32, 0, 
/*57441*/       OPC_EmitInteger, MVT::i32, 14, 
/*57444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57447*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*57458*/     0, /*End of Scope*/
/*57459*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::BFI),// ->57518
/*57462*/     OPC_RecordChild0, // #0 = $src
/*57463*/     OPC_RecordChild1, // #1 = $Rn
/*57464*/     OPC_RecordChild2, // #2 = $imm
/*57465*/     OPC_MoveChild2,
/*57466*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57469*/     OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*57471*/     OPC_MoveParent,
/*57472*/     OPC_Scope, 21, /*->57495*/ // 2 children in Scope
/*57474*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*57476*/       OPC_EmitConvertToTarget, 2,
/*57478*/       OPC_EmitInteger, MVT::i32, 14, 
/*57481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57484*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*57495*/     /*Scope*/ 21, /*->57517*/
/*57496*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57498*/       OPC_EmitConvertToTarget, 2,
/*57500*/       OPC_EmitInteger, MVT::i32, 14, 
/*57503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57506*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*57517*/     0, /*End of Scope*/
/*57518*/   /*SwitchOpcode*/ 35|128,1/*163*/, TARGET_VAL(ISD::ADDC),// ->57685
/*57522*/     OPC_RecordChild0, // #0 = $lhs
/*57523*/     OPC_RecordChild1, // #1 = $rhs
/*57524*/     OPC_Scope, 4|128,1/*132*/, /*->57659*/ // 2 children in Scope
/*57527*/       OPC_MoveChild1,
/*57528*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57531*/       OPC_Scope, 29, /*->57562*/ // 4 children in Scope
/*57533*/         OPC_CheckPredicate, 15, // Predicate_imm0_7
/*57535*/         OPC_MoveParent,
/*57536*/         OPC_CheckType, MVT::i32,
/*57538*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57540*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57543*/         OPC_EmitConvertToTarget, 1,
/*57545*/         OPC_EmitInteger, MVT::i32, 14, 
/*57548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57551*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*57562*/       /*Scope*/ 29, /*->57592*/
/*57563*/         OPC_CheckPredicate, 16, // Predicate_imm8_255
/*57565*/         OPC_MoveParent,
/*57566*/         OPC_CheckType, MVT::i32,
/*57568*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57570*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57573*/         OPC_EmitConvertToTarget, 1,
/*57575*/         OPC_EmitInteger, MVT::i32, 14, 
/*57578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57581*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*57592*/       /*Scope*/ 32, /*->57625*/
/*57593*/         OPC_CheckPredicate, 17, // Predicate_imm0_7_neg
/*57595*/         OPC_MoveParent,
/*57596*/         OPC_CheckType, MVT::i32,
/*57598*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57600*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57603*/         OPC_EmitConvertToTarget, 1,
/*57605*/         OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*57608*/         OPC_EmitInteger, MVT::i32, 14, 
/*57611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*57625*/       /*Scope*/ 32, /*->57658*/
/*57626*/         OPC_CheckPredicate, 18, // Predicate_imm8_255_neg
/*57628*/         OPC_MoveParent,
/*57629*/         OPC_CheckType, MVT::i32,
/*57631*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57633*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57636*/         OPC_EmitConvertToTarget, 1,
/*57638*/         OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*57641*/         OPC_EmitInteger, MVT::i32, 14, 
/*57644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57647*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*57658*/       0, /*End of Scope*/
/*57659*/     /*Scope*/ 24, /*->57684*/
/*57660*/       OPC_CheckType, MVT::i32,
/*57662*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57664*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57667*/       OPC_EmitInteger, MVT::i32, 14, 
/*57670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57673*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*57684*/     0, /*End of Scope*/
/*57685*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::INTRET_FLAG),// ->57744
/*57688*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*57689*/     OPC_CaptureGlueInput,
/*57690*/     OPC_RecordChild1, // #1 = $imm
/*57691*/     OPC_MoveChild1,
/*57692*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57695*/     OPC_Scope, 25, /*->57722*/ // 2 children in Scope
/*57697*/       OPC_CheckPredicate, 47, // Predicate_imm0_255
/*57699*/       OPC_CheckType, MVT::i32,
/*57701*/       OPC_MoveParent,
/*57702*/       OPC_CheckPatternPredicate, 53, // (!Subtarget->isMClass()) && (Subtarget->isThumb2())
/*57704*/       OPC_EmitMergeInputChains1_0,
/*57705*/       OPC_EmitConvertToTarget, 1,
/*57707*/       OPC_EmitInteger, MVT::i32, 14, 
/*57710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57713*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*57722*/     /*Scope*/ 20, /*->57743*/
/*57723*/       OPC_MoveParent,
/*57724*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57726*/       OPC_EmitMergeInputChains1_0,
/*57727*/       OPC_EmitConvertToTarget, 1,
/*57729*/       OPC_EmitInteger, MVT::i32, 14, 
/*57732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57735*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*57743*/     0, /*End of Scope*/
/*57744*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CALLSEQ_START),// ->57788
/*57747*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*57748*/     OPC_RecordChild1, // #1 = $amt
/*57749*/     OPC_MoveChild1,
/*57750*/     OPC_SwitchOpcode /*2 cases */, 17, TARGET_VAL(ISD::TargetConstant),// ->57771
/*57754*/       OPC_MoveParent,
/*57755*/       OPC_EmitMergeInputChains1_0,
/*57756*/       OPC_EmitInteger, MVT::i32, 14, 
/*57759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57762*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*57771*/     /*SwitchOpcode*/ 13, TARGET_VAL(ISD::Constant),// ->57787
/*57774*/       OPC_MoveParent,
/*57775*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57777*/       OPC_EmitMergeInputChains1_0,
/*57778*/       OPC_EmitConvertToTarget, 1,
/*57780*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*57787*/     0, // EndSwitchOpcode
/*57788*/   /*SwitchOpcode*/ 116, TARGET_VAL(ARMISD::CALL),// ->57907
/*57791*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*57792*/     OPC_CaptureGlueInput,
/*57793*/     OPC_RecordChild1, // #1 = $func
/*57794*/     OPC_Scope, 75, /*->57871*/ // 2 children in Scope
/*57796*/       OPC_MoveChild1,
/*57797*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::TargetGlobalAddress),// ->57834
/*57801*/         OPC_MoveParent,
/*57802*/         OPC_Scope, 10, /*->57814*/ // 2 children in Scope
/*57804*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57806*/           OPC_EmitMergeInputChains1_0,
/*57807*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57814*/         /*Scope*/ 18, /*->57833*/
/*57815*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57817*/           OPC_EmitMergeInputChains1_0,
/*57818*/           OPC_EmitInteger, MVT::i32, 14, 
/*57821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57824*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57833*/         0, /*End of Scope*/
/*57834*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TargetExternalSymbol),// ->57870
/*57837*/         OPC_MoveParent,
/*57838*/         OPC_Scope, 10, /*->57850*/ // 2 children in Scope
/*57840*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57842*/           OPC_EmitMergeInputChains1_0,
/*57843*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*57850*/         /*Scope*/ 18, /*->57869*/
/*57851*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57853*/           OPC_EmitMergeInputChains1_0,
/*57854*/           OPC_EmitInteger, MVT::i32, 14, 
/*57857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57860*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57869*/         0, /*End of Scope*/
/*57870*/       0, // EndSwitchOpcode
/*57871*/     /*Scope*/ 34, /*->57906*/
/*57872*/       OPC_CheckChild1Type, MVT::i32,
/*57874*/       OPC_Scope, 10, /*->57886*/ // 2 children in Scope
/*57876*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57878*/         OPC_EmitMergeInputChains1_0,
/*57879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*57886*/       /*Scope*/ 18, /*->57905*/
/*57887*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*57889*/         OPC_EmitMergeInputChains1_0,
/*57890*/         OPC_EmitInteger, MVT::i32, 14, 
/*57893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57896*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$func)
/*57905*/       0, /*End of Scope*/
/*57906*/     0, /*End of Scope*/
/*57907*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::CALL_PRED),// ->57960
/*57910*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*57911*/     OPC_CaptureGlueInput,
/*57912*/     OPC_RecordChild1, // #1 = $func
/*57913*/     OPC_Scope, 23, /*->57938*/ // 2 children in Scope
/*57915*/       OPC_MoveChild1,
/*57916*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57919*/       OPC_MoveParent,
/*57920*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57922*/       OPC_EmitMergeInputChains1_0,
/*57923*/       OPC_EmitInteger, MVT::i32, 14, 
/*57926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57929*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*57938*/     /*Scope*/ 20, /*->57959*/
/*57939*/       OPC_CheckChild1Type, MVT::i32,
/*57941*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57943*/       OPC_EmitMergeInputChains1_0,
/*57944*/       OPC_EmitInteger, MVT::i32, 14, 
/*57947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57950*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*57959*/     0, /*End of Scope*/
/*57960*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CALL_NOLINK),// ->58038
/*57963*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*57964*/     OPC_CaptureGlueInput,
/*57965*/     OPC_RecordChild1, // #1 = $func
/*57966*/     OPC_Scope, 31, /*->57999*/ // 2 children in Scope
/*57968*/       OPC_MoveChild1,
/*57969*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->57984
/*57973*/         OPC_MoveParent,
/*57974*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57976*/         OPC_EmitMergeInputChains1_0,
/*57977*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*57984*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->57998
/*57987*/         OPC_MoveParent,
/*57988*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57990*/         OPC_EmitMergeInputChains1_0,
/*57991*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*57998*/       0, // EndSwitchOpcode
/*57999*/     /*Scope*/ 37, /*->58037*/
/*58000*/       OPC_CheckChild1Type, MVT::i32,
/*58002*/       OPC_Scope, 10, /*->58014*/ // 3 children in Scope
/*58004*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*58006*/         OPC_EmitMergeInputChains1_0,
/*58007*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*58014*/       /*Scope*/ 10, /*->58025*/
/*58015*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58017*/         OPC_EmitMergeInputChains1_0,
/*58018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*58025*/       /*Scope*/ 10, /*->58036*/
/*58026*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58028*/         OPC_EmitMergeInputChains1_0,
/*58029*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*58036*/       0, /*End of Scope*/
/*58037*/     0, /*End of Scope*/
/*58038*/   /*SwitchOpcode*/ 23, TARGET_VAL(ARMISD::MEMCPY),// ->58064
/*58041*/     OPC_RecordNode, // #0 = 'ARMmemcopy' chained node
/*58042*/     OPC_CaptureGlueInput,
/*58043*/     OPC_RecordChild1, // #1 = $dst
/*58044*/     OPC_RecordChild2, // #2 = $src
/*58045*/     OPC_RecordChild3, // #3 = $nreg
/*58046*/     OPC_MoveChild3,
/*58047*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58050*/     OPC_MoveParent,
/*58051*/     OPC_EmitMergeInputChains1_0,
/*58052*/     OPC_EmitConvertToTarget, 3,
/*58054*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::MEMCPY), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 4, 
              // Src: (ARMmemcopy:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg) - Complexity = 6
              // Dst: (MEMCPY:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg)
/*58064*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ARMISD::Wrapper),// ->58258
/*58068*/     OPC_RecordChild0, // #0 = $src
/*58069*/     OPC_MoveChild0,
/*58070*/     OPC_SwitchOpcode /*4 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->58119
/*58074*/       OPC_MoveParent,
/*58075*/       OPC_CheckType, MVT::i32,
/*58077*/       OPC_Scope, 9, /*->58088*/ // 4 children in Scope
/*58079*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58081*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58088*/       /*Scope*/ 9, /*->58098*/
/*58089*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58091*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58098*/       /*Scope*/ 9, /*->58108*/
/*58099*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58108*/       /*Scope*/ 9, /*->58118*/
/*58109*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58111*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58118*/       0, /*End of Scope*/
/*58119*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->58167
/*58122*/       OPC_MoveParent,
/*58123*/       OPC_CheckType, MVT::i32,
/*58125*/       OPC_Scope, 9, /*->58136*/ // 4 children in Scope
/*58127*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58129*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*58136*/       /*Scope*/ 9, /*->58146*/
/*58137*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58139*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$src)
/*58146*/       /*Scope*/ 9, /*->58156*/
/*58147*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58149*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$addr)
/*58156*/       /*Scope*/ 9, /*->58166*/
/*58157*/         OPC_CheckPatternPredicate, 59, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58159*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*58166*/       0, /*End of Scope*/
/*58167*/     /*SwitchOpcode*/ 59, TARGET_VAL(ISD::TargetConstantPool),// ->58229
/*58170*/       OPC_MoveParent,
/*58171*/       OPC_CheckType, MVT::i32,
/*58173*/       OPC_Scope, 17, /*->58192*/ // 3 children in Scope
/*58175*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58177*/         OPC_EmitInteger, MVT::i32, 14, 
/*58180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58183*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*58192*/       /*Scope*/ 17, /*->58210*/
/*58193*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58195*/         OPC_EmitInteger, MVT::i32, 14, 
/*58198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58201*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*58210*/       /*Scope*/ 17, /*->58228*/
/*58211*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58213*/         OPC_EmitInteger, MVT::i32, 14, 
/*58216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58219*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*58228*/       0, /*End of Scope*/
/*58229*/     /*SwitchOpcode*/ 25, TARGET_VAL(ISD::TargetExternalSymbol),// ->58257
/*58232*/       OPC_MoveParent,
/*58233*/       OPC_CheckType, MVT::i32,
/*58235*/       OPC_Scope, 9, /*->58246*/ // 2 children in Scope
/*58237*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58239*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (texternalsym:i32):$dst)
/*58246*/       /*Scope*/ 9, /*->58256*/
/*58247*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58249*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (texternalsym:i32):$dst)
/*58256*/       0, /*End of Scope*/
/*58257*/     0, // EndSwitchOpcode
/*58258*/   /*SwitchOpcode*/ 100, TARGET_VAL(ARMISD::WrapperPIC),// ->58361
/*58261*/     OPC_RecordChild0, // #0 = $addr
/*58262*/     OPC_MoveChild0,
/*58263*/     OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->58312
/*58267*/       OPC_MoveParent,
/*58268*/       OPC_CheckType, MVT::i32,
/*58270*/       OPC_Scope, 9, /*->58281*/ // 4 children in Scope
/*58272*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58281*/       /*Scope*/ 9, /*->58291*/
/*58282*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58284*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58291*/       /*Scope*/ 9, /*->58301*/
/*58292*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58294*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58301*/       /*Scope*/ 9, /*->58311*/
/*58302*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58304*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58311*/       0, /*End of Scope*/
/*58312*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->58360
/*58315*/       OPC_MoveParent,
/*58316*/       OPC_CheckType, MVT::i32,
/*58318*/       OPC_Scope, 9, /*->58329*/ // 4 children in Scope
/*58320*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58322*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58329*/       /*Scope*/ 9, /*->58339*/
/*58330*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58332*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58339*/       /*Scope*/ 9, /*->58349*/
/*58340*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58342*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58349*/       /*Scope*/ 9, /*->58359*/
/*58350*/         OPC_CheckPatternPredicate, 59, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58352*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$dst)
/*58359*/       0, /*End of Scope*/
/*58360*/     0, // EndSwitchOpcode
/*58361*/   /*SwitchOpcode*/ 64, TARGET_VAL(ARMISD::WrapperJT),// ->58428
/*58364*/     OPC_RecordChild0, // #0 = $dst
/*58365*/     OPC_MoveChild0,
/*58366*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58369*/     OPC_MoveParent,
/*58370*/     OPC_CheckType, MVT::i32,
/*58372*/     OPC_Scope, 17, /*->58391*/ // 3 children in Scope
/*58374*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58376*/       OPC_EmitInteger, MVT::i32, 14, 
/*58379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58382*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58391*/     /*Scope*/ 17, /*->58409*/
/*58392*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58394*/       OPC_EmitInteger, MVT::i32, 14, 
/*58397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58400*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*58409*/     /*Scope*/ 17, /*->58427*/
/*58410*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58412*/       OPC_EmitInteger, MVT::i32, 14, 
/*58415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58418*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58427*/     0, /*End of Scope*/
/*58428*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::TC_RETURN),// ->58476
/*58431*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*58432*/     OPC_CaptureGlueInput,
/*58433*/     OPC_RecordChild1, // #1 = $dst
/*58434*/     OPC_Scope, 29, /*->58465*/ // 2 children in Scope
/*58436*/       OPC_MoveChild1,
/*58437*/       OPC_SwitchOpcode /*2 cases */, 10, TARGET_VAL(ISD::TargetGlobalAddress),// ->58451
/*58441*/         OPC_CheckType, MVT::i32,
/*58443*/         OPC_MoveParent,
/*58444*/         OPC_EmitMergeInputChains1_0,
/*58445*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58451*/       /*SwitchOpcode*/ 10, TARGET_VAL(ISD::TargetExternalSymbol),// ->58464
/*58454*/         OPC_CheckType, MVT::i32,
/*58456*/         OPC_MoveParent,
/*58457*/         OPC_EmitMergeInputChains1_0,
/*58458*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58464*/       0, // EndSwitchOpcode
/*58465*/     /*Scope*/ 9, /*->58475*/
/*58466*/       OPC_CheckChild1Type, MVT::i32,
/*58468*/       OPC_EmitMergeInputChains1_0,
/*58469*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*58475*/     0, /*End of Scope*/
/*58476*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::BR2_JT),// ->58501
/*58479*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*58480*/     OPC_RecordChild1, // #1 = $target
/*58481*/     OPC_CheckChild1Type, MVT::i32,
/*58483*/     OPC_RecordChild2, // #2 = $index
/*58484*/     OPC_RecordChild3, // #3 = $jt
/*58485*/     OPC_MoveChild3,
/*58486*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58489*/     OPC_MoveParent,
/*58490*/     OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*58492*/     OPC_EmitMergeInputChains1_0,
/*58493*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*58501*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEs),// ->58652
/*58505*/     OPC_RecordChild0, // #0 = $V
/*58506*/     OPC_Scope, 28, /*->58536*/ // 4 children in Scope
/*58508*/       OPC_CheckChild0Type, MVT::v8i8,
/*58510*/       OPC_RecordChild1, // #1 = $lane
/*58511*/       OPC_MoveChild1,
/*58512*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58515*/       OPC_MoveParent,
/*58516*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58518*/       OPC_EmitConvertToTarget, 1,
/*58520*/       OPC_EmitInteger, MVT::i32, 14, 
/*58523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58526*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58536*/     /*Scope*/ 28, /*->58565*/
/*58537*/       OPC_CheckChild0Type, MVT::v4i16,
/*58539*/       OPC_RecordChild1, // #1 = $lane
/*58540*/       OPC_MoveChild1,
/*58541*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58544*/       OPC_MoveParent,
/*58545*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58547*/       OPC_EmitConvertToTarget, 1,
/*58549*/       OPC_EmitInteger, MVT::i32, 14, 
/*58552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58555*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58565*/     /*Scope*/ 42, /*->58608*/
/*58566*/       OPC_CheckChild0Type, MVT::v16i8,
/*58568*/       OPC_RecordChild1, // #1 = $lane
/*58569*/       OPC_MoveChild1,
/*58570*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58573*/       OPC_MoveParent,
/*58574*/       OPC_EmitConvertToTarget, 1,
/*58576*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*58579*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58587*/       OPC_EmitConvertToTarget, 1,
/*58589*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*58592*/       OPC_EmitInteger, MVT::i32, 14, 
/*58595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58598*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58608*/     /*Scope*/ 42, /*->58651*/
/*58609*/       OPC_CheckChild0Type, MVT::v8i16,
/*58611*/       OPC_RecordChild1, // #1 = $lane
/*58612*/       OPC_MoveChild1,
/*58613*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58616*/       OPC_MoveParent,
/*58617*/       OPC_EmitConvertToTarget, 1,
/*58619*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*58622*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58630*/       OPC_EmitConvertToTarget, 1,
/*58632*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*58635*/       OPC_EmitInteger, MVT::i32, 14, 
/*58638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58641*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58651*/     0, /*End of Scope*/
/*58652*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEu),// ->58803
/*58656*/     OPC_RecordChild0, // #0 = $V
/*58657*/     OPC_Scope, 28, /*->58687*/ // 4 children in Scope
/*58659*/       OPC_CheckChild0Type, MVT::v8i8,
/*58661*/       OPC_RecordChild1, // #1 = $lane
/*58662*/       OPC_MoveChild1,
/*58663*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58666*/       OPC_MoveParent,
/*58667*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58669*/       OPC_EmitConvertToTarget, 1,
/*58671*/       OPC_EmitInteger, MVT::i32, 14, 
/*58674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58677*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58687*/     /*Scope*/ 28, /*->58716*/
/*58688*/       OPC_CheckChild0Type, MVT::v4i16,
/*58690*/       OPC_RecordChild1, // #1 = $lane
/*58691*/       OPC_MoveChild1,
/*58692*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58695*/       OPC_MoveParent,
/*58696*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58698*/       OPC_EmitConvertToTarget, 1,
/*58700*/       OPC_EmitInteger, MVT::i32, 14, 
/*58703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58706*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58716*/     /*Scope*/ 42, /*->58759*/
/*58717*/       OPC_CheckChild0Type, MVT::v16i8,
/*58719*/       OPC_RecordChild1, // #1 = $lane
/*58720*/       OPC_MoveChild1,
/*58721*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58724*/       OPC_MoveParent,
/*58725*/       OPC_EmitConvertToTarget, 1,
/*58727*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*58730*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58738*/       OPC_EmitConvertToTarget, 1,
/*58740*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*58743*/       OPC_EmitInteger, MVT::i32, 14, 
/*58746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58749*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58759*/     /*Scope*/ 42, /*->58802*/
/*58760*/       OPC_CheckChild0Type, MVT::v8i16,
/*58762*/       OPC_RecordChild1, // #1 = $lane
/*58763*/       OPC_MoveChild1,
/*58764*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58767*/       OPC_MoveParent,
/*58768*/       OPC_EmitConvertToTarget, 1,
/*58770*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*58773*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58781*/       OPC_EmitConvertToTarget, 1,
/*58783*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*58786*/       OPC_EmitInteger, MVT::i32, 14, 
/*58789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58792*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58802*/     0, /*End of Scope*/
/*58803*/   /*SwitchOpcode*/ 105|128,1/*233*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->59040
/*58807*/     OPC_RecordChild0, // #0 = $V
/*58808*/     OPC_Scope, 60, /*->58870*/ // 5 children in Scope
/*58810*/       OPC_CheckChild0Type, MVT::v2i32,
/*58812*/       OPC_RecordChild1, // #1 = $lane
/*58813*/       OPC_MoveChild1,
/*58814*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58817*/       OPC_MoveParent,
/*58818*/       OPC_CheckType, MVT::i32,
/*58820*/       OPC_Scope, 20, /*->58842*/ // 2 children in Scope
/*58822*/         OPC_CheckPatternPredicate, 60, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2())
/*58824*/         OPC_EmitConvertToTarget, 1,
/*58826*/         OPC_EmitInteger, MVT::i32, 14, 
/*58829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58832*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58842*/       /*Scope*/ 26, /*->58869*/
/*58843*/         OPC_CheckPatternPredicate, 61, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58845*/         OPC_EmitConvertToTarget, 1,
/*58847*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58850*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58858*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58861*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58869*/       0, /*End of Scope*/
/*58870*/     /*Scope*/ 76, /*->58947*/
/*58871*/       OPC_CheckChild0Type, MVT::v4i32,
/*58873*/       OPC_RecordChild1, // #1 = $lane
/*58874*/       OPC_MoveChild1,
/*58875*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58878*/       OPC_MoveParent,
/*58879*/       OPC_CheckType, MVT::i32,
/*58881*/       OPC_Scope, 36, /*->58919*/ // 2 children in Scope
/*58883*/         OPC_CheckPatternPredicate, 62, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON())
/*58885*/         OPC_EmitConvertToTarget, 1,
/*58887*/         OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*58890*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58898*/         OPC_EmitConvertToTarget, 1,
/*58900*/         OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*58903*/         OPC_EmitInteger, MVT::i32, 14, 
/*58906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58909*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*58919*/       /*Scope*/ 26, /*->58946*/
/*58920*/         OPC_CheckPatternPredicate, 61, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58922*/         OPC_EmitConvertToTarget, 1,
/*58924*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58927*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58935*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58938*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58946*/       0, /*End of Scope*/
/*58947*/     /*Scope*/ 21, /*->58969*/
/*58948*/       OPC_RecordChild1, // #1 = $src2
/*58949*/       OPC_MoveChild1,
/*58950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58953*/       OPC_MoveParent,
/*58954*/       OPC_CheckType, MVT::f64,
/*58956*/       OPC_EmitConvertToTarget, 1,
/*58958*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*58961*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*58969*/     /*Scope*/ 34, /*->59004*/
/*58970*/       OPC_CheckChild0Type, MVT::v2f32,
/*58972*/       OPC_RecordChild1, // #1 = $src2
/*58973*/       OPC_MoveChild1,
/*58974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58977*/       OPC_MoveParent,
/*58978*/       OPC_CheckType, MVT::f32,
/*58980*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58983*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58991*/       OPC_EmitConvertToTarget, 1,
/*58993*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58996*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59004*/     /*Scope*/ 34, /*->59039*/
/*59005*/       OPC_CheckChild0Type, MVT::v4f32,
/*59007*/       OPC_RecordChild1, // #1 = $src2
/*59008*/       OPC_MoveChild1,
/*59009*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59012*/       OPC_MoveParent,
/*59013*/       OPC_CheckType, MVT::f32,
/*59015*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*59018*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59026*/       OPC_EmitConvertToTarget, 1,
/*59028*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*59031*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59039*/     0, /*End of Scope*/
/*59040*/   /*SwitchOpcode*/ 124|128,2/*380*/, TARGET_VAL(ISD::FP_TO_SINT),// ->59424
/*59044*/     OPC_Scope, 43|128,1/*171*/, /*->59218*/ // 2 children in Scope
/*59047*/       OPC_MoveChild0,
/*59048*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->59105
/*59052*/         OPC_RecordChild0, // #0 = $a
/*59053*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59079
/*59056*/           OPC_MoveParent,
/*59057*/           OPC_CheckType, MVT::i32,
/*59059*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59061*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59068*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59071*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fround:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*59079*/         /*SwitchType*/ 23, MVT::f64,// ->59104
/*59081*/           OPC_MoveParent,
/*59082*/           OPC_CheckType, MVT::i32,
/*59084*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59086*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59093*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59096*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fround:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*59104*/         0, // EndSwitchType
/*59105*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->59161
/*59108*/         OPC_RecordChild0, // #0 = $a
/*59109*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59135
/*59112*/           OPC_MoveParent,
/*59113*/           OPC_CheckType, MVT::i32,
/*59115*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59117*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59124*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59127*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*59135*/         /*SwitchType*/ 23, MVT::f64,// ->59160
/*59137*/           OPC_MoveParent,
/*59138*/           OPC_CheckType, MVT::i32,
/*59140*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59142*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59149*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59152*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*59160*/         0, // EndSwitchType
/*59161*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->59217
/*59164*/         OPC_RecordChild0, // #0 = $a
/*59165*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59191
/*59168*/           OPC_MoveParent,
/*59169*/           OPC_CheckType, MVT::i32,
/*59171*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59173*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59180*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59183*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*59191*/         /*SwitchType*/ 23, MVT::f64,// ->59216
/*59193*/           OPC_MoveParent,
/*59194*/           OPC_CheckType, MVT::i32,
/*59196*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59198*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59205*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59208*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*59216*/         0, // EndSwitchType
/*59217*/       0, // EndSwitchOpcode
/*59218*/     /*Scope*/ 75|128,1/*203*/, /*->59423*/
/*59220*/       OPC_RecordChild0, // #0 = $a
/*59221*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59338
/*59224*/         OPC_Scope, 30, /*->59256*/ // 2 children in Scope
/*59226*/           OPC_CheckChild0Type, MVT::f64,
/*59228*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59230*/           OPC_EmitInteger, MVT::i32, 14, 
/*59233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59236*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59245*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59248*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*59256*/         /*Scope*/ 80, /*->59337*/
/*59257*/           OPC_CheckChild0Type, MVT::f32,
/*59259*/           OPC_Scope, 28, /*->59289*/ // 2 children in Scope
/*59261*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59263*/             OPC_EmitInteger, MVT::i32, 14, 
/*59266*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59269*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59278*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59281*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*59289*/           /*Scope*/ 46, /*->59336*/
/*59290*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59292*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59298*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59301*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59310*/             OPC_EmitInteger, MVT::i32, 14, 
/*59313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59316*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2sd), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59325*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59328*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59336*/           0, /*End of Scope*/
/*59337*/         0, /*End of Scope*/
/*59338*/       /*SwitchType*/ 19, MVT::v2i32,// ->59359
/*59340*/         OPC_CheckChild0Type, MVT::v2f32,
/*59342*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59344*/         OPC_EmitInteger, MVT::i32, 14, 
/*59347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59350*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*59359*/       /*SwitchType*/ 19, MVT::v4i32,// ->59380
/*59361*/         OPC_CheckChild0Type, MVT::v4f32,
/*59363*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59365*/         OPC_EmitInteger, MVT::i32, 14, 
/*59368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59371*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*59380*/       /*SwitchType*/ 19, MVT::v4i16,// ->59401
/*59382*/         OPC_CheckChild0Type, MVT::v4f16,
/*59384*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59386*/         OPC_EmitInteger, MVT::i32, 14, 
/*59389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59392*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sd), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sd:v4i16 DPR:v4f16:$Vm)
/*59401*/       /*SwitchType*/ 19, MVT::v8i16,// ->59422
/*59403*/         OPC_CheckChild0Type, MVT::v8f16,
/*59405*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59407*/         OPC_EmitInteger, MVT::i32, 14, 
/*59410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59413*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sq:v8i16 QPR:v8f16:$Vm)
/*59422*/       0, // EndSwitchType
/*59423*/     0, /*End of Scope*/
/*59424*/   /*SwitchOpcode*/ 124|128,2/*380*/, TARGET_VAL(ISD::FP_TO_UINT),// ->59808
/*59428*/     OPC_Scope, 43|128,1/*171*/, /*->59602*/ // 2 children in Scope
/*59431*/       OPC_MoveChild0,
/*59432*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->59489
/*59436*/         OPC_RecordChild0, // #0 = $a
/*59437*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59463
/*59440*/           OPC_MoveParent,
/*59441*/           OPC_CheckType, MVT::i32,
/*59443*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59445*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59452*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59455*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fround:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*59463*/         /*SwitchType*/ 23, MVT::f64,// ->59488
/*59465*/           OPC_MoveParent,
/*59466*/           OPC_CheckType, MVT::i32,
/*59468*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59470*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59477*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59480*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fround:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*59488*/         0, // EndSwitchType
/*59489*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->59545
/*59492*/         OPC_RecordChild0, // #0 = $a
/*59493*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59519
/*59496*/           OPC_MoveParent,
/*59497*/           OPC_CheckType, MVT::i32,
/*59499*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59501*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59508*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59511*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*59519*/         /*SwitchType*/ 23, MVT::f64,// ->59544
/*59521*/           OPC_MoveParent,
/*59522*/           OPC_CheckType, MVT::i32,
/*59524*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59526*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59533*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59536*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*59544*/         0, // EndSwitchType
/*59545*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->59601
/*59548*/         OPC_RecordChild0, // #0 = $a
/*59549*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59575
/*59552*/           OPC_MoveParent,
/*59553*/           OPC_CheckType, MVT::i32,
/*59555*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59557*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59564*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59567*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*59575*/         /*SwitchType*/ 23, MVT::f64,// ->59600
/*59577*/           OPC_MoveParent,
/*59578*/           OPC_CheckType, MVT::i32,
/*59580*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59582*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59589*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59592*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*59600*/         0, // EndSwitchType
/*59601*/       0, // EndSwitchOpcode
/*59602*/     /*Scope*/ 75|128,1/*203*/, /*->59807*/
/*59604*/       OPC_RecordChild0, // #0 = $a
/*59605*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59722
/*59608*/         OPC_Scope, 30, /*->59640*/ // 2 children in Scope
/*59610*/           OPC_CheckChild0Type, MVT::f64,
/*59612*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59614*/           OPC_EmitInteger, MVT::i32, 14, 
/*59617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59620*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59629*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59632*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*59640*/         /*Scope*/ 80, /*->59721*/
/*59641*/           OPC_CheckChild0Type, MVT::f32,
/*59643*/           OPC_Scope, 28, /*->59673*/ // 2 children in Scope
/*59645*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59647*/             OPC_EmitInteger, MVT::i32, 14, 
/*59650*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59653*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59662*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59665*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*59673*/           /*Scope*/ 46, /*->59720*/
/*59674*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59676*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59682*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59685*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59694*/             OPC_EmitInteger, MVT::i32, 14, 
/*59697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59700*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2ud), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59709*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59712*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59720*/           0, /*End of Scope*/
/*59721*/         0, /*End of Scope*/
/*59722*/       /*SwitchType*/ 19, MVT::v2i32,// ->59743
/*59724*/         OPC_CheckChild0Type, MVT::v2f32,
/*59726*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59728*/         OPC_EmitInteger, MVT::i32, 14, 
/*59731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59734*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2ud), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*59743*/       /*SwitchType*/ 19, MVT::v4i32,// ->59764
/*59745*/         OPC_CheckChild0Type, MVT::v4f32,
/*59747*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59749*/         OPC_EmitInteger, MVT::i32, 14, 
/*59752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59755*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2uq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*59764*/       /*SwitchType*/ 19, MVT::v4i16,// ->59785
/*59766*/         OPC_CheckChild0Type, MVT::v4f16,
/*59768*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59770*/         OPC_EmitInteger, MVT::i32, 14, 
/*59773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59776*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2ud), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2ud:v4i16 DPR:v4f16:$Vm)
/*59785*/       /*SwitchType*/ 19, MVT::v8i16,// ->59806
/*59787*/         OPC_CheckChild0Type, MVT::v8f16,
/*59789*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59791*/         OPC_EmitInteger, MVT::i32, 14, 
/*59794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59797*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2uq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2uq:v8i16 QPR:v8f16:$Vm)
/*59806*/       0, // EndSwitchType
/*59807*/     0, /*End of Scope*/
/*59808*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ISD::Constant),// ->60178
/*59812*/     OPC_RecordNode, // #0 = $imm
/*59813*/     OPC_CheckType, MVT::i32,
/*59815*/     OPC_Scope, 25, /*->59842*/ // 12 children in Scope
/*59817*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*59819*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59821*/       OPC_EmitConvertToTarget, 0,
/*59823*/       OPC_EmitInteger, MVT::i32, 14, 
/*59826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59832*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*59842*/     /*Scope*/ 25, /*->59868*/
/*59843*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*59845*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59847*/       OPC_EmitConvertToTarget, 0,
/*59849*/       OPC_EmitInteger, MVT::i32, 14, 
/*59852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59858*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*59868*/     /*Scope*/ 21, /*->59890*/
/*59869*/       OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*59871*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*59873*/       OPC_EmitConvertToTarget, 0,
/*59875*/       OPC_EmitInteger, MVT::i32, 14, 
/*59878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59881*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*59890*/     /*Scope*/ 28, /*->59919*/
/*59891*/       OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*59893*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59895*/       OPC_EmitConvertToTarget, 0,
/*59897*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*59900*/       OPC_EmitInteger, MVT::i32, 14, 
/*59903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59909*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*59919*/     /*Scope*/ 13, /*->59933*/
/*59920*/       OPC_CheckPredicate, 79, // Predicate_arm_i32imm
/*59922*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59924*/       OPC_EmitConvertToTarget, 0,
/*59926*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*59933*/     /*Scope*/ 25, /*->59959*/
/*59934*/       OPC_CheckPredicate, 47, // Predicate_imm0_255
/*59936*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59938*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59941*/       OPC_EmitConvertToTarget, 0,
/*59943*/       OPC_EmitInteger, MVT::i32, 14, 
/*59946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59949*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*59959*/     /*Scope*/ 21, /*->59981*/
/*59960*/       OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*59962*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59964*/       OPC_EmitConvertToTarget, 0,
/*59966*/       OPC_EmitInteger, MVT::i32, 14, 
/*59969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59972*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*59981*/     /*Scope*/ 28, /*->60010*/
/*59982*/       OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*59984*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59986*/       OPC_EmitConvertToTarget, 0,
/*59988*/       OPC_EmitNodeXForm, 1, 1, // t2_so_imm_not_XFORM
/*59991*/       OPC_EmitInteger, MVT::i32, 14, 
/*59994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60000*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*60010*/     /*Scope*/ 53, /*->60064*/
/*60011*/       OPC_CheckPredicate, 80, // Predicate_thumb_immshifted
/*60013*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60015*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60018*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60021*/       OPC_EmitConvertToTarget, 0,
/*60023*/       OPC_EmitNodeXForm, 18, 3, // thumb_immshifted_val
/*60026*/       OPC_EmitInteger, MVT::i32, 14, 
/*60029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60032*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60042*/       OPC_EmitConvertToTarget, 0,
/*60044*/       OPC_EmitNodeXForm, 19, 8, // thumb_immshifted_shamt
/*60047*/       OPC_EmitInteger, MVT::i32, 14, 
/*60050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60053*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                    MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*60064*/     /*Scope*/ 47, /*->60112*/
/*60065*/       OPC_CheckPredicate, 81, // Predicate_imm0_255_comp
/*60067*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60069*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60072*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60075*/       OPC_EmitConvertToTarget, 0,
/*60077*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*60080*/       OPC_EmitInteger, MVT::i32, 14, 
/*60083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60086*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60096*/       OPC_EmitInteger, MVT::i32, 14, 
/*60099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60102*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                    MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*60112*/     /*Scope*/ 52, /*->60165*/
/*60113*/       OPC_CheckPredicate, 82, // Predicate_imm256_510
/*60115*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60117*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60120*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60123*/       OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*60127*/       OPC_EmitInteger, MVT::i32, 14, 
/*60130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60133*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*60143*/       OPC_EmitConvertToTarget, 0,
/*60145*/       OPC_EmitNodeXForm, 20, 7, // thumb_imm256_510_addend
/*60148*/       OPC_EmitInteger, MVT::i32, 14, 
/*60151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60154*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                    MVT::i32, 5/*#Ops*/, 1, 6, 8, 9, 10, 
                // Src: (imm:i32)<<P:Predicate_imm256_510>>:$src - Complexity = 4
                // Dst: (tADDi8:i32 (tMOVi8:i32 255:i32), (thumb_imm256_510_addend:i32 (imm:i32):$src))
/*60165*/     /*Scope*/ 11, /*->60177*/
/*60166*/       OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60168*/       OPC_EmitConvertToTarget, 0,
/*60170*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*60177*/     0, /*End of Scope*/
/*60178*/   /*SwitchOpcode*/ 30, TARGET_VAL(ISD::TRAP),// ->60211
/*60181*/     OPC_RecordNode, // #0 = 'trap' chained node
/*60182*/     OPC_Scope, 8, /*->60192*/ // 3 children in Scope
/*60184*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*60186*/       OPC_EmitMergeInputChains1_0,
/*60187*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*60192*/     /*Scope*/ 8, /*->60201*/
/*60193*/       OPC_CheckPatternPredicate, 66, // (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb())
/*60195*/       OPC_EmitMergeInputChains1_0,
/*60196*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*60201*/     /*Scope*/ 8, /*->60210*/
/*60202*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60204*/       OPC_EmitMergeInputChains1_0,
/*60205*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*60210*/     0, /*End of Scope*/
/*60211*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::RET_FLAG),// ->60269
/*60214*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*60215*/     OPC_CaptureGlueInput,
/*60216*/     OPC_Scope, 16, /*->60234*/ // 3 children in Scope
/*60218*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60220*/       OPC_EmitMergeInputChains1_0,
/*60221*/       OPC_EmitInteger, MVT::i32, 14, 
/*60224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60227*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*60234*/     /*Scope*/ 16, /*->60251*/
/*60235*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60237*/       OPC_EmitMergeInputChains1_0,
/*60238*/       OPC_EmitInteger, MVT::i32, 14, 
/*60241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60244*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*60251*/     /*Scope*/ 16, /*->60268*/
/*60252*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60254*/       OPC_EmitMergeInputChains1_0,
/*60255*/       OPC_EmitInteger, MVT::i32, 14, 
/*60258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60261*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*60268*/     0, /*End of Scope*/
/*60269*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::BRIND),// ->60316
/*60272*/     OPC_RecordNode, // #0 = 'brind' chained node
/*60273*/     OPC_RecordChild1, // #1 = $dst
/*60274*/     OPC_CheckChild1Type, MVT::i32,
/*60276*/     OPC_Scope, 9, /*->60287*/ // 3 children in Scope
/*60278*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60280*/       OPC_EmitMergeInputChains1_0,
/*60281*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*60287*/     /*Scope*/ 9, /*->60297*/
/*60288*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60290*/       OPC_EmitMergeInputChains1_0,
/*60291*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*60297*/     /*Scope*/ 17, /*->60315*/
/*60298*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60300*/       OPC_EmitMergeInputChains1_0,
/*60301*/       OPC_EmitInteger, MVT::i32, 14, 
/*60304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60307*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*60315*/     0, /*End of Scope*/
/*60316*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BR),// ->60374
/*60319*/     OPC_RecordNode, // #0 = 'br' chained node
/*60320*/     OPC_RecordChild1, // #1 = $target
/*60321*/     OPC_MoveChild1,
/*60322*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*60325*/     OPC_MoveParent,
/*60326*/     OPC_Scope, 9, /*->60337*/ // 3 children in Scope
/*60328*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60330*/       OPC_EmitMergeInputChains1_0,
/*60331*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*60337*/     /*Scope*/ 17, /*->60355*/
/*60338*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60340*/       OPC_EmitMergeInputChains1_0,
/*60341*/       OPC_EmitInteger, MVT::i32, 14, 
/*60344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60347*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*60355*/     /*Scope*/ 17, /*->60373*/
/*60356*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60358*/       OPC_EmitMergeInputChains1_0,
/*60359*/       OPC_EmitInteger, MVT::i32, 14, 
/*60362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60365*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*60373*/     0, /*End of Scope*/
/*60374*/   /*SwitchOpcode*/ 38, TARGET_VAL(ARMISD::RRX),// ->60415
/*60377*/     OPC_CaptureGlueInput,
/*60378*/     OPC_RecordChild0, // #0 = $Rm
/*60379*/     OPC_CheckType, MVT::i32,
/*60381*/     OPC_Scope, 9, /*->60392*/ // 2 children in Scope
/*60383*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60385*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*60392*/     /*Scope*/ 21, /*->60414*/
/*60393*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60395*/       OPC_EmitInteger, MVT::i32, 14, 
/*60398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60404*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*60414*/     0, /*End of Scope*/
/*60415*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRL_FLAG),// ->60453
/*60418*/     OPC_RecordChild0, // #0 = $src
/*60419*/     OPC_CheckType, MVT::i32,
/*60421*/     OPC_Scope, 10, /*->60433*/ // 2 children in Scope
/*60423*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60425*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*60433*/     /*Scope*/ 18, /*->60452*/
/*60434*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60436*/       OPC_EmitInteger, MVT::i32, 14, 
/*60439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60442*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*60452*/     0, /*End of Scope*/
/*60453*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRA_FLAG),// ->60491
/*60456*/     OPC_RecordChild0, // #0 = $src
/*60457*/     OPC_CheckType, MVT::i32,
/*60459*/     OPC_Scope, 10, /*->60471*/ // 2 children in Scope
/*60461*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60463*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*60471*/     /*Scope*/ 18, /*->60490*/
/*60472*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60474*/       OPC_EmitInteger, MVT::i32, 14, 
/*60477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60480*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*60490*/     0, /*End of Scope*/
/*60491*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::MULHS),// ->60538
/*60494*/     OPC_RecordChild0, // #0 = $Rn
/*60495*/     OPC_RecordChild1, // #1 = $Rm
/*60496*/     OPC_CheckType, MVT::i32,
/*60498*/     OPC_Scope, 18, /*->60518*/ // 2 children in Scope
/*60500*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60502*/       OPC_EmitInteger, MVT::i32, 14, 
/*60505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60508*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60518*/     /*Scope*/ 18, /*->60537*/
/*60519*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60521*/       OPC_EmitInteger, MVT::i32, 14, 
/*60524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60527*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60537*/     0, /*End of Scope*/
/*60538*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::SDIV),// ->60585
/*60541*/     OPC_RecordChild0, // #0 = $Rn
/*60542*/     OPC_RecordChild1, // #1 = $Rm
/*60543*/     OPC_CheckType, MVT::i32,
/*60545*/     OPC_Scope, 18, /*->60565*/ // 2 children in Scope
/*60547*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*60549*/       OPC_EmitInteger, MVT::i32, 14, 
/*60552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60555*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60565*/     /*Scope*/ 18, /*->60584*/
/*60566*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60568*/       OPC_EmitInteger, MVT::i32, 14, 
/*60571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60574*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60584*/     0, /*End of Scope*/
/*60585*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::UDIV),// ->60632
/*60588*/     OPC_RecordChild0, // #0 = $Rn
/*60589*/     OPC_RecordChild1, // #1 = $Rm
/*60590*/     OPC_CheckType, MVT::i32,
/*60592*/     OPC_Scope, 18, /*->60612*/ // 2 children in Scope
/*60594*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*60596*/       OPC_EmitInteger, MVT::i32, 14, 
/*60599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60602*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60612*/     /*Scope*/ 18, /*->60631*/
/*60613*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60615*/       OPC_EmitInteger, MVT::i32, 14, 
/*60618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60621*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60631*/     0, /*End of Scope*/
/*60632*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ISD::CTLZ),// ->60793
/*60636*/     OPC_RecordChild0, // #0 = $Rm
/*60637*/     OPC_SwitchType /*7 cases */, 38, MVT::i32,// ->60678
/*60640*/       OPC_Scope, 17, /*->60659*/ // 2 children in Scope
/*60642*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*60644*/         OPC_EmitInteger, MVT::i32, 14, 
/*60647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60650*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*60659*/       /*Scope*/ 17, /*->60677*/
/*60660*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60662*/         OPC_EmitInteger, MVT::i32, 14, 
/*60665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*60677*/       0, /*End of Scope*/
/*60678*/     /*SwitchType*/ 17, MVT::v8i8,// ->60697
/*60680*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60682*/       OPC_EmitInteger, MVT::i32, 14, 
/*60685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60688*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*60697*/     /*SwitchType*/ 17, MVT::v4i16,// ->60716
/*60699*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60701*/       OPC_EmitInteger, MVT::i32, 14, 
/*60704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60707*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*60716*/     /*SwitchType*/ 17, MVT::v2i32,// ->60735
/*60718*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60720*/       OPC_EmitInteger, MVT::i32, 14, 
/*60723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60726*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*60735*/     /*SwitchType*/ 17, MVT::v16i8,// ->60754
/*60737*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60739*/       OPC_EmitInteger, MVT::i32, 14, 
/*60742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60745*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*60754*/     /*SwitchType*/ 17, MVT::v8i16,// ->60773
/*60756*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60758*/       OPC_EmitInteger, MVT::i32, 14, 
/*60761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60764*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*60773*/     /*SwitchType*/ 17, MVT::v4i32,// ->60792
/*60775*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60777*/       OPC_EmitInteger, MVT::i32, 14, 
/*60780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60783*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*60792*/     0, // EndSwitchType
/*60793*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BITREVERSE),// ->60837
/*60796*/     OPC_RecordChild0, // #0 = $Rm
/*60797*/     OPC_CheckType, MVT::i32,
/*60799*/     OPC_Scope, 17, /*->60818*/ // 2 children in Scope
/*60801*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*60803*/       OPC_EmitInteger, MVT::i32, 14, 
/*60806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60809*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*60818*/     /*Scope*/ 17, /*->60836*/
/*60819*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60821*/       OPC_EmitInteger, MVT::i32, 14, 
/*60824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60827*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*60836*/     0, /*End of Scope*/
/*60837*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BSWAP),// ->60899
/*60840*/     OPC_RecordChild0, // #0 = $Rm
/*60841*/     OPC_CheckType, MVT::i32,
/*60843*/     OPC_Scope, 17, /*->60862*/ // 3 children in Scope
/*60845*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60847*/       OPC_EmitInteger, MVT::i32, 14, 
/*60850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60853*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*60862*/     /*Scope*/ 17, /*->60880*/
/*60863*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60865*/       OPC_EmitInteger, MVT::i32, 14, 
/*60868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60871*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*60880*/     /*Scope*/ 17, /*->60898*/
/*60881*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60883*/       OPC_EmitInteger, MVT::i32, 14, 
/*60886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60889*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*60898*/     0, /*End of Scope*/
/*60899*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::THREAD_POINTER),// ->60924
/*60902*/     OPC_CheckType, MVT::i32,
/*60904*/     OPC_Scope, 8, /*->60914*/ // 2 children in Scope
/*60906*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60908*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::TPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*60914*/     /*Scope*/ 8, /*->60923*/
/*60915*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60917*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tTPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*60923*/     0, /*End of Scope*/
/*60924*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->60972
/*60927*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*60928*/     OPC_RecordChild1, // #1 = $src
/*60929*/     OPC_CheckChild1Type, MVT::i32,
/*60931*/     OPC_RecordChild2, // #2 = $scratch
/*60932*/     OPC_CheckChild2Type, MVT::i32,
/*60934*/     OPC_Scope, 11, /*->60947*/ // 3 children in Scope
/*60936*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60938*/       OPC_EmitMergeInputChains1_0,
/*60939*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60947*/     /*Scope*/ 11, /*->60959*/
/*60948*/       OPC_CheckPatternPredicate, 69, // (!Subtarget->isTargetWindows()) && (Subtarget->isThumb())
/*60950*/       OPC_EmitMergeInputChains1_0,
/*60951*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60959*/     /*Scope*/ 11, /*->60971*/
/*60960*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*60962*/       OPC_EmitMergeInputChains1_0,
/*60963*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_WIN_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_WIN_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60971*/     0, /*End of Scope*/
/*60972*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->61016
/*60975*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*60976*/     OPC_RecordChild1, // #1 = $zero
/*60977*/     OPC_CheckChild1Type, MVT::i32,
/*60979*/     OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60981*/     OPC_EmitMergeInputChains1_0,
/*60982*/     OPC_EmitInteger, MVT::i32, 15, 
/*60985*/     OPC_EmitInteger, MVT::i32, 0, 
/*60988*/     OPC_EmitInteger, MVT::i32, 7, 
/*60991*/     OPC_EmitInteger, MVT::i32, 10, 
/*60994*/     OPC_EmitInteger, MVT::i32, 5, 
/*60997*/     OPC_EmitInteger, MVT::i32, 14, 
/*61000*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61003*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*61016*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::ADDE),// ->61046
/*61019*/     OPC_CaptureGlueInput,
/*61020*/     OPC_RecordChild0, // #0 = $Rn
/*61021*/     OPC_RecordChild1, // #1 = $Rm
/*61022*/     OPC_CheckType, MVT::i32,
/*61024*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61026*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61029*/     OPC_EmitInteger, MVT::i32, 14, 
/*61032*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61035*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*61046*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBE),// ->61076
/*61049*/     OPC_CaptureGlueInput,
/*61050*/     OPC_RecordChild0, // #0 = $Rn
/*61051*/     OPC_RecordChild1, // #1 = $Rm
/*61052*/     OPC_CheckType, MVT::i32,
/*61054*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61056*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61059*/     OPC_EmitInteger, MVT::i32, 14, 
/*61062*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61065*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*61076*/   /*SwitchOpcode*/ 26, TARGET_VAL(ISD::SUBC),// ->61105
/*61079*/     OPC_RecordChild0, // #0 = $lhs
/*61080*/     OPC_RecordChild1, // #1 = $rhs
/*61081*/     OPC_CheckType, MVT::i32,
/*61083*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61085*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*61088*/     OPC_EmitInteger, MVT::i32, 14, 
/*61091*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61094*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*61105*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::CMPFP),// ->61153
/*61108*/     OPC_RecordChild0, // #0 = $Dd
/*61109*/     OPC_Scope, 20, /*->61131*/ // 2 children in Scope
/*61111*/       OPC_CheckChild0Type, MVT::f64,
/*61113*/       OPC_RecordChild1, // #1 = $Dm
/*61114*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*61116*/       OPC_EmitInteger, MVT::i32, 14, 
/*61119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61122*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*61131*/     /*Scope*/ 20, /*->61152*/
/*61132*/       OPC_CheckChild0Type, MVT::f32,
/*61134*/       OPC_RecordChild1, // #1 = $Sm
/*61135*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*61137*/       OPC_EmitInteger, MVT::i32, 14, 
/*61140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61143*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*61152*/     0, /*End of Scope*/
/*61153*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::CMPFPw0),// ->61197
/*61156*/     OPC_RecordChild0, // #0 = $Dd
/*61157*/     OPC_Scope, 18, /*->61177*/ // 2 children in Scope
/*61159*/       OPC_CheckChild0Type, MVT::f64,
/*61161*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*61163*/       OPC_EmitInteger, MVT::i32, 14, 
/*61166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61169*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*61177*/     /*Scope*/ 18, /*->61196*/
/*61178*/       OPC_CheckChild0Type, MVT::f32,
/*61180*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*61182*/       OPC_EmitInteger, MVT::i32, 14, 
/*61185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61188*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*61196*/     0, /*End of Scope*/
/*61197*/   /*SwitchOpcode*/ 13|128,13/*1677*/, TARGET_VAL(ISD::BITCAST),// ->62878
/*61201*/     OPC_Scope, 22, /*->61225*/ // 3 children in Scope
/*61203*/       OPC_RecordChild0, // #0 = $Sn
/*61204*/       OPC_CheckChild0Type, MVT::f32,
/*61206*/       OPC_CheckType, MVT::i32,
/*61208*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*61210*/       OPC_EmitInteger, MVT::i32, 14, 
/*61213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61216*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVRS), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*61225*/     /*Scope*/ 31, /*->61257*/
/*61226*/       OPC_MoveChild0,
/*61227*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*61230*/       OPC_RecordChild0, // #0 = $src
/*61231*/       OPC_CheckChild0Type, MVT::v2i32,
/*61233*/       OPC_RecordChild1, // #1 = $lane
/*61234*/       OPC_MoveChild1,
/*61235*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61238*/       OPC_MoveParent,
/*61239*/       OPC_CheckType, MVT::i32,
/*61241*/       OPC_MoveParent,
/*61242*/       OPC_CheckType, MVT::f32,
/*61244*/       OPC_EmitConvertToTarget, 1,
/*61246*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*61249*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*61257*/     /*Scope*/ 82|128,12/*1618*/, /*->62877*/
/*61259*/       OPC_RecordChild0, // #0 = $src
/*61260*/       OPC_Scope, 121, /*->61383*/ // 13 children in Scope
/*61262*/         OPC_CheckChild0Type, MVT::v1i64,
/*61264*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->61270
/*61267*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*61270*/         /*SwitchType*/ 26, MVT::v2i32,// ->61298
/*61272*/           OPC_Scope, 5, /*->61279*/ // 2 children in Scope
/*61274*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61276*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61279*/           /*Scope*/ 17, /*->61297*/
/*61280*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61282*/             OPC_EmitInteger, MVT::i32, 14, 
/*61285*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61288*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*61297*/           0, /*End of Scope*/
/*61298*/         /*SwitchType*/ 26, MVT::v4i16,// ->61326
/*61300*/           OPC_Scope, 5, /*->61307*/ // 2 children in Scope
/*61302*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61304*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61307*/           /*Scope*/ 17, /*->61325*/
/*61308*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61310*/             OPC_EmitInteger, MVT::i32, 14, 
/*61313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61316*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*61325*/           0, /*End of Scope*/
/*61326*/         /*SwitchType*/ 26, MVT::v8i8,// ->61354
/*61328*/           OPC_Scope, 5, /*->61335*/ // 2 children in Scope
/*61330*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61332*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61335*/           /*Scope*/ 17, /*->61353*/
/*61336*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61338*/             OPC_EmitInteger, MVT::i32, 14, 
/*61341*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61344*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*61353*/           0, /*End of Scope*/
/*61354*/         /*SwitchType*/ 26, MVT::v2f32,// ->61382
/*61356*/           OPC_Scope, 5, /*->61363*/ // 2 children in Scope
/*61358*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61360*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61363*/           /*Scope*/ 17, /*->61381*/
/*61364*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61366*/             OPC_EmitInteger, MVT::i32, 14, 
/*61369*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61372*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*61381*/           0, /*End of Scope*/
/*61382*/         0, // EndSwitchType
/*61383*/       /*Scope*/ 121, /*->61505*/
/*61384*/         OPC_CheckChild0Type, MVT::v2i32,
/*61386*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61415
/*61389*/           OPC_Scope, 5, /*->61396*/ // 2 children in Scope
/*61391*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61393*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61396*/           /*Scope*/ 17, /*->61414*/
/*61397*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61399*/             OPC_EmitInteger, MVT::i32, 14, 
/*61402*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61405*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*61414*/           0, /*End of Scope*/
/*61415*/         /*SwitchType*/ 26, MVT::v1i64,// ->61443
/*61417*/           OPC_Scope, 5, /*->61424*/ // 2 children in Scope
/*61419*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61421*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61424*/           /*Scope*/ 17, /*->61442*/
/*61425*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61427*/             OPC_EmitInteger, MVT::i32, 14, 
/*61430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61433*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*61442*/           0, /*End of Scope*/
/*61443*/         /*SwitchType*/ 26, MVT::v4i16,// ->61471
/*61445*/           OPC_Scope, 5, /*->61452*/ // 2 children in Scope
/*61447*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61449*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61452*/           /*Scope*/ 17, /*->61470*/
/*61453*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61455*/             OPC_EmitInteger, MVT::i32, 14, 
/*61458*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61461*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*61470*/           0, /*End of Scope*/
/*61471*/         /*SwitchType*/ 26, MVT::v8i8,// ->61499
/*61473*/           OPC_Scope, 5, /*->61480*/ // 2 children in Scope
/*61475*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61477*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61480*/           /*Scope*/ 17, /*->61498*/
/*61481*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61483*/             OPC_EmitInteger, MVT::i32, 14, 
/*61486*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61489*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*61498*/           0, /*End of Scope*/
/*61499*/         /*SwitchType*/ 3, MVT::v2f32,// ->61504
/*61501*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*61504*/         0, // EndSwitchType
/*61505*/       /*Scope*/ 16|128,1/*144*/, /*->61651*/
/*61507*/         OPC_CheckChild0Type, MVT::v4i16,
/*61509*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61538
/*61512*/           OPC_Scope, 5, /*->61519*/ // 2 children in Scope
/*61514*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61516*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61519*/           /*Scope*/ 17, /*->61537*/
/*61520*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61522*/             OPC_EmitInteger, MVT::i32, 14, 
/*61525*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61528*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*61537*/           0, /*End of Scope*/
/*61538*/         /*SwitchType*/ 26, MVT::v1i64,// ->61566
/*61540*/           OPC_Scope, 5, /*->61547*/ // 2 children in Scope
/*61542*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61544*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61547*/           /*Scope*/ 17, /*->61565*/
/*61548*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61550*/             OPC_EmitInteger, MVT::i32, 14, 
/*61553*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61556*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*61565*/           0, /*End of Scope*/
/*61566*/         /*SwitchType*/ 26, MVT::v2i32,// ->61594
/*61568*/           OPC_Scope, 5, /*->61575*/ // 2 children in Scope
/*61570*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61572*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61575*/           /*Scope*/ 17, /*->61593*/
/*61576*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61578*/             OPC_EmitInteger, MVT::i32, 14, 
/*61581*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61584*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*61593*/           0, /*End of Scope*/
/*61594*/         /*SwitchType*/ 26, MVT::v8i8,// ->61622
/*61596*/           OPC_Scope, 5, /*->61603*/ // 2 children in Scope
/*61598*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61600*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61603*/           /*Scope*/ 17, /*->61621*/
/*61604*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61606*/             OPC_EmitInteger, MVT::i32, 14, 
/*61609*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61612*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*61621*/           0, /*End of Scope*/
/*61622*/         /*SwitchType*/ 26, MVT::v2f32,// ->61650
/*61624*/           OPC_Scope, 5, /*->61631*/ // 2 children in Scope
/*61626*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61628*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61631*/           /*Scope*/ 17, /*->61649*/
/*61632*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61634*/             OPC_EmitInteger, MVT::i32, 14, 
/*61637*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61640*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*61649*/           0, /*End of Scope*/
/*61650*/         0, // EndSwitchType
/*61651*/       /*Scope*/ 16|128,1/*144*/, /*->61797*/
/*61653*/         OPC_CheckChild0Type, MVT::v8i8,
/*61655*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61684
/*61658*/           OPC_Scope, 5, /*->61665*/ // 2 children in Scope
/*61660*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61662*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61665*/           /*Scope*/ 17, /*->61683*/
/*61666*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61668*/             OPC_EmitInteger, MVT::i32, 14, 
/*61671*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61674*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*61683*/           0, /*End of Scope*/
/*61684*/         /*SwitchType*/ 26, MVT::v1i64,// ->61712
/*61686*/           OPC_Scope, 5, /*->61693*/ // 2 children in Scope
/*61688*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61690*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61693*/           /*Scope*/ 17, /*->61711*/
/*61694*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61696*/             OPC_EmitInteger, MVT::i32, 14, 
/*61699*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61702*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*61711*/           0, /*End of Scope*/
/*61712*/         /*SwitchType*/ 26, MVT::v2i32,// ->61740
/*61714*/           OPC_Scope, 5, /*->61721*/ // 2 children in Scope
/*61716*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61718*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61721*/           /*Scope*/ 17, /*->61739*/
/*61722*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61724*/             OPC_EmitInteger, MVT::i32, 14, 
/*61727*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61730*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*61739*/           0, /*End of Scope*/
/*61740*/         /*SwitchType*/ 26, MVT::v4i16,// ->61768
/*61742*/           OPC_Scope, 5, /*->61749*/ // 2 children in Scope
/*61744*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61746*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61749*/           /*Scope*/ 17, /*->61767*/
/*61750*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61752*/             OPC_EmitInteger, MVT::i32, 14, 
/*61755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61758*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*61767*/           0, /*End of Scope*/
/*61768*/         /*SwitchType*/ 26, MVT::v2f32,// ->61796
/*61770*/           OPC_Scope, 5, /*->61777*/ // 2 children in Scope
/*61772*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61774*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61777*/           /*Scope*/ 17, /*->61795*/
/*61778*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61780*/             OPC_EmitInteger, MVT::i32, 14, 
/*61783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61786*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*61795*/           0, /*End of Scope*/
/*61796*/         0, // EndSwitchType
/*61797*/       /*Scope*/ 121, /*->61919*/
/*61798*/         OPC_CheckChild0Type, MVT::v2f32,
/*61800*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61829
/*61803*/           OPC_Scope, 5, /*->61810*/ // 2 children in Scope
/*61805*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61807*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61810*/           /*Scope*/ 17, /*->61828*/
/*61811*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61813*/             OPC_EmitInteger, MVT::i32, 14, 
/*61816*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61819*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*61828*/           0, /*End of Scope*/
/*61829*/         /*SwitchType*/ 26, MVT::v1i64,// ->61857
/*61831*/           OPC_Scope, 5, /*->61838*/ // 2 children in Scope
/*61833*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61835*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61838*/           /*Scope*/ 17, /*->61856*/
/*61839*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61841*/             OPC_EmitInteger, MVT::i32, 14, 
/*61844*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61847*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*61856*/           0, /*End of Scope*/
/*61857*/         /*SwitchType*/ 3, MVT::v2i32,// ->61862
/*61859*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*61862*/         /*SwitchType*/ 26, MVT::v4i16,// ->61890
/*61864*/           OPC_Scope, 5, /*->61871*/ // 2 children in Scope
/*61866*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61868*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61871*/           /*Scope*/ 17, /*->61889*/
/*61872*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61874*/             OPC_EmitInteger, MVT::i32, 14, 
/*61877*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61880*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*61889*/           0, /*End of Scope*/
/*61890*/         /*SwitchType*/ 26, MVT::v8i8,// ->61918
/*61892*/           OPC_Scope, 5, /*->61899*/ // 2 children in Scope
/*61894*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61896*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61899*/           /*Scope*/ 17, /*->61917*/
/*61900*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61902*/             OPC_EmitInteger, MVT::i32, 14, 
/*61905*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61908*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*61917*/           0, /*End of Scope*/
/*61918*/         0, // EndSwitchType
/*61919*/       /*Scope*/ 54, /*->61974*/
/*61920*/         OPC_CheckChild0Type, MVT::i32,
/*61922*/         OPC_CheckType, MVT::f32,
/*61924*/         OPC_Scope, 17, /*->61943*/ // 2 children in Scope
/*61926*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP())
/*61928*/           OPC_EmitInteger, MVT::i32, 14, 
/*61931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61934*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVSR), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*61943*/         /*Scope*/ 29, /*->61973*/
/*61944*/           OPC_CheckPatternPredicate, 71, // (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON())
/*61946*/           OPC_EmitInteger, MVT::i32, 14, 
/*61949*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61952*/           OPC_EmitNode1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*61962*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61965*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*61973*/         0, /*End of Scope*/
/*61974*/       /*Scope*/ 121, /*->62096*/
/*61975*/         OPC_CheckChild0Type, MVT::f64,
/*61977*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->61983
/*61980*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*61983*/         /*SwitchType*/ 26, MVT::v2i32,// ->62011
/*61985*/           OPC_Scope, 5, /*->61992*/ // 2 children in Scope
/*61987*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61989*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61992*/           /*Scope*/ 17, /*->62010*/
/*61993*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61995*/             OPC_EmitInteger, MVT::i32, 14, 
/*61998*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62001*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*62010*/           0, /*End of Scope*/
/*62011*/         /*SwitchType*/ 26, MVT::v4i16,// ->62039
/*62013*/           OPC_Scope, 5, /*->62020*/ // 2 children in Scope
/*62015*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62017*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62020*/           /*Scope*/ 17, /*->62038*/
/*62021*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62023*/             OPC_EmitInteger, MVT::i32, 14, 
/*62026*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62029*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*62038*/           0, /*End of Scope*/
/*62039*/         /*SwitchType*/ 26, MVT::v8i8,// ->62067
/*62041*/           OPC_Scope, 5, /*->62048*/ // 2 children in Scope
/*62043*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62045*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62048*/           /*Scope*/ 17, /*->62066*/
/*62049*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62051*/             OPC_EmitInteger, MVT::i32, 14, 
/*62054*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62057*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*62066*/           0, /*End of Scope*/
/*62067*/         /*SwitchType*/ 26, MVT::v2f32,// ->62095
/*62069*/           OPC_Scope, 5, /*->62076*/ // 2 children in Scope
/*62071*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62073*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62076*/           /*Scope*/ 17, /*->62094*/
/*62077*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62079*/             OPC_EmitInteger, MVT::i32, 14, 
/*62082*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62085*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*62094*/           0, /*End of Scope*/
/*62095*/         0, // EndSwitchType
/*62096*/       /*Scope*/ 121, /*->62218*/
/*62097*/         OPC_CheckChild0Type, MVT::v4i32,
/*62099*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62128
/*62102*/           OPC_Scope, 5, /*->62109*/ // 2 children in Scope
/*62104*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62106*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62109*/           /*Scope*/ 17, /*->62127*/
/*62110*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62112*/             OPC_EmitInteger, MVT::i32, 14, 
/*62115*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62118*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*62127*/           0, /*End of Scope*/
/*62128*/         /*SwitchType*/ 26, MVT::v8i16,// ->62156
/*62130*/           OPC_Scope, 5, /*->62137*/ // 2 children in Scope
/*62132*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62134*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62137*/           /*Scope*/ 17, /*->62155*/
/*62138*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62140*/             OPC_EmitInteger, MVT::i32, 14, 
/*62143*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62146*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*62155*/           0, /*End of Scope*/
/*62156*/         /*SwitchType*/ 26, MVT::v16i8,// ->62184
/*62158*/           OPC_Scope, 5, /*->62165*/ // 2 children in Scope
/*62160*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62162*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62165*/           /*Scope*/ 17, /*->62183*/
/*62166*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62168*/             OPC_EmitInteger, MVT::i32, 14, 
/*62171*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62174*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*62183*/           0, /*End of Scope*/
/*62184*/         /*SwitchType*/ 3, MVT::v4f32,// ->62189
/*62186*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*62189*/         /*SwitchType*/ 26, MVT::v2f64,// ->62217
/*62191*/           OPC_Scope, 5, /*->62198*/ // 2 children in Scope
/*62193*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62195*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62198*/           /*Scope*/ 17, /*->62216*/
/*62199*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62201*/             OPC_EmitInteger, MVT::i32, 14, 
/*62204*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62207*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*62216*/           0, /*End of Scope*/
/*62217*/         0, // EndSwitchType
/*62218*/       /*Scope*/ 16|128,1/*144*/, /*->62364*/
/*62220*/         OPC_CheckChild0Type, MVT::v8i16,
/*62222*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62251
/*62225*/           OPC_Scope, 5, /*->62232*/ // 2 children in Scope
/*62227*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62229*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62232*/           /*Scope*/ 17, /*->62250*/
/*62233*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62235*/             OPC_EmitInteger, MVT::i32, 14, 
/*62238*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62241*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*62250*/           0, /*End of Scope*/
/*62251*/         /*SwitchType*/ 26, MVT::v4i32,// ->62279
/*62253*/           OPC_Scope, 5, /*->62260*/ // 2 children in Scope
/*62255*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62257*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62260*/           /*Scope*/ 17, /*->62278*/
/*62261*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62263*/             OPC_EmitInteger, MVT::i32, 14, 
/*62266*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62269*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*62278*/           0, /*End of Scope*/
/*62279*/         /*SwitchType*/ 26, MVT::v16i8,// ->62307
/*62281*/           OPC_Scope, 5, /*->62288*/ // 2 children in Scope
/*62283*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62285*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62288*/           /*Scope*/ 17, /*->62306*/
/*62289*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62291*/             OPC_EmitInteger, MVT::i32, 14, 
/*62294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62297*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*62306*/           0, /*End of Scope*/
/*62307*/         /*SwitchType*/ 26, MVT::v4f32,// ->62335
/*62309*/           OPC_Scope, 5, /*->62316*/ // 2 children in Scope
/*62311*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62313*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62316*/           /*Scope*/ 17, /*->62334*/
/*62317*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62319*/             OPC_EmitInteger, MVT::i32, 14, 
/*62322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62325*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*62334*/           0, /*End of Scope*/
/*62335*/         /*SwitchType*/ 26, MVT::v2f64,// ->62363
/*62337*/           OPC_Scope, 5, /*->62344*/ // 2 children in Scope
/*62339*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62341*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62344*/           /*Scope*/ 17, /*->62362*/
/*62345*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62347*/             OPC_EmitInteger, MVT::i32, 14, 
/*62350*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62353*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*62362*/           0, /*End of Scope*/
/*62363*/         0, // EndSwitchType
/*62364*/       /*Scope*/ 16|128,1/*144*/, /*->62510*/
/*62366*/         OPC_CheckChild0Type, MVT::v16i8,
/*62368*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62397
/*62371*/           OPC_Scope, 5, /*->62378*/ // 2 children in Scope
/*62373*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62375*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62378*/           /*Scope*/ 17, /*->62396*/
/*62379*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62381*/             OPC_EmitInteger, MVT::i32, 14, 
/*62384*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62387*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*62396*/           0, /*End of Scope*/
/*62397*/         /*SwitchType*/ 26, MVT::v4i32,// ->62425
/*62399*/           OPC_Scope, 5, /*->62406*/ // 2 children in Scope
/*62401*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62403*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62406*/           /*Scope*/ 17, /*->62424*/
/*62407*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62409*/             OPC_EmitInteger, MVT::i32, 14, 
/*62412*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62415*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*62424*/           0, /*End of Scope*/
/*62425*/         /*SwitchType*/ 26, MVT::v8i16,// ->62453
/*62427*/           OPC_Scope, 5, /*->62434*/ // 2 children in Scope
/*62429*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62431*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62434*/           /*Scope*/ 17, /*->62452*/
/*62435*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62437*/             OPC_EmitInteger, MVT::i32, 14, 
/*62440*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62443*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*62452*/           0, /*End of Scope*/
/*62453*/         /*SwitchType*/ 26, MVT::v4f32,// ->62481
/*62455*/           OPC_Scope, 5, /*->62462*/ // 2 children in Scope
/*62457*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62459*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62462*/           /*Scope*/ 17, /*->62480*/
/*62463*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62465*/             OPC_EmitInteger, MVT::i32, 14, 
/*62468*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62471*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*62480*/           0, /*End of Scope*/
/*62481*/         /*SwitchType*/ 26, MVT::v2f64,// ->62509
/*62483*/           OPC_Scope, 5, /*->62490*/ // 2 children in Scope
/*62485*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62487*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62490*/           /*Scope*/ 17, /*->62508*/
/*62491*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62493*/             OPC_EmitInteger, MVT::i32, 14, 
/*62496*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62499*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*62508*/           0, /*End of Scope*/
/*62509*/         0, // EndSwitchType
/*62510*/       /*Scope*/ 121, /*->62632*/
/*62511*/         OPC_CheckChild0Type, MVT::v2f64,
/*62513*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->62519
/*62516*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*62519*/         /*SwitchType*/ 26, MVT::v4i32,// ->62547
/*62521*/           OPC_Scope, 5, /*->62528*/ // 2 children in Scope
/*62523*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62525*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62528*/           /*Scope*/ 17, /*->62546*/
/*62529*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62531*/             OPC_EmitInteger, MVT::i32, 14, 
/*62534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62537*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*62546*/           0, /*End of Scope*/
/*62547*/         /*SwitchType*/ 26, MVT::v8i16,// ->62575
/*62549*/           OPC_Scope, 5, /*->62556*/ // 2 children in Scope
/*62551*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62553*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62556*/           /*Scope*/ 17, /*->62574*/
/*62557*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62559*/             OPC_EmitInteger, MVT::i32, 14, 
/*62562*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62565*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*62574*/           0, /*End of Scope*/
/*62575*/         /*SwitchType*/ 26, MVT::v16i8,// ->62603
/*62577*/           OPC_Scope, 5, /*->62584*/ // 2 children in Scope
/*62579*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62581*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62584*/           /*Scope*/ 17, /*->62602*/
/*62585*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62587*/             OPC_EmitInteger, MVT::i32, 14, 
/*62590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62593*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*62602*/           0, /*End of Scope*/
/*62603*/         /*SwitchType*/ 26, MVT::v4f32,// ->62631
/*62605*/           OPC_Scope, 5, /*->62612*/ // 2 children in Scope
/*62607*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62609*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62612*/           /*Scope*/ 17, /*->62630*/
/*62613*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62615*/             OPC_EmitInteger, MVT::i32, 14, 
/*62618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62621*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*62630*/           0, /*End of Scope*/
/*62631*/         0, // EndSwitchType
/*62632*/       /*Scope*/ 121, /*->62754*/
/*62633*/         OPC_CheckChild0Type, MVT::v4f32,
/*62635*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62664
/*62638*/           OPC_Scope, 5, /*->62645*/ // 2 children in Scope
/*62640*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62642*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62645*/           /*Scope*/ 17, /*->62663*/
/*62646*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62648*/             OPC_EmitInteger, MVT::i32, 14, 
/*62651*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62654*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*62663*/           0, /*End of Scope*/
/*62664*/         /*SwitchType*/ 3, MVT::v4i32,// ->62669
/*62666*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*62669*/         /*SwitchType*/ 26, MVT::v8i16,// ->62697
/*62671*/           OPC_Scope, 5, /*->62678*/ // 2 children in Scope
/*62673*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62675*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62678*/           /*Scope*/ 17, /*->62696*/
/*62679*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62681*/             OPC_EmitInteger, MVT::i32, 14, 
/*62684*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62687*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*62696*/           0, /*End of Scope*/
/*62697*/         /*SwitchType*/ 26, MVT::v16i8,// ->62725
/*62699*/           OPC_Scope, 5, /*->62706*/ // 2 children in Scope
/*62701*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62703*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62706*/           /*Scope*/ 17, /*->62724*/
/*62707*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62709*/             OPC_EmitInteger, MVT::i32, 14, 
/*62712*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62715*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*62724*/           0, /*End of Scope*/
/*62725*/         /*SwitchType*/ 26, MVT::v2f64,// ->62753
/*62727*/           OPC_Scope, 5, /*->62734*/ // 2 children in Scope
/*62729*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62731*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62734*/           /*Scope*/ 17, /*->62752*/
/*62735*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62737*/             OPC_EmitInteger, MVT::i32, 14, 
/*62740*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62743*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*62752*/           0, /*End of Scope*/
/*62753*/         0, // EndSwitchType
/*62754*/       /*Scope*/ 121, /*->62876*/
/*62755*/         OPC_CheckChild0Type, MVT::v2i64,
/*62757*/         OPC_SwitchType /*5 cases */, 26, MVT::v4i32,// ->62786
/*62760*/           OPC_Scope, 5, /*->62767*/ // 2 children in Scope
/*62762*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62764*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62767*/           /*Scope*/ 17, /*->62785*/
/*62768*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62770*/             OPC_EmitInteger, MVT::i32, 14, 
/*62773*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62776*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*62785*/           0, /*End of Scope*/
/*62786*/         /*SwitchType*/ 26, MVT::v8i16,// ->62814
/*62788*/           OPC_Scope, 5, /*->62795*/ // 2 children in Scope
/*62790*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62792*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62795*/           /*Scope*/ 17, /*->62813*/
/*62796*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62798*/             OPC_EmitInteger, MVT::i32, 14, 
/*62801*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62804*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*62813*/           0, /*End of Scope*/
/*62814*/         /*SwitchType*/ 26, MVT::v16i8,// ->62842
/*62816*/           OPC_Scope, 5, /*->62823*/ // 2 children in Scope
/*62818*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62820*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62823*/           /*Scope*/ 17, /*->62841*/
/*62824*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62826*/             OPC_EmitInteger, MVT::i32, 14, 
/*62829*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62832*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*62841*/           0, /*End of Scope*/
/*62842*/         /*SwitchType*/ 26, MVT::v4f32,// ->62870
/*62844*/           OPC_Scope, 5, /*->62851*/ // 2 children in Scope
/*62846*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62848*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62851*/           /*Scope*/ 17, /*->62869*/
/*62852*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62854*/             OPC_EmitInteger, MVT::i32, 14, 
/*62857*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62860*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*62869*/           0, /*End of Scope*/
/*62870*/         /*SwitchType*/ 3, MVT::v2f64,// ->62875
/*62872*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*62875*/         0, // EndSwitchType
/*62876*/       0, /*End of Scope*/
/*62877*/     0, /*End of Scope*/
/*62878*/   /*SwitchOpcode*/ 17, TARGET_VAL(ARMISD::FMSTAT),// ->62898
/*62881*/     OPC_CaptureGlueInput,
/*62882*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*62884*/     OPC_EmitInteger, MVT::i32, 14, 
/*62887*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62890*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*62898*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::FP_TO_FP16),// ->62964
/*62901*/     OPC_RecordChild0, // #0 = $a
/*62902*/     OPC_CheckType, MVT::i32,
/*62904*/     OPC_Scope, 28, /*->62934*/ // 2 children in Scope
/*62906*/       OPC_CheckChild0Type, MVT::f32,
/*62908*/       OPC_EmitInteger, MVT::i32, 14, 
/*62911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62914*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBSH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62923*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62926*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*62934*/     /*Scope*/ 28, /*->62963*/
/*62935*/       OPC_CheckChild0Type, MVT::f64,
/*62937*/       OPC_EmitInteger, MVT::i32, 14, 
/*62940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62943*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBDH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62952*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62955*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*62963*/     0, /*End of Scope*/
/*62964*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->62975
/*62967*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*62968*/     OPC_EmitMergeInputChains1_0,
/*62969*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*62975*/   /*SwitchOpcode*/ 10, TARGET_VAL(ARMISD::WIN__DBZCHK),// ->62988
/*62978*/     OPC_RecordNode, // #0 = 'win__dbzchk' chained node
/*62979*/     OPC_RecordChild1, // #1 = $divisor
/*62980*/     OPC_EmitMergeInputChains1_0,
/*62981*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__DBZCHK), 0|OPFL_Chain|OPFL_GlueOutput,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (win__dbzchk tGPR:i32:$divisor) - Complexity = 3
              // Dst: (WIN__DBZCHK:i32 tGPR:i32:$divisor)
/*62988*/   /*SwitchOpcode*/ 71, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->63062
/*62991*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*62992*/     OPC_RecordChild1, // #1 = $src
/*62993*/     OPC_CheckChild1Type, MVT::i32,
/*62995*/     OPC_RecordChild2, // #2 = $val
/*62996*/     OPC_CheckChild2Type, MVT::i32,
/*62998*/     OPC_CheckType, MVT::i32,
/*63000*/     OPC_Scope, 11, /*->63013*/ // 5 children in Scope
/*63002*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP2()) && (!Subtarget->isThumb())
/*63004*/       OPC_EmitMergeInputChains1_0,
/*63005*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*63013*/     /*Scope*/ 11, /*->63025*/
/*63014*/       OPC_CheckPatternPredicate, 73, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*63016*/       OPC_EmitMergeInputChains1_0,
/*63017*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*63025*/     /*Scope*/ 11, /*->63037*/
/*63026*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63028*/       OPC_EmitMergeInputChains1_0,
/*63029*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63037*/     /*Scope*/ 11, /*->63049*/
/*63038*/       OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP2()) && (Subtarget->isThumb2())
/*63040*/       OPC_EmitMergeInputChains1_0,
/*63041*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63049*/     /*Scope*/ 11, /*->63061*/
/*63050*/       OPC_CheckPatternPredicate, 75, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*63052*/       OPC_EmitMergeInputChains1_0,
/*63053*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63061*/     0, /*End of Scope*/
/*63062*/   /*SwitchOpcode*/ 7, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->63072
/*63065*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*63066*/     OPC_EmitMergeInputChains1_0,
/*63067*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*63072*/   /*SwitchOpcode*/ 29|128,3/*413*/, TARGET_VAL(ISD::SINT_TO_FP),// ->63489
/*63076*/     OPC_Scope, 62|128,1/*190*/, /*->63269*/ // 2 children in Scope
/*63079*/       OPC_MoveChild0,
/*63080*/       OPC_SwitchOpcode /*2 cases */, 94, TARGET_VAL(ISD::LOAD),// ->63178
/*63084*/         OPC_RecordMemRef,
/*63085*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63086*/         OPC_RecordChild1, // #1 = $a
/*63087*/         OPC_CheckChild1Type, MVT::i32,
/*63089*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*63091*/         OPC_CheckPredicate, 52, // Predicate_load
/*63093*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*63095*/         OPC_CheckType, MVT::i32,
/*63097*/         OPC_MoveParent,
/*63098*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->63138
/*63101*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63103*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63106*/           OPC_EmitMergeInputChains1_0,
/*63107*/           OPC_EmitInteger, MVT::i32, 14, 
/*63110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63113*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63123*/           OPC_EmitInteger, MVT::i32, 14, 
/*63126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63129*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63138*/         /*SwitchType*/ 37, MVT::f32,// ->63177
/*63140*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63142*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63145*/           OPC_EmitMergeInputChains1_0,
/*63146*/           OPC_EmitInteger, MVT::i32, 14, 
/*63149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63152*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63162*/           OPC_EmitInteger, MVT::i32, 14, 
/*63165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63168*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63177*/         0, // EndSwitchType
/*63178*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63268
/*63181*/         OPC_RecordChild0, // #0 = $src
/*63182*/         OPC_Scope, 41, /*->63225*/ // 2 children in Scope
/*63184*/           OPC_CheckChild0Type, MVT::v2i32,
/*63186*/           OPC_RecordChild1, // #1 = $lane
/*63187*/           OPC_MoveChild1,
/*63188*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63191*/           OPC_MoveParent,
/*63192*/           OPC_MoveParent,
/*63193*/           OPC_CheckType, MVT::f64,
/*63195*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63197*/           OPC_EmitConvertToTarget, 1,
/*63199*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63202*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63210*/           OPC_EmitInteger, MVT::i32, 14, 
/*63213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63216*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63225*/         /*Scope*/ 41, /*->63267*/
/*63226*/           OPC_CheckChild0Type, MVT::v4i32,
/*63228*/           OPC_RecordChild1, // #1 = $lane
/*63229*/           OPC_MoveChild1,
/*63230*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63233*/           OPC_MoveParent,
/*63234*/           OPC_MoveParent,
/*63235*/           OPC_CheckType, MVT::f64,
/*63237*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63239*/           OPC_EmitConvertToTarget, 1,
/*63241*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63244*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63252*/           OPC_EmitInteger, MVT::i32, 14, 
/*63255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63258*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63267*/         0, /*End of Scope*/
/*63268*/       0, // EndSwitchOpcode
/*63269*/     /*Scope*/ 89|128,1/*217*/, /*->63488*/
/*63271*/       OPC_RecordChild0, // #0 = $a
/*63272*/       OPC_Scope, 125, /*->63399*/ // 5 children in Scope
/*63274*/         OPC_CheckChild0Type, MVT::i32,
/*63276*/         OPC_SwitchType /*2 cases */, 28, MVT::f64,// ->63307
/*63279*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63281*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63284*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63292*/           OPC_EmitInteger, MVT::i32, 14, 
/*63295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63298*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63307*/         /*SwitchType*/ 89, MVT::f32,// ->63398
/*63309*/           OPC_Scope, 28, /*->63339*/ // 2 children in Scope
/*63311*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63313*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63316*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63324*/             OPC_EmitInteger, MVT::i32, 14, 
/*63327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63330*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0,
                          MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63339*/           /*Scope*/ 57, /*->63397*/
/*63340*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63342*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63348*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63351*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63359*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63362*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63371*/             OPC_EmitInteger, MVT::i32, 14, 
/*63374*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63377*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTs2fd), 0,
                          MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63386*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63389*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63397*/           0, /*End of Scope*/
/*63398*/         0, // EndSwitchType
/*63399*/       /*Scope*/ 21, /*->63421*/
/*63400*/         OPC_CheckChild0Type, MVT::v2i32,
/*63402*/         OPC_CheckType, MVT::v2f32,
/*63404*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63406*/         OPC_EmitInteger, MVT::i32, 14, 
/*63409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63412*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*63421*/       /*Scope*/ 21, /*->63443*/
/*63422*/         OPC_CheckChild0Type, MVT::v4i32,
/*63424*/         OPC_CheckType, MVT::v4f32,
/*63426*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63428*/         OPC_EmitInteger, MVT::i32, 14, 
/*63431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63434*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*63443*/       /*Scope*/ 21, /*->63465*/
/*63444*/         OPC_CheckChild0Type, MVT::v4i16,
/*63446*/         OPC_CheckType, MVT::v4f16,
/*63448*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63450*/         OPC_EmitInteger, MVT::i32, 14, 
/*63453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hd:v4f16 DPR:v4i16:$Vm)
/*63465*/       /*Scope*/ 21, /*->63487*/
/*63466*/         OPC_CheckChild0Type, MVT::v8i16,
/*63468*/         OPC_CheckType, MVT::v8f16,
/*63470*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63472*/         OPC_EmitInteger, MVT::i32, 14, 
/*63475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63478*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hq:v8f16 QPR:v8i16:$Vm)
/*63487*/       0, /*End of Scope*/
/*63488*/     0, /*End of Scope*/
/*63489*/   /*SwitchOpcode*/ 29|128,3/*413*/, TARGET_VAL(ISD::UINT_TO_FP),// ->63906
/*63493*/     OPC_Scope, 62|128,1/*190*/, /*->63686*/ // 2 children in Scope
/*63496*/       OPC_MoveChild0,
/*63497*/       OPC_SwitchOpcode /*2 cases */, 94, TARGET_VAL(ISD::LOAD),// ->63595
/*63501*/         OPC_RecordMemRef,
/*63502*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63503*/         OPC_RecordChild1, // #1 = $a
/*63504*/         OPC_CheckChild1Type, MVT::i32,
/*63506*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*63508*/         OPC_CheckPredicate, 52, // Predicate_load
/*63510*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*63512*/         OPC_CheckType, MVT::i32,
/*63514*/         OPC_MoveParent,
/*63515*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->63555
/*63518*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63520*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63523*/           OPC_EmitMergeInputChains1_0,
/*63524*/           OPC_EmitInteger, MVT::i32, 14, 
/*63527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63530*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63540*/           OPC_EmitInteger, MVT::i32, 14, 
/*63543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63546*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63555*/         /*SwitchType*/ 37, MVT::f32,// ->63594
/*63557*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63559*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63562*/           OPC_EmitMergeInputChains1_0,
/*63563*/           OPC_EmitInteger, MVT::i32, 14, 
/*63566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63569*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63579*/           OPC_EmitInteger, MVT::i32, 14, 
/*63582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63585*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63594*/         0, // EndSwitchType
/*63595*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63685
/*63598*/         OPC_RecordChild0, // #0 = $src
/*63599*/         OPC_Scope, 41, /*->63642*/ // 2 children in Scope
/*63601*/           OPC_CheckChild0Type, MVT::v2i32,
/*63603*/           OPC_RecordChild1, // #1 = $lane
/*63604*/           OPC_MoveChild1,
/*63605*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63608*/           OPC_MoveParent,
/*63609*/           OPC_MoveParent,
/*63610*/           OPC_CheckType, MVT::f64,
/*63612*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63614*/           OPC_EmitConvertToTarget, 1,
/*63616*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63619*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63627*/           OPC_EmitInteger, MVT::i32, 14, 
/*63630*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63633*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63642*/         /*Scope*/ 41, /*->63684*/
/*63643*/           OPC_CheckChild0Type, MVT::v4i32,
/*63645*/           OPC_RecordChild1, // #1 = $lane
/*63646*/           OPC_MoveChild1,
/*63647*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63650*/           OPC_MoveParent,
/*63651*/           OPC_MoveParent,
/*63652*/           OPC_CheckType, MVT::f64,
/*63654*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63656*/           OPC_EmitConvertToTarget, 1,
/*63658*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63661*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63669*/           OPC_EmitInteger, MVT::i32, 14, 
/*63672*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63675*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63684*/         0, /*End of Scope*/
/*63685*/       0, // EndSwitchOpcode
/*63686*/     /*Scope*/ 89|128,1/*217*/, /*->63905*/
/*63688*/       OPC_RecordChild0, // #0 = $a
/*63689*/       OPC_Scope, 125, /*->63816*/ // 5 children in Scope
/*63691*/         OPC_CheckChild0Type, MVT::i32,
/*63693*/         OPC_SwitchType /*2 cases */, 28, MVT::f64,// ->63724
/*63696*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63698*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63701*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63709*/           OPC_EmitInteger, MVT::i32, 14, 
/*63712*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63715*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63724*/         /*SwitchType*/ 89, MVT::f32,// ->63815
/*63726*/           OPC_Scope, 28, /*->63756*/ // 2 children in Scope
/*63728*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63730*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63733*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63741*/             OPC_EmitInteger, MVT::i32, 14, 
/*63744*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63747*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0,
                          MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63756*/           /*Scope*/ 57, /*->63814*/
/*63757*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63759*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63765*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63768*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63776*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63779*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63788*/             OPC_EmitInteger, MVT::i32, 14, 
/*63791*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63794*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTu2fd), 0,
                          MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63803*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63806*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63814*/           0, /*End of Scope*/
/*63815*/         0, // EndSwitchType
/*63816*/       /*Scope*/ 21, /*->63838*/
/*63817*/         OPC_CheckChild0Type, MVT::v2i32,
/*63819*/         OPC_CheckType, MVT::v2f32,
/*63821*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63823*/         OPC_EmitInteger, MVT::i32, 14, 
/*63826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63829*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*63838*/       /*Scope*/ 21, /*->63860*/
/*63839*/         OPC_CheckChild0Type, MVT::v4i32,
/*63841*/         OPC_CheckType, MVT::v4f32,
/*63843*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63845*/         OPC_EmitInteger, MVT::i32, 14, 
/*63848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63851*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*63860*/       /*Scope*/ 21, /*->63882*/
/*63861*/         OPC_CheckChild0Type, MVT::v4i16,
/*63863*/         OPC_CheckType, MVT::v4f16,
/*63865*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63867*/         OPC_EmitInteger, MVT::i32, 14, 
/*63870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63873*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hd:v4f16 DPR:v4i16:$Vm)
/*63882*/       /*Scope*/ 21, /*->63904*/
/*63883*/         OPC_CheckChild0Type, MVT::v8i16,
/*63885*/         OPC_CheckType, MVT::v8f16,
/*63887*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63889*/         OPC_EmitInteger, MVT::i32, 14, 
/*63892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63895*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hq:v8f16 QPR:v8i16:$Vm)
/*63904*/       0, /*End of Scope*/
/*63905*/     0, /*End of Scope*/
/*63906*/   /*SwitchOpcode*/ 44|128,20/*2604*/, TARGET_VAL(ISD::FADD),// ->66514
/*63910*/     OPC_Scope, 107, /*->64019*/ // 22 children in Scope
/*63912*/       OPC_MoveChild0,
/*63913*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63916*/       OPC_MoveChild0,
/*63917*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63920*/       OPC_RecordChild0, // #0 = $Dn
/*63921*/       OPC_RecordChild1, // #1 = $Dm
/*63922*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63924*/       OPC_MoveParent,
/*63925*/       OPC_MoveParent,
/*63926*/       OPC_RecordChild1, // #2 = $Ddin
/*63927*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63929*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->63974
/*63932*/         OPC_Scope, 19, /*->63953*/ // 2 children in Scope
/*63934*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63936*/           OPC_EmitInteger, MVT::i32, 14, 
/*63939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63942*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63953*/         /*Scope*/ 19, /*->63973*/
/*63954*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63956*/           OPC_EmitInteger, MVT::i32, 14, 
/*63959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63962*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63973*/         0, /*End of Scope*/
/*63974*/       /*SwitchType*/ 42, MVT::f32,// ->64018
/*63976*/         OPC_Scope, 19, /*->63997*/ // 2 children in Scope
/*63978*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63980*/           OPC_EmitInteger, MVT::i32, 14, 
/*63983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63986*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63997*/         /*Scope*/ 19, /*->64017*/
/*63998*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64000*/           OPC_EmitInteger, MVT::i32, 14, 
/*64003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64006*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64017*/         0, /*End of Scope*/
/*64018*/       0, // EndSwitchType
/*64019*/     /*Scope*/ 107, /*->64127*/
/*64020*/       OPC_RecordChild0, // #0 = $Ddin
/*64021*/       OPC_MoveChild1,
/*64022*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64025*/       OPC_MoveChild0,
/*64026*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64029*/       OPC_RecordChild0, // #1 = $Dn
/*64030*/       OPC_RecordChild1, // #2 = $Dm
/*64031*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64033*/       OPC_MoveParent,
/*64034*/       OPC_MoveParent,
/*64035*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64037*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->64082
/*64040*/         OPC_Scope, 19, /*->64061*/ // 2 children in Scope
/*64042*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64044*/           OPC_EmitInteger, MVT::i32, 14, 
/*64047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64050*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64061*/         /*Scope*/ 19, /*->64081*/
/*64062*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64064*/           OPC_EmitInteger, MVT::i32, 14, 
/*64067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64070*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64081*/         0, /*End of Scope*/
/*64082*/       /*SwitchType*/ 42, MVT::f32,// ->64126
/*64084*/         OPC_Scope, 19, /*->64105*/ // 2 children in Scope
/*64086*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64088*/           OPC_EmitInteger, MVT::i32, 14, 
/*64091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64094*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64105*/         /*Scope*/ 19, /*->64125*/
/*64106*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64108*/           OPC_EmitInteger, MVT::i32, 14, 
/*64111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64114*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64125*/         0, /*End of Scope*/
/*64126*/       0, // EndSwitchType
/*64127*/     /*Scope*/ 56, /*->64184*/
/*64128*/       OPC_MoveChild0,
/*64129*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64132*/       OPC_RecordChild0, // #0 = $Dn
/*64133*/       OPC_RecordChild1, // #1 = $Dm
/*64134*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64136*/       OPC_MoveParent,
/*64137*/       OPC_RecordChild1, // #2 = $Ddin
/*64138*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64140*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64162
/*64143*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64145*/         OPC_EmitInteger, MVT::i32, 14, 
/*64148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64151*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64162*/       /*SwitchType*/ 19, MVT::f32,// ->64183
/*64164*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64166*/         OPC_EmitInteger, MVT::i32, 14, 
/*64169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64172*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64183*/       0, // EndSwitchType
/*64184*/     /*Scope*/ 56, /*->64241*/
/*64185*/       OPC_RecordChild0, // #0 = $dstin
/*64186*/       OPC_MoveChild1,
/*64187*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64190*/       OPC_RecordChild0, // #1 = $a
/*64191*/       OPC_RecordChild1, // #2 = $b
/*64192*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64194*/       OPC_MoveParent,
/*64195*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64197*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64219
/*64200*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64202*/         OPC_EmitInteger, MVT::i32, 14, 
/*64205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64208*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64219*/       /*SwitchType*/ 19, MVT::f32,// ->64240
/*64221*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64223*/         OPC_EmitInteger, MVT::i32, 14, 
/*64226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64229*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64240*/       0, // EndSwitchType
/*64241*/     /*Scope*/ 56, /*->64298*/
/*64242*/       OPC_MoveChild0,
/*64243*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64246*/       OPC_RecordChild0, // #0 = $Dn
/*64247*/       OPC_RecordChild1, // #1 = $Dm
/*64248*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64250*/       OPC_MoveParent,
/*64251*/       OPC_RecordChild1, // #2 = $Ddin
/*64252*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64254*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64276
/*64257*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64259*/         OPC_EmitInteger, MVT::i32, 14, 
/*64262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64265*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64276*/       /*SwitchType*/ 19, MVT::f32,// ->64297
/*64278*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64280*/         OPC_EmitInteger, MVT::i32, 14, 
/*64283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64286*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64297*/       0, // EndSwitchType
/*64298*/     /*Scope*/ 70|128,2/*326*/, /*->64626*/
/*64300*/       OPC_RecordChild0, // #0 = $dstin
/*64301*/       OPC_MoveChild1,
/*64302*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64305*/       OPC_RecordChild0, // #1 = $a
/*64306*/       OPC_RecordChild1, // #2 = $b
/*64307*/       OPC_Scope, 49, /*->64358*/ // 2 children in Scope
/*64309*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64311*/         OPC_MoveParent,
/*64312*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64314*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64336
/*64317*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64319*/           OPC_EmitInteger, MVT::i32, 14, 
/*64322*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64325*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64336*/         /*SwitchType*/ 19, MVT::f32,// ->64357
/*64338*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64340*/           OPC_EmitInteger, MVT::i32, 14, 
/*64343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64346*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64357*/         0, // EndSwitchType
/*64358*/       /*Scope*/ 9|128,2/*265*/, /*->64625*/
/*64360*/         OPC_MoveParent,
/*64361*/         OPC_CheckType, MVT::f32,
/*64363*/         OPC_Scope, 0|128,1/*128*/, /*->64494*/ // 2 children in Scope
/*64366*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64368*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64374*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64377*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64385*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64388*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64397*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64403*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64406*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64414*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64417*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64426*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64432*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64435*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64443*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64446*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64455*/           OPC_EmitInteger, MVT::i32, 14, 
/*64458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64461*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64472*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64475*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64483*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64486*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64494*/         /*Scope*/ 0|128,1/*128*/, /*->64624*/
/*64496*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64498*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64504*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64507*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64515*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64518*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64527*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64533*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64536*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64544*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64547*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64556*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64562*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64565*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64573*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64576*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64585*/           OPC_EmitInteger, MVT::i32, 14, 
/*64588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64591*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64602*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64605*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64613*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64616*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64624*/         0, /*End of Scope*/
/*64625*/       0, /*End of Scope*/
/*64626*/     /*Scope*/ 16|128,2/*272*/, /*->64900*/
/*64628*/       OPC_MoveChild0,
/*64629*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64632*/       OPC_RecordChild0, // #0 = $a
/*64633*/       OPC_RecordChild1, // #1 = $b
/*64634*/       OPC_MoveParent,
/*64635*/       OPC_RecordChild1, // #2 = $acc
/*64636*/       OPC_CheckType, MVT::f32,
/*64638*/       OPC_Scope, 0|128,1/*128*/, /*->64769*/ // 2 children in Scope
/*64641*/         OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64643*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64649*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64652*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64660*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64663*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64672*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64678*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64681*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64689*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64692*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64701*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64707*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64710*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64718*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64721*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64730*/         OPC_EmitInteger, MVT::i32, 14, 
/*64733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64736*/         OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64747*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64750*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64758*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64761*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64769*/       /*Scope*/ 0|128,1/*128*/, /*->64899*/
/*64771*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64773*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64779*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64782*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64790*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64793*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64802*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64808*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64811*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64819*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64822*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64831*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64837*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64840*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64848*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64851*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64860*/         OPC_EmitInteger, MVT::i32, 14, 
/*64863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64866*/         OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64877*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64880*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64888*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64891*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64899*/       0, /*End of Scope*/
/*64900*/     /*Scope*/ 17|128,2/*273*/, /*->65175*/
/*64902*/       OPC_RecordChild0, // #0 = $Dn
/*64903*/       OPC_Scope, 17|128,1/*145*/, /*->65051*/ // 2 children in Scope
/*64906*/         OPC_RecordChild1, // #1 = $Dm
/*64907*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->64928
/*64910*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*64912*/           OPC_EmitInteger, MVT::i32, 14, 
/*64915*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64918*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64928*/         /*SwitchType*/ 120, MVT::f32,// ->65050
/*64930*/           OPC_Scope, 18, /*->64950*/ // 2 children in Scope
/*64932*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*64934*/             OPC_EmitInteger, MVT::i32, 14, 
/*64937*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64940*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64950*/           /*Scope*/ 98, /*->65049*/
/*64951*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64953*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64959*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64962*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64970*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64973*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64982*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64988*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64991*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64999*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65002*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*65011*/             OPC_EmitInteger, MVT::i32, 14, 
/*65014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65017*/             OPC_EmitNode1, TARGET_VAL(ARM::VADDfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*65027*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65030*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*65038*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65041*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65049*/           0, /*End of Scope*/
/*65050*/         0, // EndSwitchType
/*65051*/       /*Scope*/ 122, /*->65174*/
/*65052*/         OPC_MoveChild1,
/*65053*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65056*/         OPC_Scope, 70, /*->65128*/ // 2 children in Scope
/*65058*/           OPC_RecordChild0, // #1 = $Vn
/*65059*/           OPC_MoveChild1,
/*65060*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65063*/           OPC_RecordChild0, // #2 = $Vm
/*65064*/           OPC_CheckChild0Type, MVT::v2f32,
/*65066*/           OPC_RecordChild1, // #3 = $lane
/*65067*/           OPC_MoveChild1,
/*65068*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65071*/           OPC_MoveParent,
/*65072*/           OPC_MoveParent,
/*65073*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65075*/           OPC_MoveParent,
/*65076*/           OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65078*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->65103
/*65081*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65083*/             OPC_EmitConvertToTarget, 3,
/*65085*/             OPC_EmitInteger, MVT::i32, 14, 
/*65088*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65091*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65103*/           /*SwitchType*/ 22, MVT::v4f32,// ->65127
/*65105*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65107*/             OPC_EmitConvertToTarget, 3,
/*65109*/             OPC_EmitInteger, MVT::i32, 14, 
/*65112*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65115*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65127*/           0, // EndSwitchType
/*65128*/         /*Scope*/ 44, /*->65173*/
/*65129*/           OPC_MoveChild0,
/*65130*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65133*/           OPC_RecordChild0, // #1 = $Vm
/*65134*/           OPC_CheckChild0Type, MVT::v2f32,
/*65136*/           OPC_RecordChild1, // #2 = $lane
/*65137*/           OPC_MoveChild1,
/*65138*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65141*/           OPC_MoveParent,
/*65142*/           OPC_MoveParent,
/*65143*/           OPC_RecordChild1, // #3 = $Vn
/*65144*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65146*/           OPC_MoveParent,
/*65147*/           OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65149*/           OPC_CheckType, MVT::v2f32,
/*65151*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65153*/           OPC_EmitConvertToTarget, 2,
/*65155*/           OPC_EmitInteger, MVT::i32, 14, 
/*65158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65161*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                        MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65173*/         0, /*End of Scope*/
/*65174*/       0, /*End of Scope*/
/*65175*/     /*Scope*/ 98, /*->65274*/
/*65176*/       OPC_MoveChild0,
/*65177*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65180*/       OPC_Scope, 45, /*->65227*/ // 2 children in Scope
/*65182*/         OPC_RecordChild0, // #0 = $Vn
/*65183*/         OPC_MoveChild1,
/*65184*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65187*/         OPC_RecordChild0, // #1 = $Vm
/*65188*/         OPC_CheckChild0Type, MVT::v2f32,
/*65190*/         OPC_RecordChild1, // #2 = $lane
/*65191*/         OPC_MoveChild1,
/*65192*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65195*/         OPC_MoveParent,
/*65196*/         OPC_MoveParent,
/*65197*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65199*/         OPC_MoveParent,
/*65200*/         OPC_RecordChild1, // #3 = $src1
/*65201*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65203*/         OPC_CheckType, MVT::v2f32,
/*65205*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65207*/         OPC_EmitConvertToTarget, 2,
/*65209*/         OPC_EmitInteger, MVT::i32, 14, 
/*65212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65215*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65227*/       /*Scope*/ 45, /*->65273*/
/*65228*/         OPC_MoveChild0,
/*65229*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65232*/         OPC_RecordChild0, // #0 = $Vm
/*65233*/         OPC_CheckChild0Type, MVT::v2f32,
/*65235*/         OPC_RecordChild1, // #1 = $lane
/*65236*/         OPC_MoveChild1,
/*65237*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65240*/         OPC_MoveParent,
/*65241*/         OPC_MoveParent,
/*65242*/         OPC_RecordChild1, // #2 = $Vn
/*65243*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65245*/         OPC_MoveParent,
/*65246*/         OPC_RecordChild1, // #3 = $src1
/*65247*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65249*/         OPC_CheckType, MVT::v2f32,
/*65251*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65253*/         OPC_EmitConvertToTarget, 1,
/*65255*/         OPC_EmitInteger, MVT::i32, 14, 
/*65258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65261*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65273*/       0, /*End of Scope*/
/*65274*/     /*Scope*/ 49, /*->65324*/
/*65275*/       OPC_RecordChild0, // #0 = $src1
/*65276*/       OPC_MoveChild1,
/*65277*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65280*/       OPC_MoveChild0,
/*65281*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65284*/       OPC_RecordChild0, // #1 = $Vm
/*65285*/       OPC_CheckChild0Type, MVT::v2f32,
/*65287*/       OPC_RecordChild1, // #2 = $lane
/*65288*/       OPC_MoveChild1,
/*65289*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65292*/       OPC_MoveParent,
/*65293*/       OPC_MoveParent,
/*65294*/       OPC_RecordChild1, // #3 = $Vn
/*65295*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65297*/       OPC_MoveParent,
/*65298*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65300*/       OPC_CheckType, MVT::v4f32,
/*65302*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65304*/       OPC_EmitConvertToTarget, 2,
/*65306*/       OPC_EmitInteger, MVT::i32, 14, 
/*65309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65312*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                    MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65324*/     /*Scope*/ 98, /*->65423*/
/*65325*/       OPC_MoveChild0,
/*65326*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65329*/       OPC_Scope, 45, /*->65376*/ // 2 children in Scope
/*65331*/         OPC_RecordChild0, // #0 = $Vn
/*65332*/         OPC_MoveChild1,
/*65333*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65336*/         OPC_RecordChild0, // #1 = $Vm
/*65337*/         OPC_CheckChild0Type, MVT::v2f32,
/*65339*/         OPC_RecordChild1, // #2 = $lane
/*65340*/         OPC_MoveChild1,
/*65341*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65344*/         OPC_MoveParent,
/*65345*/         OPC_MoveParent,
/*65346*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65348*/         OPC_MoveParent,
/*65349*/         OPC_RecordChild1, // #3 = $src1
/*65350*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65352*/         OPC_CheckType, MVT::v4f32,
/*65354*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65356*/         OPC_EmitConvertToTarget, 2,
/*65358*/         OPC_EmitInteger, MVT::i32, 14, 
/*65361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65376*/       /*Scope*/ 45, /*->65422*/
/*65377*/         OPC_MoveChild0,
/*65378*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65381*/         OPC_RecordChild0, // #0 = $Vm
/*65382*/         OPC_CheckChild0Type, MVT::v2f32,
/*65384*/         OPC_RecordChild1, // #1 = $lane
/*65385*/         OPC_MoveChild1,
/*65386*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65389*/         OPC_MoveParent,
/*65390*/         OPC_MoveParent,
/*65391*/         OPC_RecordChild1, // #2 = $Vn
/*65392*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65394*/         OPC_MoveParent,
/*65395*/         OPC_RecordChild1, // #3 = $src1
/*65396*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65398*/         OPC_CheckType, MVT::v4f32,
/*65400*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65402*/         OPC_EmitConvertToTarget, 1,
/*65404*/         OPC_EmitInteger, MVT::i32, 14, 
/*65407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65410*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65422*/       0, /*End of Scope*/
/*65423*/     /*Scope*/ 1|128,1/*129*/, /*->65554*/
/*65425*/       OPC_RecordChild0, // #0 = $src1
/*65426*/       OPC_MoveChild1,
/*65427*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65430*/       OPC_Scope, 60, /*->65492*/ // 2 children in Scope
/*65432*/         OPC_RecordChild0, // #1 = $src2
/*65433*/         OPC_MoveChild1,
/*65434*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65437*/         OPC_RecordChild0, // #2 = $src3
/*65438*/         OPC_CheckChild0Type, MVT::v4f32,
/*65440*/         OPC_RecordChild1, // #3 = $lane
/*65441*/         OPC_MoveChild1,
/*65442*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65445*/         OPC_MoveParent,
/*65446*/         OPC_MoveParent,
/*65447*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65449*/         OPC_MoveParent,
/*65450*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65452*/         OPC_CheckType, MVT::v4f32,
/*65454*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65456*/         OPC_EmitConvertToTarget, 3,
/*65458*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65461*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*65469*/         OPC_EmitConvertToTarget, 3,
/*65471*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65474*/         OPC_EmitInteger, MVT::i32, 14, 
/*65477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65480*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65492*/       /*Scope*/ 60, /*->65553*/
/*65493*/         OPC_MoveChild0,
/*65494*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65497*/         OPC_RecordChild0, // #1 = $src3
/*65498*/         OPC_CheckChild0Type, MVT::v4f32,
/*65500*/         OPC_RecordChild1, // #2 = $lane
/*65501*/         OPC_MoveChild1,
/*65502*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65505*/         OPC_MoveParent,
/*65506*/         OPC_MoveParent,
/*65507*/         OPC_RecordChild1, // #3 = $src2
/*65508*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65510*/         OPC_MoveParent,
/*65511*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65513*/         OPC_CheckType, MVT::v4f32,
/*65515*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65517*/         OPC_EmitConvertToTarget, 2,
/*65519*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65522*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65530*/         OPC_EmitConvertToTarget, 2,
/*65532*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65535*/         OPC_EmitInteger, MVT::i32, 14, 
/*65538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65541*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65553*/       0, /*End of Scope*/
/*65554*/     /*Scope*/ 2|128,1/*130*/, /*->65686*/
/*65556*/       OPC_MoveChild0,
/*65557*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65560*/       OPC_Scope, 61, /*->65623*/ // 2 children in Scope
/*65562*/         OPC_RecordChild0, // #0 = $src2
/*65563*/         OPC_MoveChild1,
/*65564*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65567*/         OPC_RecordChild0, // #1 = $src3
/*65568*/         OPC_CheckChild0Type, MVT::v4f32,
/*65570*/         OPC_RecordChild1, // #2 = $lane
/*65571*/         OPC_MoveChild1,
/*65572*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65575*/         OPC_MoveParent,
/*65576*/         OPC_MoveParent,
/*65577*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65579*/         OPC_MoveParent,
/*65580*/         OPC_RecordChild1, // #3 = $src1
/*65581*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65583*/         OPC_CheckType, MVT::v4f32,
/*65585*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65587*/         OPC_EmitConvertToTarget, 2,
/*65589*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65592*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65600*/         OPC_EmitConvertToTarget, 2,
/*65602*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65605*/         OPC_EmitInteger, MVT::i32, 14, 
/*65608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65611*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65623*/       /*Scope*/ 61, /*->65685*/
/*65624*/         OPC_MoveChild0,
/*65625*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65628*/         OPC_RecordChild0, // #0 = $src3
/*65629*/         OPC_CheckChild0Type, MVT::v4f32,
/*65631*/         OPC_RecordChild1, // #1 = $lane
/*65632*/         OPC_MoveChild1,
/*65633*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65636*/         OPC_MoveParent,
/*65637*/         OPC_MoveParent,
/*65638*/         OPC_RecordChild1, // #2 = $src2
/*65639*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65641*/         OPC_MoveParent,
/*65642*/         OPC_RecordChild1, // #3 = $src1
/*65643*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65645*/         OPC_CheckType, MVT::v4f32,
/*65647*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65649*/         OPC_EmitConvertToTarget, 1,
/*65651*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65654*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*65662*/         OPC_EmitConvertToTarget, 1,
/*65664*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65667*/         OPC_EmitInteger, MVT::i32, 14, 
/*65670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65673*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65685*/       0, /*End of Scope*/
/*65686*/     /*Scope*/ 115, /*->65802*/
/*65687*/       OPC_RecordChild0, // #0 = $src1
/*65688*/       OPC_MoveChild1,
/*65689*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65692*/       OPC_Scope, 66, /*->65760*/ // 2 children in Scope
/*65694*/         OPC_RecordChild0, // #1 = $Vn
/*65695*/         OPC_MoveChild1,
/*65696*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65699*/         OPC_RecordChild0, // #2 = $Vm
/*65700*/         OPC_CheckChild0Type, MVT::v4f16,
/*65702*/         OPC_RecordChild1, // #3 = $lane
/*65703*/         OPC_MoveChild1,
/*65704*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65707*/         OPC_MoveParent,
/*65708*/         OPC_MoveParent,
/*65709*/         OPC_MoveParent,
/*65710*/         OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->65735
/*65713*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65715*/           OPC_EmitConvertToTarget, 3,
/*65717*/           OPC_EmitInteger, MVT::i32, 14, 
/*65720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65723*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                        MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65735*/         /*SwitchType*/ 22, MVT::v8f16,// ->65759
/*65737*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65739*/           OPC_EmitConvertToTarget, 3,
/*65741*/           OPC_EmitInteger, MVT::i32, 14, 
/*65744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65747*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                        MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65759*/         0, // EndSwitchType
/*65760*/       /*Scope*/ 40, /*->65801*/
/*65761*/         OPC_MoveChild0,
/*65762*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65765*/         OPC_RecordChild0, // #1 = $Vm
/*65766*/         OPC_CheckChild0Type, MVT::v4f16,
/*65768*/         OPC_RecordChild1, // #2 = $lane
/*65769*/         OPC_MoveChild1,
/*65770*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65773*/         OPC_MoveParent,
/*65774*/         OPC_MoveParent,
/*65775*/         OPC_RecordChild1, // #3 = $Vn
/*65776*/         OPC_MoveParent,
/*65777*/         OPC_CheckType, MVT::v4f16,
/*65779*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65781*/         OPC_EmitConvertToTarget, 2,
/*65783*/         OPC_EmitInteger, MVT::i32, 14, 
/*65786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65789*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65801*/       0, /*End of Scope*/
/*65802*/     /*Scope*/ 90, /*->65893*/
/*65803*/       OPC_MoveChild0,
/*65804*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65807*/       OPC_Scope, 41, /*->65850*/ // 2 children in Scope
/*65809*/         OPC_RecordChild0, // #0 = $Vn
/*65810*/         OPC_MoveChild1,
/*65811*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65814*/         OPC_RecordChild0, // #1 = $Vm
/*65815*/         OPC_CheckChild0Type, MVT::v4f16,
/*65817*/         OPC_RecordChild1, // #2 = $lane
/*65818*/         OPC_MoveChild1,
/*65819*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65822*/         OPC_MoveParent,
/*65823*/         OPC_MoveParent,
/*65824*/         OPC_MoveParent,
/*65825*/         OPC_RecordChild1, // #3 = $src1
/*65826*/         OPC_CheckType, MVT::v4f16,
/*65828*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65830*/         OPC_EmitConvertToTarget, 2,
/*65832*/         OPC_EmitInteger, MVT::i32, 14, 
/*65835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65838*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65850*/       /*Scope*/ 41, /*->65892*/
/*65851*/         OPC_MoveChild0,
/*65852*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65855*/         OPC_RecordChild0, // #0 = $Vm
/*65856*/         OPC_CheckChild0Type, MVT::v4f16,
/*65858*/         OPC_RecordChild1, // #1 = $lane
/*65859*/         OPC_MoveChild1,
/*65860*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65863*/         OPC_MoveParent,
/*65864*/         OPC_MoveParent,
/*65865*/         OPC_RecordChild1, // #2 = $Vn
/*65866*/         OPC_MoveParent,
/*65867*/         OPC_RecordChild1, // #3 = $src1
/*65868*/         OPC_CheckType, MVT::v4f16,
/*65870*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65872*/         OPC_EmitConvertToTarget, 1,
/*65874*/         OPC_EmitInteger, MVT::i32, 14, 
/*65877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65880*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65892*/       0, /*End of Scope*/
/*65893*/     /*Scope*/ 45, /*->65939*/
/*65894*/       OPC_RecordChild0, // #0 = $src1
/*65895*/       OPC_MoveChild1,
/*65896*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65899*/       OPC_MoveChild0,
/*65900*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65903*/       OPC_RecordChild0, // #1 = $Vm
/*65904*/       OPC_CheckChild0Type, MVT::v4f16,
/*65906*/       OPC_RecordChild1, // #2 = $lane
/*65907*/       OPC_MoveChild1,
/*65908*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65911*/       OPC_MoveParent,
/*65912*/       OPC_MoveParent,
/*65913*/       OPC_RecordChild1, // #3 = $Vn
/*65914*/       OPC_MoveParent,
/*65915*/       OPC_CheckType, MVT::v8f16,
/*65917*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65919*/       OPC_EmitConvertToTarget, 2,
/*65921*/       OPC_EmitInteger, MVT::i32, 14, 
/*65924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65927*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                    MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65939*/     /*Scope*/ 90, /*->66030*/
/*65940*/       OPC_MoveChild0,
/*65941*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65944*/       OPC_Scope, 41, /*->65987*/ // 2 children in Scope
/*65946*/         OPC_RecordChild0, // #0 = $Vn
/*65947*/         OPC_MoveChild1,
/*65948*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65951*/         OPC_RecordChild0, // #1 = $Vm
/*65952*/         OPC_CheckChild0Type, MVT::v4f16,
/*65954*/         OPC_RecordChild1, // #2 = $lane
/*65955*/         OPC_MoveChild1,
/*65956*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65959*/         OPC_MoveParent,
/*65960*/         OPC_MoveParent,
/*65961*/         OPC_MoveParent,
/*65962*/         OPC_RecordChild1, // #3 = $src1
/*65963*/         OPC_CheckType, MVT::v8f16,
/*65965*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65967*/         OPC_EmitConvertToTarget, 2,
/*65969*/         OPC_EmitInteger, MVT::i32, 14, 
/*65972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65975*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65987*/       /*Scope*/ 41, /*->66029*/
/*65988*/         OPC_MoveChild0,
/*65989*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65992*/         OPC_RecordChild0, // #0 = $Vm
/*65993*/         OPC_CheckChild0Type, MVT::v4f16,
/*65995*/         OPC_RecordChild1, // #1 = $lane
/*65996*/         OPC_MoveChild1,
/*65997*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66000*/         OPC_MoveParent,
/*66001*/         OPC_MoveParent,
/*66002*/         OPC_RecordChild1, // #2 = $Vn
/*66003*/         OPC_MoveParent,
/*66004*/         OPC_RecordChild1, // #3 = $src1
/*66005*/         OPC_CheckType, MVT::v8f16,
/*66007*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66009*/         OPC_EmitConvertToTarget, 1,
/*66011*/         OPC_EmitInteger, MVT::i32, 14, 
/*66014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66017*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66029*/       0, /*End of Scope*/
/*66030*/     /*Scope*/ 16|128,1/*144*/, /*->66176*/
/*66032*/       OPC_RecordChild0, // #0 = $src1
/*66033*/       OPC_MoveChild1,
/*66034*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66037*/       OPC_RecordChild0, // #1 = $Vn
/*66038*/       OPC_RecordChild1, // #2 = $Vm
/*66039*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66041*/       OPC_MoveParent,
/*66042*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*66044*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->66089
/*66047*/         OPC_Scope, 19, /*->66068*/ // 2 children in Scope
/*66049*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66051*/           OPC_EmitInteger, MVT::i32, 14, 
/*66054*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66057*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66068*/         /*Scope*/ 19, /*->66088*/
/*66069*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66071*/           OPC_EmitInteger, MVT::i32, 14, 
/*66074*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66077*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66088*/         0, /*End of Scope*/
/*66089*/       /*SwitchType*/ 42, MVT::v4f32,// ->66133
/*66091*/         OPC_Scope, 19, /*->66112*/ // 2 children in Scope
/*66093*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66095*/           OPC_EmitInteger, MVT::i32, 14, 
/*66098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66101*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66112*/         /*Scope*/ 19, /*->66132*/
/*66113*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66115*/           OPC_EmitInteger, MVT::i32, 14, 
/*66118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66121*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66132*/         0, /*End of Scope*/
/*66133*/       /*SwitchType*/ 19, MVT::v4f16,// ->66154
/*66135*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66137*/         OPC_EmitInteger, MVT::i32, 14, 
/*66140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66143*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66154*/       /*SwitchType*/ 19, MVT::v8f16,// ->66175
/*66156*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66158*/         OPC_EmitInteger, MVT::i32, 14, 
/*66161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66164*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66175*/       0, // EndSwitchType
/*66176*/     /*Scope*/ 16|128,1/*144*/, /*->66322*/
/*66178*/       OPC_MoveChild0,
/*66179*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66182*/       OPC_RecordChild0, // #0 = $Vn
/*66183*/       OPC_RecordChild1, // #1 = $Vm
/*66184*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66186*/       OPC_MoveParent,
/*66187*/       OPC_RecordChild1, // #2 = $src1
/*66188*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*66190*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->66235
/*66193*/         OPC_Scope, 19, /*->66214*/ // 2 children in Scope
/*66195*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66197*/           OPC_EmitInteger, MVT::i32, 14, 
/*66200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66214*/         /*Scope*/ 19, /*->66234*/
/*66215*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66217*/           OPC_EmitInteger, MVT::i32, 14, 
/*66220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66223*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66234*/         0, /*End of Scope*/
/*66235*/       /*SwitchType*/ 42, MVT::v4f32,// ->66279
/*66237*/         OPC_Scope, 19, /*->66258*/ // 2 children in Scope
/*66239*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66241*/           OPC_EmitInteger, MVT::i32, 14, 
/*66244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66247*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66258*/         /*Scope*/ 19, /*->66278*/
/*66259*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66261*/           OPC_EmitInteger, MVT::i32, 14, 
/*66264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66267*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66278*/         0, /*End of Scope*/
/*66279*/       /*SwitchType*/ 19, MVT::v4f16,// ->66300
/*66281*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66283*/         OPC_EmitInteger, MVT::i32, 14, 
/*66286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66289*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>, DPR:v4f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66300*/       /*SwitchType*/ 19, MVT::v8f16,// ->66321
/*66302*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66304*/         OPC_EmitInteger, MVT::i32, 14, 
/*66307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>, QPR:v8f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66321*/       0, // EndSwitchType
/*66322*/     /*Scope*/ 52, /*->66375*/
/*66323*/       OPC_RecordChild0, // #0 = $src1
/*66324*/       OPC_MoveChild1,
/*66325*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66328*/       OPC_RecordChild0, // #1 = $Vn
/*66329*/       OPC_RecordChild1, // #2 = $Vm
/*66330*/       OPC_MoveParent,
/*66331*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->66353
/*66334*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66336*/         OPC_EmitInteger, MVT::i32, 14, 
/*66339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66342*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66353*/       /*SwitchType*/ 19, MVT::v8f16,// ->66374
/*66355*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66357*/         OPC_EmitInteger, MVT::i32, 14, 
/*66360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66363*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66374*/       0, // EndSwitchType
/*66375*/     /*Scope*/ 52, /*->66428*/
/*66376*/       OPC_MoveChild0,
/*66377*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66380*/       OPC_RecordChild0, // #0 = $Vn
/*66381*/       OPC_RecordChild1, // #1 = $Vm
/*66382*/       OPC_MoveParent,
/*66383*/       OPC_RecordChild1, // #2 = $src1
/*66384*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->66406
/*66387*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66389*/         OPC_EmitInteger, MVT::i32, 14, 
/*66392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66395*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm), DPR:v4f16:$src1) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66406*/       /*SwitchType*/ 19, MVT::v8f16,// ->66427
/*66408*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66410*/         OPC_EmitInteger, MVT::i32, 14, 
/*66413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66416*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm), QPR:v8f16:$src1) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66427*/       0, // EndSwitchType
/*66428*/     /*Scope*/ 84, /*->66513*/
/*66429*/       OPC_RecordChild0, // #0 = $Vn
/*66430*/       OPC_RecordChild1, // #1 = $Vm
/*66431*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->66452
/*66434*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66436*/         OPC_EmitInteger, MVT::i32, 14, 
/*66439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66442*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66452*/       /*SwitchType*/ 18, MVT::v4f32,// ->66472
/*66454*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66456*/         OPC_EmitInteger, MVT::i32, 14, 
/*66459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66462*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66472*/       /*SwitchType*/ 18, MVT::v4f16,// ->66492
/*66474*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66476*/         OPC_EmitInteger, MVT::i32, 14, 
/*66479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66482*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VADDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66492*/       /*SwitchType*/ 18, MVT::v8f16,// ->66512
/*66494*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66496*/         OPC_EmitInteger, MVT::i32, 14, 
/*66499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66502*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VADDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66512*/       0, // EndSwitchType
/*66513*/     0, /*End of Scope*/
/*66514*/   /*SwitchOpcode*/ 39|128,11/*1447*/, TARGET_VAL(ISD::FSUB),// ->67965
/*66518*/     OPC_Scope, 107, /*->66627*/ // 6 children in Scope
/*66520*/       OPC_MoveChild0,
/*66521*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66524*/       OPC_MoveChild0,
/*66525*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66528*/       OPC_RecordChild0, // #0 = $Dn
/*66529*/       OPC_RecordChild1, // #1 = $Dm
/*66530*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66532*/       OPC_MoveParent,
/*66533*/       OPC_MoveParent,
/*66534*/       OPC_RecordChild1, // #2 = $Ddin
/*66535*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66537*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->66582
/*66540*/         OPC_Scope, 19, /*->66561*/ // 2 children in Scope
/*66542*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66544*/           OPC_EmitInteger, MVT::i32, 14, 
/*66547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66550*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66561*/         /*Scope*/ 19, /*->66581*/
/*66562*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66564*/           OPC_EmitInteger, MVT::i32, 14, 
/*66567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66570*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66581*/         0, /*End of Scope*/
/*66582*/       /*SwitchType*/ 42, MVT::f32,// ->66626
/*66584*/         OPC_Scope, 19, /*->66605*/ // 2 children in Scope
/*66586*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66588*/           OPC_EmitInteger, MVT::i32, 14, 
/*66591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66594*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66605*/         /*Scope*/ 19, /*->66625*/
/*66606*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66608*/           OPC_EmitInteger, MVT::i32, 14, 
/*66611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66614*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66625*/         0, /*End of Scope*/
/*66626*/       0, // EndSwitchType
/*66627*/     /*Scope*/ 56, /*->66684*/
/*66628*/       OPC_RecordChild0, // #0 = $dstin
/*66629*/       OPC_MoveChild1,
/*66630*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66633*/       OPC_RecordChild0, // #1 = $a
/*66634*/       OPC_RecordChild1, // #2 = $b
/*66635*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66637*/       OPC_MoveParent,
/*66638*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66640*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66662
/*66643*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66645*/         OPC_EmitInteger, MVT::i32, 14, 
/*66648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66651*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66662*/       /*SwitchType*/ 19, MVT::f32,// ->66683
/*66664*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66666*/         OPC_EmitInteger, MVT::i32, 14, 
/*66669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66672*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66683*/       0, // EndSwitchType
/*66684*/     /*Scope*/ 56, /*->66741*/
/*66685*/       OPC_MoveChild0,
/*66686*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66689*/       OPC_RecordChild0, // #0 = $Dn
/*66690*/       OPC_RecordChild1, // #1 = $Dm
/*66691*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66693*/       OPC_MoveParent,
/*66694*/       OPC_RecordChild1, // #2 = $Ddin
/*66695*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66697*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66719
/*66700*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66702*/         OPC_EmitInteger, MVT::i32, 14, 
/*66705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66708*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66719*/       /*SwitchType*/ 19, MVT::f32,// ->66740
/*66721*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66723*/         OPC_EmitInteger, MVT::i32, 14, 
/*66726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66729*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66740*/       0, // EndSwitchType
/*66741*/     /*Scope*/ 56, /*->66798*/
/*66742*/       OPC_RecordChild0, // #0 = $dstin
/*66743*/       OPC_MoveChild1,
/*66744*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66747*/       OPC_RecordChild0, // #1 = $a
/*66748*/       OPC_RecordChild1, // #2 = $b
/*66749*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66751*/       OPC_MoveParent,
/*66752*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66754*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66776
/*66757*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66759*/         OPC_EmitInteger, MVT::i32, 14, 
/*66762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66765*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66776*/       /*SwitchType*/ 19, MVT::f32,// ->66797
/*66778*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66780*/         OPC_EmitInteger, MVT::i32, 14, 
/*66783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66786*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66797*/       0, // EndSwitchType
/*66798*/     /*Scope*/ 56, /*->66855*/
/*66799*/       OPC_MoveChild0,
/*66800*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66803*/       OPC_RecordChild0, // #0 = $Dn
/*66804*/       OPC_RecordChild1, // #1 = $Dm
/*66805*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66807*/       OPC_MoveParent,
/*66808*/       OPC_RecordChild1, // #2 = $Ddin
/*66809*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66811*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66833
/*66814*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66816*/         OPC_EmitInteger, MVT::i32, 14, 
/*66819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66833*/       /*SwitchType*/ 19, MVT::f32,// ->66854
/*66835*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66837*/         OPC_EmitInteger, MVT::i32, 14, 
/*66840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66843*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66854*/       0, // EndSwitchType
/*66855*/     /*Scope*/ 83|128,8/*1107*/, /*->67964*/
/*66857*/       OPC_RecordChild0, // #0 = $acc
/*66858*/       OPC_Scope, 15|128,2/*271*/, /*->67132*/ // 4 children in Scope
/*66861*/         OPC_MoveChild1,
/*66862*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66865*/         OPC_RecordChild0, // #1 = $a
/*66866*/         OPC_RecordChild1, // #2 = $b
/*66867*/         OPC_MoveParent,
/*66868*/         OPC_CheckType, MVT::f32,
/*66870*/         OPC_Scope, 0|128,1/*128*/, /*->67001*/ // 2 children in Scope
/*66873*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66875*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66881*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66884*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66892*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66895*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66904*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66910*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66913*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66921*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66924*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66933*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66939*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66942*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66950*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66953*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66962*/           OPC_EmitInteger, MVT::i32, 14, 
/*66965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66968*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66979*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66982*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66990*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66993*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67001*/         /*Scope*/ 0|128,1/*128*/, /*->67131*/
/*67003*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67005*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*67011*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67014*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*67022*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67025*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*67034*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*67040*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67043*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67051*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67054*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*67063*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*67069*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67072*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*67080*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67083*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*67092*/           OPC_EmitInteger, MVT::i32, 14, 
/*67095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67098*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67109*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67112*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67120*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67123*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67131*/         0, /*End of Scope*/
/*67132*/       /*Scope*/ 17|128,1/*145*/, /*->67279*/
/*67134*/         OPC_RecordChild1, // #1 = $Dm
/*67135*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67156
/*67138*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*67140*/           OPC_EmitInteger, MVT::i32, 14, 
/*67143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67146*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67156*/         /*SwitchType*/ 120, MVT::f32,// ->67278
/*67158*/           OPC_Scope, 18, /*->67178*/ // 2 children in Scope
/*67160*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*67162*/             OPC_EmitInteger, MVT::i32, 14, 
/*67165*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67168*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67178*/           /*Scope*/ 98, /*->67277*/
/*67179*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67181*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67187*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67190*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67198*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67201*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67210*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67216*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67219*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67227*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67230*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67239*/             OPC_EmitInteger, MVT::i32, 14, 
/*67242*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67245*/             OPC_EmitNode1, TARGET_VAL(ARM::VSUBfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67255*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67258*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67266*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67269*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67277*/           0, /*End of Scope*/
/*67278*/         0, // EndSwitchType
/*67279*/       /*Scope*/ 86|128,4/*598*/, /*->67879*/
/*67281*/         OPC_MoveChild1,
/*67282*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67285*/         OPC_Scope, 70, /*->67357*/ // 7 children in Scope
/*67287*/           OPC_RecordChild0, // #1 = $Vn
/*67288*/           OPC_MoveChild1,
/*67289*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67292*/           OPC_RecordChild0, // #2 = $Vm
/*67293*/           OPC_CheckChild0Type, MVT::v2f32,
/*67295*/           OPC_RecordChild1, // #3 = $lane
/*67296*/           OPC_MoveChild1,
/*67297*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67300*/           OPC_MoveParent,
/*67301*/           OPC_MoveParent,
/*67302*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67304*/           OPC_MoveParent,
/*67305*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67307*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67332
/*67310*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67312*/             OPC_EmitConvertToTarget, 3,
/*67314*/             OPC_EmitInteger, MVT::i32, 14, 
/*67317*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67320*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67332*/           /*SwitchType*/ 22, MVT::v4f32,// ->67356
/*67334*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67336*/             OPC_EmitConvertToTarget, 3,
/*67338*/             OPC_EmitInteger, MVT::i32, 14, 
/*67341*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67344*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67356*/           0, // EndSwitchType
/*67357*/         /*Scope*/ 70, /*->67428*/
/*67358*/           OPC_MoveChild0,
/*67359*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67362*/           OPC_RecordChild0, // #1 = $Vm
/*67363*/           OPC_CheckChild0Type, MVT::v2f32,
/*67365*/           OPC_RecordChild1, // #2 = $lane
/*67366*/           OPC_MoveChild1,
/*67367*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67370*/           OPC_MoveParent,
/*67371*/           OPC_MoveParent,
/*67372*/           OPC_RecordChild1, // #3 = $Vn
/*67373*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67375*/           OPC_MoveParent,
/*67376*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67378*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67403
/*67381*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67383*/             OPC_EmitConvertToTarget, 2,
/*67385*/             OPC_EmitInteger, MVT::i32, 14, 
/*67388*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67391*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67403*/           /*SwitchType*/ 22, MVT::v4f32,// ->67427
/*67405*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67407*/             OPC_EmitConvertToTarget, 2,
/*67409*/             OPC_EmitInteger, MVT::i32, 14, 
/*67412*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67415*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67427*/           0, // EndSwitchType
/*67428*/         /*Scope*/ 60, /*->67489*/
/*67429*/           OPC_RecordChild0, // #1 = $src2
/*67430*/           OPC_MoveChild1,
/*67431*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67434*/           OPC_RecordChild0, // #2 = $src3
/*67435*/           OPC_CheckChild0Type, MVT::v4f32,
/*67437*/           OPC_RecordChild1, // #3 = $lane
/*67438*/           OPC_MoveChild1,
/*67439*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67442*/           OPC_MoveParent,
/*67443*/           OPC_MoveParent,
/*67444*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67446*/           OPC_MoveParent,
/*67447*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67449*/           OPC_CheckType, MVT::v4f32,
/*67451*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67453*/           OPC_EmitConvertToTarget, 3,
/*67455*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*67458*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*67466*/           OPC_EmitConvertToTarget, 3,
/*67468*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*67471*/           OPC_EmitInteger, MVT::i32, 14, 
/*67474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67477*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67489*/         /*Scope*/ 60, /*->67550*/
/*67490*/           OPC_MoveChild0,
/*67491*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67494*/           OPC_RecordChild0, // #1 = $src3
/*67495*/           OPC_CheckChild0Type, MVT::v4f32,
/*67497*/           OPC_RecordChild1, // #2 = $lane
/*67498*/           OPC_MoveChild1,
/*67499*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67502*/           OPC_MoveParent,
/*67503*/           OPC_MoveParent,
/*67504*/           OPC_RecordChild1, // #3 = $src2
/*67505*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67507*/           OPC_MoveParent,
/*67508*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67510*/           OPC_CheckType, MVT::v4f32,
/*67512*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67514*/           OPC_EmitConvertToTarget, 2,
/*67516*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*67519*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*67527*/           OPC_EmitConvertToTarget, 2,
/*67529*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*67532*/           OPC_EmitInteger, MVT::i32, 14, 
/*67535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67538*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67550*/         /*Scope*/ 66, /*->67617*/
/*67551*/           OPC_RecordChild0, // #1 = $Vn
/*67552*/           OPC_MoveChild1,
/*67553*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67556*/           OPC_RecordChild0, // #2 = $Vm
/*67557*/           OPC_CheckChild0Type, MVT::v4f16,
/*67559*/           OPC_RecordChild1, // #3 = $lane
/*67560*/           OPC_MoveChild1,
/*67561*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67564*/           OPC_MoveParent,
/*67565*/           OPC_MoveParent,
/*67566*/           OPC_MoveParent,
/*67567*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->67592
/*67570*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67572*/             OPC_EmitConvertToTarget, 3,
/*67574*/             OPC_EmitInteger, MVT::i32, 14, 
/*67577*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67580*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67592*/           /*SwitchType*/ 22, MVT::v8f16,// ->67616
/*67594*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67596*/             OPC_EmitConvertToTarget, 3,
/*67598*/             OPC_EmitInteger, MVT::i32, 14, 
/*67601*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67604*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67616*/           0, // EndSwitchType
/*67617*/         /*Scope*/ 66, /*->67684*/
/*67618*/           OPC_MoveChild0,
/*67619*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67622*/           OPC_RecordChild0, // #1 = $Vm
/*67623*/           OPC_CheckChild0Type, MVT::v4f16,
/*67625*/           OPC_RecordChild1, // #2 = $lane
/*67626*/           OPC_MoveChild1,
/*67627*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67630*/           OPC_MoveParent,
/*67631*/           OPC_MoveParent,
/*67632*/           OPC_RecordChild1, // #3 = $Vn
/*67633*/           OPC_MoveParent,
/*67634*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->67659
/*67637*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67639*/             OPC_EmitConvertToTarget, 2,
/*67641*/             OPC_EmitInteger, MVT::i32, 14, 
/*67644*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67647*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67659*/           /*SwitchType*/ 22, MVT::v8f16,// ->67683
/*67661*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67663*/             OPC_EmitConvertToTarget, 2,
/*67665*/             OPC_EmitInteger, MVT::i32, 14, 
/*67668*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67671*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67683*/           0, // EndSwitchType
/*67684*/         /*Scope*/ 64|128,1/*192*/, /*->67878*/
/*67686*/           OPC_RecordChild0, // #1 = $Vn
/*67687*/           OPC_RecordChild1, // #2 = $Vm
/*67688*/           OPC_Scope, 95, /*->67785*/ // 2 children in Scope
/*67690*/             OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67692*/             OPC_MoveParent,
/*67693*/             OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67695*/             OPC_SwitchType /*2 cases */, 42, MVT::v2f32,// ->67740
/*67698*/               OPC_Scope, 19, /*->67719*/ // 2 children in Scope
/*67700*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67702*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67705*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67708*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67719*/               /*Scope*/ 19, /*->67739*/
/*67720*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67722*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67725*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67728*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67739*/               0, /*End of Scope*/
/*67740*/             /*SwitchType*/ 42, MVT::v4f32,// ->67784
/*67742*/               OPC_Scope, 19, /*->67763*/ // 2 children in Scope
/*67744*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67746*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67749*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67752*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67763*/               /*Scope*/ 19, /*->67783*/
/*67764*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67766*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67769*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67772*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67783*/               0, /*End of Scope*/
/*67784*/             0, // EndSwitchType
/*67785*/           /*Scope*/ 91, /*->67877*/
/*67786*/             OPC_MoveParent,
/*67787*/             OPC_SwitchType /*2 cases */, 42, MVT::v4f16,// ->67832
/*67790*/               OPC_Scope, 19, /*->67811*/ // 2 children in Scope
/*67792*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67794*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67797*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67800*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67811*/               /*Scope*/ 19, /*->67831*/
/*67812*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67814*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67817*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67820*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67831*/               0, /*End of Scope*/
/*67832*/             /*SwitchType*/ 42, MVT::v8f16,// ->67876
/*67834*/               OPC_Scope, 19, /*->67855*/ // 2 children in Scope
/*67836*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67838*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67841*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67844*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67855*/               /*Scope*/ 19, /*->67875*/
/*67856*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67858*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67861*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67864*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67875*/               0, /*End of Scope*/
/*67876*/             0, // EndSwitchType
/*67877*/           0, /*End of Scope*/
/*67878*/         0, /*End of Scope*/
/*67879*/       /*Scope*/ 83, /*->67963*/
/*67880*/         OPC_RecordChild1, // #1 = $Vm
/*67881*/         OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->67902
/*67884*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67886*/           OPC_EmitInteger, MVT::i32, 14, 
/*67889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67892*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfd), 0,
                        MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67902*/         /*SwitchType*/ 18, MVT::v4f32,// ->67922
/*67904*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67906*/           OPC_EmitInteger, MVT::i32, 14, 
/*67909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67912*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfq), 0,
                        MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67922*/         /*SwitchType*/ 18, MVT::v4f16,// ->67942
/*67924*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*67926*/           OPC_EmitInteger, MVT::i32, 14, 
/*67929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67932*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhd), 0,
                        MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67942*/         /*SwitchType*/ 18, MVT::v8f16,// ->67962
/*67944*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*67946*/           OPC_EmitInteger, MVT::i32, 14, 
/*67949*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67952*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhq), 0,
                        MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67962*/         0, // EndSwitchType
/*67963*/       0, /*End of Scope*/
/*67964*/     0, /*End of Scope*/
/*67965*/   /*SwitchOpcode*/ 112|128,2/*368*/, TARGET_VAL(ISD::FMA),// ->68337
/*67969*/     OPC_Scope, 106, /*->68077*/ // 4 children in Scope
/*67971*/       OPC_MoveChild0,
/*67972*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67975*/       OPC_RecordChild0, // #0 = $Dn
/*67976*/       OPC_MoveParent,
/*67977*/       OPC_RecordChild1, // #1 = $Dm
/*67978*/       OPC_Scope, 50, /*->68030*/ // 2 children in Scope
/*67980*/         OPC_MoveChild2,
/*67981*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67984*/         OPC_RecordChild0, // #2 = $Ddin
/*67985*/         OPC_MoveParent,
/*67986*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68008
/*67989*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67991*/           OPC_EmitInteger, MVT::i32, 14, 
/*67994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67997*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68008*/         /*SwitchType*/ 19, MVT::f32,// ->68029
/*68010*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68012*/           OPC_EmitInteger, MVT::i32, 14, 
/*68015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68018*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68029*/         0, // EndSwitchType
/*68030*/       /*Scope*/ 45, /*->68076*/
/*68031*/         OPC_RecordChild2, // #2 = $Ddin
/*68032*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68054
/*68035*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68037*/           OPC_EmitInteger, MVT::i32, 14, 
/*68040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68043*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68054*/         /*SwitchType*/ 19, MVT::f32,// ->68075
/*68056*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68058*/           OPC_EmitInteger, MVT::i32, 14, 
/*68061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68064*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68075*/         0, // EndSwitchType
/*68076*/       0, /*End of Scope*/
/*68077*/     /*Scope*/ 28|128,1/*156*/, /*->68235*/
/*68079*/       OPC_RecordChild0, // #0 = $Dn
/*68080*/       OPC_Scope, 51, /*->68133*/ // 2 children in Scope
/*68082*/         OPC_MoveChild1,
/*68083*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68086*/         OPC_RecordChild0, // #1 = $Dm
/*68087*/         OPC_MoveParent,
/*68088*/         OPC_RecordChild2, // #2 = $Ddin
/*68089*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68111
/*68092*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68094*/           OPC_EmitInteger, MVT::i32, 14, 
/*68097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68100*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68111*/         /*SwitchType*/ 19, MVT::f32,// ->68132
/*68113*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68115*/           OPC_EmitInteger, MVT::i32, 14, 
/*68118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68121*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68132*/         0, // EndSwitchType
/*68133*/       /*Scope*/ 100, /*->68234*/
/*68134*/         OPC_RecordChild1, // #1 = $Dm
/*68135*/         OPC_Scope, 50, /*->68187*/ // 2 children in Scope
/*68137*/           OPC_MoveChild2,
/*68138*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68141*/           OPC_RecordChild0, // #2 = $Ddin
/*68142*/           OPC_MoveParent,
/*68143*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68165
/*68146*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68148*/             OPC_EmitInteger, MVT::i32, 14, 
/*68151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68154*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68165*/           /*SwitchType*/ 19, MVT::f32,// ->68186
/*68167*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68169*/             OPC_EmitInteger, MVT::i32, 14, 
/*68172*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68175*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68186*/           0, // EndSwitchType
/*68187*/         /*Scope*/ 45, /*->68233*/
/*68188*/           OPC_RecordChild2, // #2 = $Ddin
/*68189*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68211
/*68192*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68194*/             OPC_EmitInteger, MVT::i32, 14, 
/*68197*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68200*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68211*/           /*SwitchType*/ 19, MVT::f32,// ->68232
/*68213*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68215*/             OPC_EmitInteger, MVT::i32, 14, 
/*68218*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68221*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68232*/           0, // EndSwitchType
/*68233*/         0, /*End of Scope*/
/*68234*/       0, /*End of Scope*/
/*68235*/     /*Scope*/ 52, /*->68288*/
/*68236*/       OPC_MoveChild0,
/*68237*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68240*/       OPC_RecordChild0, // #0 = $Vn
/*68241*/       OPC_MoveParent,
/*68242*/       OPC_RecordChild1, // #1 = $Vm
/*68243*/       OPC_RecordChild2, // #2 = $src1
/*68244*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->68266
/*68247*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68249*/         OPC_EmitInteger, MVT::i32, 14, 
/*68252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68255*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68266*/       /*SwitchType*/ 19, MVT::v4f32,// ->68287
/*68268*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68270*/         OPC_EmitInteger, MVT::i32, 14, 
/*68273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68276*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68287*/       0, // EndSwitchType
/*68288*/     /*Scope*/ 47, /*->68336*/
/*68289*/       OPC_RecordChild0, // #0 = $Vn
/*68290*/       OPC_RecordChild1, // #1 = $Vm
/*68291*/       OPC_RecordChild2, // #2 = $src1
/*68292*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->68314
/*68295*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68297*/         OPC_EmitInteger, MVT::i32, 14, 
/*68300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68303*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68314*/       /*SwitchType*/ 19, MVT::v4f32,// ->68335
/*68316*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68318*/         OPC_EmitInteger, MVT::i32, 14, 
/*68321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68324*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68335*/       0, // EndSwitchType
/*68336*/     0, /*End of Scope*/
/*68337*/   /*SwitchOpcode*/ 127|128,3/*511*/, TARGET_VAL(ISD::FNEG),// ->68852
/*68341*/     OPC_Scope, 60|128,2/*316*/, /*->68660*/ // 2 children in Scope
/*68344*/       OPC_MoveChild0,
/*68345*/       OPC_SwitchOpcode /*3 cases */, 33|128,1/*161*/, TARGET_VAL(ISD::FMA),// ->68511
/*68350*/         OPC_Scope, 53, /*->68405*/ // 2 children in Scope
/*68352*/           OPC_MoveChild0,
/*68353*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68356*/           OPC_RecordChild0, // #0 = $Dn
/*68357*/           OPC_MoveParent,
/*68358*/           OPC_RecordChild1, // #1 = $Dm
/*68359*/           OPC_RecordChild2, // #2 = $Ddin
/*68360*/           OPC_MoveParent,
/*68361*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68383
/*68364*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68366*/             OPC_EmitInteger, MVT::i32, 14, 
/*68369*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68372*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68383*/           /*SwitchType*/ 19, MVT::f32,// ->68404
/*68385*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68387*/             OPC_EmitInteger, MVT::i32, 14, 
/*68390*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68393*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68404*/           0, // EndSwitchType
/*68405*/         /*Scope*/ 104, /*->68510*/
/*68406*/           OPC_RecordChild0, // #0 = $Dn
/*68407*/           OPC_Scope, 52, /*->68461*/ // 2 children in Scope
/*68409*/             OPC_MoveChild1,
/*68410*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68413*/             OPC_RecordChild0, // #1 = $Dm
/*68414*/             OPC_MoveParent,
/*68415*/             OPC_RecordChild2, // #2 = $Ddin
/*68416*/             OPC_MoveParent,
/*68417*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68439
/*68420*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68422*/               OPC_EmitInteger, MVT::i32, 14, 
/*68425*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68428*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68439*/             /*SwitchType*/ 19, MVT::f32,// ->68460
/*68441*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68443*/               OPC_EmitInteger, MVT::i32, 14, 
/*68446*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68449*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68460*/             0, // EndSwitchType
/*68461*/           /*Scope*/ 47, /*->68509*/
/*68462*/             OPC_RecordChild1, // #1 = $Dm
/*68463*/             OPC_RecordChild2, // #2 = $Ddin
/*68464*/             OPC_MoveParent,
/*68465*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68487
/*68468*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68470*/               OPC_EmitInteger, MVT::i32, 14, 
/*68473*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68476*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68487*/             /*SwitchType*/ 19, MVT::f32,// ->68508
/*68489*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68491*/               OPC_EmitInteger, MVT::i32, 14, 
/*68494*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68497*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68508*/             0, // EndSwitchType
/*68509*/           0, /*End of Scope*/
/*68510*/         0, /*End of Scope*/
/*68511*/       /*SwitchOpcode*/ 45, TARGET_VAL(ISD::FMUL),// ->68559
/*68514*/         OPC_RecordChild0, // #0 = $Dn
/*68515*/         OPC_RecordChild1, // #1 = $Dm
/*68516*/         OPC_MoveParent,
/*68517*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68538
/*68520*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68522*/           OPC_EmitInteger, MVT::i32, 14, 
/*68525*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68528*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68538*/         /*SwitchType*/ 18, MVT::f32,// ->68558
/*68540*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*68542*/           OPC_EmitInteger, MVT::i32, 14, 
/*68545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68548*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68558*/         0, // EndSwitchType
/*68559*/       /*SwitchOpcode*/ 97, TARGET_VAL(ARMISD::VMOVDRR),// ->68659
/*68562*/         OPC_RecordChild0, // #0 = $Rl
/*68563*/         OPC_RecordChild1, // #1 = $Rh
/*68564*/         OPC_MoveParent,
/*68565*/         OPC_Scope, 45, /*->68612*/ // 2 children in Scope
/*68567*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*68569*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*68576*/           OPC_EmitInteger, MVT::i32, 14, 
/*68579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68585*/           OPC_EmitNode1, TARGET_VAL(ARM::EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*68596*/           OPC_EmitInteger, MVT::i32, 14, 
/*68599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68602*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*68612*/         /*Scope*/ 45, /*->68658*/
/*68613*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*68615*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*68622*/           OPC_EmitInteger, MVT::i32, 14, 
/*68625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68631*/           OPC_EmitNode1, TARGET_VAL(ARM::t2EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*68642*/           OPC_EmitInteger, MVT::i32, 14, 
/*68645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68648*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*68658*/         0, /*End of Scope*/
/*68659*/       0, // EndSwitchOpcode
/*68660*/     /*Scope*/ 61|128,1/*189*/, /*->68851*/
/*68662*/       OPC_RecordChild0, // #0 = $Dm
/*68663*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->68683
/*68666*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68668*/         OPC_EmitInteger, MVT::i32, 14, 
/*68671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68674*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*68683*/       /*SwitchType*/ 89, MVT::f32,// ->68774
/*68685*/         OPC_Scope, 17, /*->68704*/ // 2 children in Scope
/*68687*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68689*/           OPC_EmitInteger, MVT::i32, 14, 
/*68692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68695*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*68704*/         /*Scope*/ 68, /*->68773*/
/*68705*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68707*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68713*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68716*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68724*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68727*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68736*/           OPC_EmitInteger, MVT::i32, 14, 
/*68739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68742*/           OPC_EmitNode1, TARGET_VAL(ARM::VNEGfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68751*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68754*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68762*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68765*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68773*/         0, /*End of Scope*/
/*68774*/       /*SwitchType*/ 17, MVT::v2f32,// ->68793
/*68776*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68778*/         OPC_EmitInteger, MVT::i32, 14, 
/*68781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68784*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*68793*/       /*SwitchType*/ 17, MVT::v4f32,// ->68812
/*68795*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68797*/         OPC_EmitInteger, MVT::i32, 14, 
/*68800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68803*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGf32q), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*68812*/       /*SwitchType*/ 17, MVT::v4f16,// ->68831
/*68814*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68816*/         OPC_EmitInteger, MVT::i32, 14, 
/*68819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhd:v4f16 DPR:v4f16:$Vm)
/*68831*/       /*SwitchType*/ 17, MVT::v8f16,// ->68850
/*68833*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68835*/         OPC_EmitInteger, MVT::i32, 14, 
/*68838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68841*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhq:v8f16 QPR:v8f16:$Vm)
/*68850*/       0, // EndSwitchType
/*68851*/     0, /*End of Scope*/
/*68852*/   /*SwitchOpcode*/ 110|128,6/*878*/, TARGET_VAL(ISD::FMUL),// ->69734
/*68856*/     OPC_Scope, 49, /*->68907*/ // 8 children in Scope
/*68858*/       OPC_MoveChild0,
/*68859*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68862*/       OPC_RecordChild0, // #0 = $a
/*68863*/       OPC_MoveParent,
/*68864*/       OPC_RecordChild1, // #1 = $b
/*68865*/       OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68886
/*68868*/         OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68870*/         OPC_EmitInteger, MVT::i32, 14, 
/*68873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68876*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                      MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68886*/       /*SwitchType*/ 18, MVT::f32,// ->68906
/*68888*/         OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68890*/         OPC_EmitInteger, MVT::i32, 14, 
/*68893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68896*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                      MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68906*/       0, // EndSwitchType
/*68907*/     /*Scope*/ 67|128,2/*323*/, /*->69232*/
/*68909*/       OPC_RecordChild0, // #0 = $b
/*68910*/       OPC_Scope, 48, /*->68960*/ // 3 children in Scope
/*68912*/         OPC_MoveChild1,
/*68913*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68916*/         OPC_RecordChild0, // #1 = $a
/*68917*/         OPC_MoveParent,
/*68918*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68939
/*68921*/           OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68923*/           OPC_EmitInteger, MVT::i32, 14, 
/*68926*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68929*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68939*/         /*SwitchType*/ 18, MVT::f32,// ->68959
/*68941*/           OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68943*/           OPC_EmitInteger, MVT::i32, 14, 
/*68946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68949*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68959*/         0, // EndSwitchType
/*68960*/       /*Scope*/ 17|128,1/*145*/, /*->69107*/
/*68962*/         OPC_RecordChild1, // #1 = $Dm
/*68963*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68984
/*68966*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68968*/           OPC_EmitInteger, MVT::i32, 14, 
/*68971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68974*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68984*/         /*SwitchType*/ 120, MVT::f32,// ->69106
/*68986*/           OPC_Scope, 18, /*->69006*/ // 2 children in Scope
/*68988*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68990*/             OPC_EmitInteger, MVT::i32, 14, 
/*68993*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68996*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69006*/           /*Scope*/ 98, /*->69105*/
/*69007*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69009*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69015*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69018*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*69026*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69029*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*69038*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*69044*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69047*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*69055*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69058*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*69067*/             OPC_EmitInteger, MVT::i32, 14, 
/*69070*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69073*/             OPC_EmitNode1, TARGET_VAL(ARM::VMULfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*69083*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69086*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*69094*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69097*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69105*/           0, /*End of Scope*/
/*69106*/         0, // EndSwitchType
/*69107*/       /*Scope*/ 123, /*->69231*/
/*69108*/         OPC_MoveChild1,
/*69109*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69112*/         OPC_RecordChild0, // #1 = $Vm
/*69113*/         OPC_Scope, 57, /*->69172*/ // 2 children in Scope
/*69115*/           OPC_CheckChild0Type, MVT::v2f32,
/*69117*/           OPC_RecordChild1, // #2 = $lane
/*69118*/           OPC_MoveChild1,
/*69119*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69122*/           OPC_MoveParent,
/*69123*/           OPC_MoveParent,
/*69124*/           OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->69148
/*69127*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69129*/             OPC_EmitConvertToTarget, 2,
/*69131*/             OPC_EmitInteger, MVT::i32, 14, 
/*69134*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69137*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                          MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69148*/           /*SwitchType*/ 21, MVT::v4f32,// ->69171
/*69150*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69152*/             OPC_EmitConvertToTarget, 2,
/*69154*/             OPC_EmitInteger, MVT::i32, 14, 
/*69157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69160*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                          MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69171*/           0, // EndSwitchType
/*69172*/         /*Scope*/ 57, /*->69230*/
/*69173*/           OPC_CheckChild0Type, MVT::v4f16,
/*69175*/           OPC_RecordChild1, // #2 = $lane
/*69176*/           OPC_MoveChild1,
/*69177*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69180*/           OPC_MoveParent,
/*69181*/           OPC_MoveParent,
/*69182*/           OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->69206
/*69185*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69187*/             OPC_EmitConvertToTarget, 2,
/*69189*/             OPC_EmitInteger, MVT::i32, 14, 
/*69192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69195*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                          MVT::v4f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69206*/           /*SwitchType*/ 21, MVT::v8f16,// ->69229
/*69208*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69210*/             OPC_EmitConvertToTarget, 2,
/*69212*/             OPC_EmitInteger, MVT::i32, 14, 
/*69215*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69218*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                          MVT::v8f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69229*/           0, // EndSwitchType
/*69230*/         0, /*End of Scope*/
/*69231*/       0, /*End of Scope*/
/*69232*/     /*Scope*/ 125, /*->69358*/
/*69233*/       OPC_MoveChild0,
/*69234*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69237*/       OPC_RecordChild0, // #0 = $Vm
/*69238*/       OPC_Scope, 58, /*->69298*/ // 2 children in Scope
/*69240*/         OPC_CheckChild0Type, MVT::v2f32,
/*69242*/         OPC_RecordChild1, // #1 = $lane
/*69243*/         OPC_MoveChild1,
/*69244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69247*/         OPC_MoveParent,
/*69248*/         OPC_MoveParent,
/*69249*/         OPC_RecordChild1, // #2 = $Vn
/*69250*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->69274
/*69253*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69255*/           OPC_EmitConvertToTarget, 1,
/*69257*/           OPC_EmitInteger, MVT::i32, 14, 
/*69260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69263*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69274*/         /*SwitchType*/ 21, MVT::v4f32,// ->69297
/*69276*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69278*/           OPC_EmitConvertToTarget, 1,
/*69280*/           OPC_EmitInteger, MVT::i32, 14, 
/*69283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69286*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69297*/         0, // EndSwitchType
/*69298*/       /*Scope*/ 58, /*->69357*/
/*69299*/         OPC_CheckChild0Type, MVT::v4f16,
/*69301*/         OPC_RecordChild1, // #1 = $lane
/*69302*/         OPC_MoveChild1,
/*69303*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69306*/         OPC_MoveParent,
/*69307*/         OPC_MoveParent,
/*69308*/         OPC_RecordChild1, // #2 = $Vn
/*69309*/         OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->69333
/*69312*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69314*/           OPC_EmitConvertToTarget, 1,
/*69316*/           OPC_EmitInteger, MVT::i32, 14, 
/*69319*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69322*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                        MVT::v4f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69333*/         /*SwitchType*/ 21, MVT::v8f16,// ->69356
/*69335*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69337*/           OPC_EmitConvertToTarget, 1,
/*69339*/           OPC_EmitInteger, MVT::i32, 14, 
/*69342*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69345*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                        MVT::v8f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69356*/         0, // EndSwitchType
/*69357*/       0, /*End of Scope*/
/*69358*/     /*Scope*/ 52, /*->69411*/
/*69359*/       OPC_RecordChild0, // #0 = $src1
/*69360*/       OPC_MoveChild1,
/*69361*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69364*/       OPC_RecordChild0, // #1 = $src2
/*69365*/       OPC_CheckChild0Type, MVT::v4f32,
/*69367*/       OPC_RecordChild1, // #2 = $lane
/*69368*/       OPC_MoveChild1,
/*69369*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69372*/       OPC_MoveParent,
/*69373*/       OPC_MoveParent,
/*69374*/       OPC_CheckType, MVT::v4f32,
/*69376*/       OPC_EmitConvertToTarget, 2,
/*69378*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*69381*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*69389*/       OPC_EmitConvertToTarget, 2,
/*69391*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*69394*/       OPC_EmitInteger, MVT::i32, 14, 
/*69397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69400*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69411*/     /*Scope*/ 52, /*->69464*/
/*69412*/       OPC_MoveChild0,
/*69413*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69416*/       OPC_RecordChild0, // #0 = $src2
/*69417*/       OPC_CheckChild0Type, MVT::v4f32,
/*69419*/       OPC_RecordChild1, // #1 = $lane
/*69420*/       OPC_MoveChild1,
/*69421*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69424*/       OPC_MoveParent,
/*69425*/       OPC_MoveParent,
/*69426*/       OPC_RecordChild1, // #2 = $src1
/*69427*/       OPC_CheckType, MVT::v4f32,
/*69429*/       OPC_EmitConvertToTarget, 1,
/*69431*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*69434*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*69442*/       OPC_EmitConvertToTarget, 1,
/*69444*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*69447*/       OPC_EmitInteger, MVT::i32, 14, 
/*69450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69453*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69464*/     /*Scope*/ 91, /*->69556*/
/*69465*/       OPC_RecordChild0, // #0 = $Rn
/*69466*/       OPC_MoveChild1,
/*69467*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*69470*/       OPC_RecordChild0, // #1 = $Rm
/*69471*/       OPC_CheckChild0Type, MVT::f32,
/*69473*/       OPC_MoveParent,
/*69474*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->69515
/*69477*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69483*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69486*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*69495*/         OPC_EmitInteger, MVT::i32, 0, 
/*69498*/         OPC_EmitInteger, MVT::i32, 14, 
/*69501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69504*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69515*/       /*SwitchType*/ 38, MVT::v4f32,// ->69555
/*69517*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69523*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69526*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*69535*/         OPC_EmitInteger, MVT::i32, 0, 
/*69538*/         OPC_EmitInteger, MVT::i32, 14, 
/*69541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69544*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69555*/       0, // EndSwitchType
/*69556*/     /*Scope*/ 91, /*->69648*/
/*69557*/       OPC_MoveChild0,
/*69558*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*69561*/       OPC_RecordChild0, // #0 = $Rm
/*69562*/       OPC_CheckChild0Type, MVT::f32,
/*69564*/       OPC_MoveParent,
/*69565*/       OPC_RecordChild1, // #1 = $Rn
/*69566*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->69607
/*69569*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69575*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69578*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69587*/         OPC_EmitInteger, MVT::i32, 0, 
/*69590*/         OPC_EmitInteger, MVT::i32, 14, 
/*69593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69596*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69607*/       /*SwitchType*/ 38, MVT::v4f32,// ->69647
/*69609*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69615*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69618*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69627*/         OPC_EmitInteger, MVT::i32, 0, 
/*69630*/         OPC_EmitInteger, MVT::i32, 14, 
/*69633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69647*/       0, // EndSwitchType
/*69648*/     /*Scope*/ 84, /*->69733*/
/*69649*/       OPC_RecordChild0, // #0 = $Vn
/*69650*/       OPC_RecordChild1, // #1 = $Vm
/*69651*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->69672
/*69654*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69656*/         OPC_EmitInteger, MVT::i32, 14, 
/*69659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69662*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69672*/       /*SwitchType*/ 18, MVT::v4f32,// ->69692
/*69674*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69676*/         OPC_EmitInteger, MVT::i32, 14, 
/*69679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69682*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69692*/       /*SwitchType*/ 18, MVT::v4f16,// ->69712
/*69694*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69696*/         OPC_EmitInteger, MVT::i32, 14, 
/*69699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69702*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VMULhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69712*/       /*SwitchType*/ 18, MVT::v8f16,// ->69732
/*69714*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69716*/         OPC_EmitInteger, MVT::i32, 14, 
/*69719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69722*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VMULhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69732*/       0, // EndSwitchType
/*69733*/     0, /*End of Scope*/
/*69734*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::FABS),// ->70025
/*69738*/     OPC_Scope, 93, /*->69833*/ // 2 children in Scope
/*69740*/       OPC_MoveChild0,
/*69741*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVDRR),
/*69744*/       OPC_RecordChild0, // #0 = $Rl
/*69745*/       OPC_RecordChild1, // #1 = $Rh
/*69746*/       OPC_MoveParent,
/*69747*/       OPC_Scope, 41, /*->69790*/ // 2 children in Scope
/*69749*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*69751*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69758*/         OPC_EmitInteger, MVT::i32, 14, 
/*69761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69764*/         OPC_EmitNode1, TARGET_VAL(ARM::BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69774*/         OPC_EmitInteger, MVT::i32, 14, 
/*69777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69780*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69790*/       /*Scope*/ 41, /*->69832*/
/*69791*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*69793*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69800*/         OPC_EmitInteger, MVT::i32, 14, 
/*69803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69806*/         OPC_EmitNode1, TARGET_VAL(ARM::t2BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69816*/         OPC_EmitInteger, MVT::i32, 14, 
/*69819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69832*/       0, /*End of Scope*/
/*69833*/     /*Scope*/ 61|128,1/*189*/, /*->70024*/
/*69835*/       OPC_RecordChild0, // #0 = $Dm
/*69836*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->69856
/*69839*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69841*/         OPC_EmitInteger, MVT::i32, 14, 
/*69844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69847*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VABSD:f64 DPR:f64:$Dm)
/*69856*/       /*SwitchType*/ 89, MVT::f32,// ->69947
/*69858*/         OPC_Scope, 17, /*->69877*/ // 2 children in Scope
/*69860*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69862*/           OPC_EmitInteger, MVT::i32, 14, 
/*69865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69868*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VABSS:f32 SPR:f32:$Sm)
/*69877*/         /*Scope*/ 68, /*->69946*/
/*69878*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69880*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69886*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69889*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69897*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69900*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69909*/           OPC_EmitInteger, MVT::i32, 14, 
/*69912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69915*/           OPC_EmitNode1, TARGET_VAL(ARM::VABSfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69924*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69927*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69935*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69938*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69946*/         0, /*End of Scope*/
/*69947*/       /*SwitchType*/ 17, MVT::v2f32,// ->69966
/*69949*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69951*/         OPC_EmitInteger, MVT::i32, 14, 
/*69954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69957*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*69966*/       /*SwitchType*/ 17, MVT::v4f32,// ->69985
/*69968*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69970*/         OPC_EmitInteger, MVT::i32, 14, 
/*69973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69976*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*69985*/       /*SwitchType*/ 17, MVT::v4f16,// ->70004
/*69987*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69989*/         OPC_EmitInteger, MVT::i32, 14, 
/*69992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VABShd:v4f16 DPR:v4f16:$Vm)
/*70004*/       /*SwitchType*/ 17, MVT::v8f16,// ->70023
/*70006*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70008*/         OPC_EmitInteger, MVT::i32, 14, 
/*70011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70014*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VABShq:v8f16 QPR:v8f16:$Vm)
/*70023*/       0, // EndSwitchType
/*70024*/     0, /*End of Scope*/
/*70025*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::ConstantFP),// ->70083
/*70028*/     OPC_RecordNode, // #0 = $imm
/*70029*/     OPC_SwitchType /*2 cases */, 24, MVT::f64,// ->70056
/*70032*/       OPC_CheckPredicate, 84, // Predicate_vfp_f64imm
/*70034*/       OPC_CheckPatternPredicate, 92, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3())
/*70036*/       OPC_EmitConvertToTarget, 0,
/*70038*/       OPC_EmitNodeXForm, 21, 1, // anonymous_4524
/*70041*/       OPC_EmitInteger, MVT::i32, 14, 
/*70044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70047*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4524>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4524:f64 (fpimm:f64):$imm))
/*70056*/     /*SwitchType*/ 24, MVT::f32,// ->70082
/*70058*/       OPC_CheckPredicate, 85, // Predicate_vfp_f32imm
/*70060*/       OPC_CheckPatternPredicate, 93, // (Subtarget->hasVFP3())
/*70062*/       OPC_EmitConvertToTarget, 0,
/*70064*/       OPC_EmitNodeXForm, 22, 1, // anonymous_4523
/*70067*/       OPC_EmitInteger, MVT::i32, 14, 
/*70070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70073*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4523>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4523:f32 (fpimm:f32):$imm))
/*70082*/     0, // EndSwitchType
/*70083*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::FDIV),// ->70130
/*70086*/     OPC_RecordChild0, // #0 = $Dn
/*70087*/     OPC_RecordChild1, // #1 = $Dm
/*70088*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->70109
/*70091*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70093*/       OPC_EmitInteger, MVT::i32, 14, 
/*70096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70099*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVD), 0,
                    MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70109*/     /*SwitchType*/ 18, MVT::f32,// ->70129
/*70111*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70113*/       OPC_EmitInteger, MVT::i32, 14, 
/*70116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70119*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVS), 0,
                    MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70129*/     0, // EndSwitchType
/*70130*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMAXNUM),// ->70209
/*70133*/     OPC_RecordChild0, // #0 = $Sn
/*70134*/     OPC_RecordChild1, // #1 = $Sm
/*70135*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->70148
/*70138*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70140*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70148*/     /*SwitchType*/ 10, MVT::f64,// ->70160
/*70150*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70152*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70160*/     /*SwitchType*/ 10, MVT::v2f32,// ->70172
/*70162*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70164*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70172*/     /*SwitchType*/ 10, MVT::v4f32,// ->70184
/*70174*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70176*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70184*/     /*SwitchType*/ 10, MVT::v4f16,// ->70196
/*70186*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70188*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70196*/     /*SwitchType*/ 10, MVT::v8f16,// ->70208
/*70198*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70200*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70208*/     0, // EndSwitchType
/*70209*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMINNUM),// ->70288
/*70212*/     OPC_RecordChild0, // #0 = $Sn
/*70213*/     OPC_RecordChild1, // #1 = $Sm
/*70214*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->70227
/*70217*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70219*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70227*/     /*SwitchType*/ 10, MVT::f64,// ->70239
/*70229*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70231*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70239*/     /*SwitchType*/ 10, MVT::v2f32,// ->70251
/*70241*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70243*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70251*/     /*SwitchType*/ 10, MVT::v4f32,// ->70263
/*70253*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70255*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70263*/     /*SwitchType*/ 10, MVT::v4f16,// ->70275
/*70265*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70267*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70275*/     /*SwitchType*/ 10, MVT::v8f16,// ->70287
/*70277*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70279*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70287*/     0, // EndSwitchType
/*70288*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_EXTEND),// ->70311
/*70291*/     OPC_RecordChild0, // #0 = $Sm
/*70292*/     OPC_CheckType, MVT::f64,
/*70294*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70296*/     OPC_EmitInteger, MVT::i32, 14, 
/*70299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70302*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTDS), 0,
                  MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fpextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*70311*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_ROUND),// ->70334
/*70314*/     OPC_RecordChild0, // #0 = $Dm
/*70315*/     OPC_CheckType, MVT::f32,
/*70317*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70319*/     OPC_EmitInteger, MVT::i32, 14, 
/*70322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70325*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTSD), 0,
                  MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fpround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*70334*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FTRUNC),// ->70378
/*70337*/     OPC_RecordChild0, // #0 = $Sm
/*70338*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70358
/*70341*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70343*/       OPC_EmitInteger, MVT::i32, 14, 
/*70346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70349*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*70358*/     /*SwitchType*/ 17, MVT::f64,// ->70377
/*70360*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70362*/       OPC_EmitInteger, MVT::i32, 14, 
/*70365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70368*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*70377*/     0, // EndSwitchType
/*70378*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FNEARBYINT),// ->70422
/*70381*/     OPC_RecordChild0, // #0 = $Sm
/*70382*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70402
/*70385*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70387*/       OPC_EmitInteger, MVT::i32, 14, 
/*70390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70393*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*70402*/     /*SwitchType*/ 17, MVT::f64,// ->70421
/*70404*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70406*/       OPC_EmitInteger, MVT::i32, 14, 
/*70409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70412*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*70421*/     0, // EndSwitchType
/*70422*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FRINT),// ->70466
/*70425*/     OPC_RecordChild0, // #0 = $Sm
/*70426*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70446
/*70429*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70431*/       OPC_EmitInteger, MVT::i32, 14, 
/*70434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70437*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*70446*/     /*SwitchType*/ 17, MVT::f64,// ->70465
/*70448*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70450*/       OPC_EmitInteger, MVT::i32, 14, 
/*70453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70456*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*70465*/     0, // EndSwitchType
/*70466*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FROUND),// ->70494
/*70469*/     OPC_RecordChild0, // #0 = $Sm
/*70470*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70482
/*70473*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70475*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fround:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*70482*/     /*SwitchType*/ 9, MVT::f64,// ->70493
/*70484*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70486*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fround:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*70493*/     0, // EndSwitchType
/*70494*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FCEIL),// ->70522
/*70497*/     OPC_RecordChild0, // #0 = $Sm
/*70498*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70510
/*70501*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70503*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*70510*/     /*SwitchType*/ 9, MVT::f64,// ->70521
/*70512*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70514*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*70521*/     0, // EndSwitchType
/*70522*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FFLOOR),// ->70550
/*70525*/     OPC_RecordChild0, // #0 = $Sm
/*70526*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70538
/*70529*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70531*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*70538*/     /*SwitchType*/ 9, MVT::f64,// ->70549
/*70540*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70542*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*70549*/     0, // EndSwitchType
/*70550*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FSQRT),// ->70594
/*70553*/     OPC_RecordChild0, // #0 = $Dm
/*70554*/     OPC_SwitchType /*2 cases */, 17, MVT::f64,// ->70574
/*70557*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70559*/       OPC_EmitInteger, MVT::i32, 14, 
/*70562*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70565*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*70574*/     /*SwitchType*/ 17, MVT::f32,// ->70593
/*70576*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70578*/       OPC_EmitInteger, MVT::i32, 14, 
/*70581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70584*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*70593*/     0, // EndSwitchType
/*70594*/   /*SwitchOpcode*/ 20, TARGET_VAL(ARMISD::VMOVDRR),// ->70617
/*70597*/     OPC_RecordChild0, // #0 = $Rt
/*70598*/     OPC_RecordChild1, // #1 = $Rt2
/*70599*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70601*/     OPC_EmitInteger, MVT::i32, 14, 
/*70604*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70607*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                  MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*70617*/   /*SwitchOpcode*/ 61, TARGET_VAL(ISD::FP16_TO_FP),// ->70681
/*70620*/     OPC_RecordChild0, // #0 = $a
/*70621*/     OPC_CheckChild0Type, MVT::i32,
/*70623*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->70652
/*70626*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*70629*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*70637*/       OPC_EmitInteger, MVT::i32, 14, 
/*70640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70643*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*70652*/     /*SwitchType*/ 26, MVT::f64,// ->70680
/*70654*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*70657*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*70665*/       OPC_EmitInteger, MVT::i32, 14, 
/*70668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70671*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*70680*/     0, // EndSwitchType
/*70681*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMAXNAN),// ->70869
/*70685*/     OPC_RecordChild0, // #0 = $a
/*70686*/     OPC_RecordChild1, // #1 = $b
/*70687*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->70788
/*70690*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70692*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70698*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70701*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70709*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70712*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70721*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70727*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70730*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70738*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70741*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70750*/       OPC_EmitInteger, MVT::i32, 14, 
/*70753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70756*/       OPC_EmitNode1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70766*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70769*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70777*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70780*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70788*/     /*SwitchType*/ 18, MVT::v2f32,// ->70808
/*70790*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70792*/       OPC_EmitInteger, MVT::i32, 14, 
/*70795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70798*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70808*/     /*SwitchType*/ 18, MVT::v4f32,// ->70828
/*70810*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70812*/       OPC_EmitInteger, MVT::i32, 14, 
/*70815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70818*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70828*/     /*SwitchType*/ 18, MVT::v4f16,// ->70848
/*70830*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70832*/       OPC_EmitInteger, MVT::i32, 14, 
/*70835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70838*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70848*/     /*SwitchType*/ 18, MVT::v8f16,// ->70868
/*70850*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70852*/       OPC_EmitInteger, MVT::i32, 14, 
/*70855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70858*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70868*/     0, // EndSwitchType
/*70869*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMINNAN),// ->71057
/*70873*/     OPC_RecordChild0, // #0 = $a
/*70874*/     OPC_RecordChild1, // #1 = $b
/*70875*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->70976
/*70878*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70880*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70886*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70889*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70897*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70900*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70909*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70915*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70918*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70926*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70929*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70938*/       OPC_EmitInteger, MVT::i32, 14, 
/*70941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70944*/       OPC_EmitNode1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70954*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70957*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70965*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70968*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70976*/     /*SwitchType*/ 18, MVT::v2f32,// ->70996
/*70978*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70980*/       OPC_EmitInteger, MVT::i32, 14, 
/*70983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70986*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70996*/     /*SwitchType*/ 18, MVT::v4f32,// ->71016
/*70998*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71000*/       OPC_EmitInteger, MVT::i32, 14, 
/*71003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71006*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71016*/     /*SwitchType*/ 18, MVT::v4f16,// ->71036
/*71018*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71020*/       OPC_EmitInteger, MVT::i32, 14, 
/*71023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71026*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*71036*/     /*SwitchType*/ 18, MVT::v8f16,// ->71056
/*71038*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71040*/       OPC_EmitInteger, MVT::i32, 14, 
/*71043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71046*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*71056*/     0, // EndSwitchType
/*71057*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VMOVIMM),// ->71255
/*71061*/     OPC_Scope, 29, /*->71092*/ // 2 children in Scope
/*71063*/       OPC_MoveChild0,
/*71064*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71067*/       OPC_MoveParent,
/*71068*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*71070*/       OPC_SwitchType /*2 cases */, 8, MVT::v2i32,// ->71081
/*71073*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*71075*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVD0), 0,
                      MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*71081*/       /*SwitchType*/ 8, MVT::v4i32,// ->71091
/*71083*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*71085*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVQ0), 0,
                      MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*71091*/       0, // EndSwitchType
/*71092*/     /*Scope*/ 32|128,1/*160*/, /*->71254*/
/*71094*/       OPC_RecordChild0, // #0 = $SIMM
/*71095*/       OPC_MoveChild0,
/*71096*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71099*/       OPC_MoveParent,
/*71100*/       OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->71120
/*71103*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71105*/         OPC_EmitInteger, MVT::i32, 14, 
/*71108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71111*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*71120*/       /*SwitchType*/ 17, MVT::v16i8,// ->71139
/*71122*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71124*/         OPC_EmitInteger, MVT::i32, 14, 
/*71127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71130*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*71139*/       /*SwitchType*/ 17, MVT::v4i16,// ->71158
/*71141*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71143*/         OPC_EmitInteger, MVT::i32, 14, 
/*71146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71149*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*71158*/       /*SwitchType*/ 17, MVT::v8i16,// ->71177
/*71160*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71162*/         OPC_EmitInteger, MVT::i32, 14, 
/*71165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71168*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*71177*/       /*SwitchType*/ 17, MVT::v2i32,// ->71196
/*71179*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71181*/         OPC_EmitInteger, MVT::i32, 14, 
/*71184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71187*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*71196*/       /*SwitchType*/ 17, MVT::v4i32,// ->71215
/*71198*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71200*/         OPC_EmitInteger, MVT::i32, 14, 
/*71203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71206*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*71215*/       /*SwitchType*/ 17, MVT::v1i64,// ->71234
/*71217*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71219*/         OPC_EmitInteger, MVT::i32, 14, 
/*71222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv1i64), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*71234*/       /*SwitchType*/ 17, MVT::v2i64,// ->71253
/*71236*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71238*/         OPC_EmitInteger, MVT::i32, 14, 
/*71241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71244*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*71253*/       0, // EndSwitchType
/*71254*/     0, /*End of Scope*/
/*71255*/   /*SwitchOpcode*/ 40|128,5/*680*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->71939
/*71259*/     OPC_RecordChild0, // #0 = $src
/*71260*/     OPC_Scope, 126|128,1/*254*/, /*->71517*/ // 4 children in Scope
/*71263*/       OPC_MoveChild1,
/*71264*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71267*/       OPC_RecordMemRef,
/*71268*/       OPC_RecordNode, // #1 = 'ld' chained node
/*71269*/       OPC_CheckFoldableChainNode,
/*71270*/       OPC_RecordChild1, // #2 = $Rn
/*71271*/       OPC_CheckChild1Type, MVT::i32,
/*71273*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71275*/       OPC_CheckType, MVT::i32,
/*71277*/       OPC_Scope, 80, /*->71359*/ // 4 children in Scope
/*71279*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71281*/         OPC_Scope, 37, /*->71320*/ // 2 children in Scope
/*71283*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71285*/           OPC_MoveParent,
/*71286*/           OPC_RecordChild2, // #3 = $lane
/*71287*/           OPC_MoveChild2,
/*71288*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71291*/           OPC_MoveParent,
/*71292*/           OPC_CheckType, MVT::v8i8,
/*71294*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71296*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71299*/           OPC_EmitMergeInputChains1_1,
/*71300*/           OPC_EmitConvertToTarget, 3,
/*71302*/           OPC_EmitInteger, MVT::i32, 14, 
/*71305*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71308*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*71320*/         /*Scope*/ 37, /*->71358*/
/*71321*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71323*/           OPC_MoveParent,
/*71324*/           OPC_RecordChild2, // #3 = $lane
/*71325*/           OPC_MoveChild2,
/*71326*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71329*/           OPC_MoveParent,
/*71330*/           OPC_CheckType, MVT::v4i16,
/*71332*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71334*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71337*/           OPC_EmitMergeInputChains1_1,
/*71338*/           OPC_EmitConvertToTarget, 3,
/*71340*/           OPC_EmitInteger, MVT::i32, 14, 
/*71343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71346*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*71358*/         0, /*End of Scope*/
/*71359*/       /*Scope*/ 37, /*->71397*/
/*71360*/         OPC_CheckPredicate, 52, // Predicate_load
/*71362*/         OPC_MoveParent,
/*71363*/         OPC_RecordChild2, // #3 = $lane
/*71364*/         OPC_MoveChild2,
/*71365*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71368*/         OPC_MoveParent,
/*71369*/         OPC_CheckType, MVT::v2i32,
/*71371*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71373*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71376*/         OPC_EmitMergeInputChains1_1,
/*71377*/         OPC_EmitConvertToTarget, 3,
/*71379*/         OPC_EmitInteger, MVT::i32, 14, 
/*71382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71385*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*71397*/       /*Scope*/ 80, /*->71478*/
/*71398*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71400*/         OPC_Scope, 37, /*->71439*/ // 2 children in Scope
/*71402*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71404*/           OPC_MoveParent,
/*71405*/           OPC_RecordChild2, // #3 = $lane
/*71406*/           OPC_MoveChild2,
/*71407*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71410*/           OPC_MoveParent,
/*71411*/           OPC_CheckType, MVT::v16i8,
/*71413*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71415*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71418*/           OPC_EmitMergeInputChains1_1,
/*71419*/           OPC_EmitConvertToTarget, 3,
/*71421*/           OPC_EmitInteger, MVT::i32, 14, 
/*71424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71427*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*71439*/         /*Scope*/ 37, /*->71477*/
/*71440*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71442*/           OPC_MoveParent,
/*71443*/           OPC_RecordChild2, // #3 = $lane
/*71444*/           OPC_MoveChild2,
/*71445*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71448*/           OPC_MoveParent,
/*71449*/           OPC_CheckType, MVT::v8i16,
/*71451*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71453*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71456*/           OPC_EmitMergeInputChains1_1,
/*71457*/           OPC_EmitConvertToTarget, 3,
/*71459*/           OPC_EmitInteger, MVT::i32, 14, 
/*71462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71465*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*71477*/         0, /*End of Scope*/
/*71478*/       /*Scope*/ 37, /*->71516*/
/*71479*/         OPC_CheckPredicate, 52, // Predicate_load
/*71481*/         OPC_MoveParent,
/*71482*/         OPC_RecordChild2, // #3 = $lane
/*71483*/         OPC_MoveChild2,
/*71484*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71487*/         OPC_MoveParent,
/*71488*/         OPC_CheckType, MVT::v4i32,
/*71490*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71492*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71495*/         OPC_EmitMergeInputChains1_1,
/*71496*/         OPC_EmitConvertToTarget, 3,
/*71498*/         OPC_EmitInteger, MVT::i32, 14, 
/*71501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71504*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*71516*/       0, /*End of Scope*/
/*71517*/     /*Scope*/ 5|128,2/*261*/, /*->71780*/
/*71519*/       OPC_RecordChild1, // #1 = $R
/*71520*/       OPC_Scope, 56, /*->71578*/ // 4 children in Scope
/*71522*/         OPC_CheckChild1Type, MVT::i32,
/*71524*/         OPC_RecordChild2, // #2 = $lane
/*71525*/         OPC_MoveChild2,
/*71526*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71529*/         OPC_MoveParent,
/*71530*/         OPC_SwitchType /*2 cases */, 21, MVT::v8i8,// ->71554
/*71533*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71535*/           OPC_EmitConvertToTarget, 2,
/*71537*/           OPC_EmitInteger, MVT::i32, 14, 
/*71540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71543*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71554*/         /*SwitchType*/ 21, MVT::v4i16,// ->71577
/*71556*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71558*/           OPC_EmitConvertToTarget, 2,
/*71560*/           OPC_EmitInteger, MVT::i32, 14, 
/*71563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71566*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71577*/         0, // EndSwitchType
/*71578*/       /*Scope*/ 29, /*->71608*/
/*71579*/         OPC_RecordChild2, // #2 = $lane
/*71580*/         OPC_MoveChild2,
/*71581*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71584*/         OPC_MoveParent,
/*71585*/         OPC_CheckType, MVT::v2i32,
/*71587*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*71589*/         OPC_EmitConvertToTarget, 2,
/*71591*/         OPC_EmitInteger, MVT::i32, 14, 
/*71594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71608*/       /*Scope*/ 112, /*->71721*/
/*71609*/         OPC_CheckChild1Type, MVT::i32,
/*71611*/         OPC_RecordChild2, // #2 = $lane
/*71612*/         OPC_MoveChild2,
/*71613*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71616*/         OPC_MoveParent,
/*71617*/         OPC_SwitchType /*2 cases */, 49, MVT::v16i8,// ->71669
/*71620*/           OPC_EmitConvertToTarget, 2,
/*71622*/           OPC_EmitNodeXForm, 14, 3, // DSubReg_i8_reg
/*71625*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*71633*/           OPC_EmitConvertToTarget, 2,
/*71635*/           OPC_EmitNodeXForm, 15, 6, // SubReg_i8_lane
/*71638*/           OPC_EmitInteger, MVT::i32, 14, 
/*71641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71644*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71655*/           OPC_EmitConvertToTarget, 2,
/*71657*/           OPC_EmitNodeXForm, 14, 11, // DSubReg_i8_reg
/*71660*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*71669*/         /*SwitchType*/ 49, MVT::v8i16,// ->71720
/*71671*/           OPC_EmitConvertToTarget, 2,
/*71673*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*71676*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*71684*/           OPC_EmitConvertToTarget, 2,
/*71686*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*71689*/           OPC_EmitInteger, MVT::i32, 14, 
/*71692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71695*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71706*/           OPC_EmitConvertToTarget, 2,
/*71708*/           OPC_EmitNodeXForm, 5, 11, // DSubReg_i16_reg
/*71711*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*71720*/         0, // EndSwitchType
/*71721*/       /*Scope*/ 57, /*->71779*/
/*71722*/         OPC_RecordChild2, // #2 = $lane
/*71723*/         OPC_MoveChild2,
/*71724*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71727*/         OPC_MoveParent,
/*71728*/         OPC_CheckType, MVT::v4i32,
/*71730*/         OPC_EmitConvertToTarget, 2,
/*71732*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*71735*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*71743*/         OPC_EmitConvertToTarget, 2,
/*71745*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*71748*/         OPC_EmitInteger, MVT::i32, 14, 
/*71751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71754*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71765*/         OPC_EmitConvertToTarget, 2,
/*71767*/         OPC_EmitNodeXForm, 7, 11, // DSubReg_i32_reg
/*71770*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*71779*/       0, /*End of Scope*/
/*71780*/     /*Scope*/ 77, /*->71858*/
/*71781*/       OPC_MoveChild1,
/*71782*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71785*/       OPC_RecordMemRef,
/*71786*/       OPC_RecordNode, // #1 = 'ld' chained node
/*71787*/       OPC_CheckFoldableChainNode,
/*71788*/       OPC_RecordChild1, // #2 = $addr
/*71789*/       OPC_CheckChild1Type, MVT::i32,
/*71791*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71793*/       OPC_CheckPredicate, 52, // Predicate_load
/*71795*/       OPC_CheckType, MVT::f32,
/*71797*/       OPC_MoveParent,
/*71798*/       OPC_RecordChild2, // #3 = $lane
/*71799*/       OPC_MoveChild2,
/*71800*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71803*/       OPC_MoveParent,
/*71804*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->71831
/*71807*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71810*/         OPC_EmitMergeInputChains1_1,
/*71811*/         OPC_EmitConvertToTarget, 3,
/*71813*/         OPC_EmitInteger, MVT::i32, 14, 
/*71816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71819*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*71831*/       /*SwitchType*/ 24, MVT::v4f32,// ->71857
/*71833*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71836*/         OPC_EmitMergeInputChains1_1,
/*71837*/         OPC_EmitConvertToTarget, 3,
/*71839*/         OPC_EmitInteger, MVT::i32, 14, 
/*71842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71845*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*71857*/       0, // EndSwitchType
/*71858*/     /*Scope*/ 79, /*->71938*/
/*71859*/       OPC_RecordChild1, // #1 = $src2
/*71860*/       OPC_RecordChild2, // #2 = $src3
/*71861*/       OPC_MoveChild2,
/*71862*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71865*/       OPC_MoveParent,
/*71866*/       OPC_SwitchType /*3 cases */, 14, MVT::v2f64,// ->71883
/*71869*/         OPC_EmitConvertToTarget, 2,
/*71871*/         OPC_EmitNodeXForm, 17, 3, // DSubReg_f64_reg
/*71874*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*71883*/       /*SwitchType*/ 25, MVT::v2f32,// ->71910
/*71885*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71888*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71896*/         OPC_EmitConvertToTarget, 2,
/*71898*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71901*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71910*/       /*SwitchType*/ 25, MVT::v4f32,// ->71937
/*71912*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*71915*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71923*/         OPC_EmitConvertToTarget, 2,
/*71925*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71928*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71937*/       0, // EndSwitchType
/*71938*/     0, /*End of Scope*/
/*71939*/   /*SwitchOpcode*/ 47|128,4/*559*/, TARGET_VAL(ARMISD::VDUP),// ->72502
/*71943*/     OPC_Scope, 65|128,1/*193*/, /*->72139*/ // 4 children in Scope
/*71946*/       OPC_MoveChild0,
/*71947*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71950*/       OPC_RecordMemRef,
/*71951*/       OPC_RecordNode, // #0 = 'ld' chained node
/*71952*/       OPC_RecordChild1, // #1 = $Rn
/*71953*/       OPC_CheckChild1Type, MVT::i32,
/*71955*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71957*/       OPC_CheckType, MVT::i32,
/*71959*/       OPC_Scope, 60, /*->72021*/ // 4 children in Scope
/*71961*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71963*/         OPC_Scope, 27, /*->71992*/ // 2 children in Scope
/*71965*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71967*/           OPC_MoveParent,
/*71968*/           OPC_CheckType, MVT::v8i8,
/*71970*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71972*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71975*/           OPC_EmitMergeInputChains1_0,
/*71976*/           OPC_EmitInteger, MVT::i32, 14, 
/*71979*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71982*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*71992*/         /*Scope*/ 27, /*->72020*/
/*71993*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71995*/           OPC_MoveParent,
/*71996*/           OPC_CheckType, MVT::v4i16,
/*71998*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72000*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72003*/           OPC_EmitMergeInputChains1_0,
/*72004*/           OPC_EmitInteger, MVT::i32, 14, 
/*72007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72010*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*72020*/         0, /*End of Scope*/
/*72021*/       /*Scope*/ 27, /*->72049*/
/*72022*/         OPC_CheckPredicate, 52, // Predicate_load
/*72024*/         OPC_MoveParent,
/*72025*/         OPC_CheckType, MVT::v2i32,
/*72027*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72029*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72032*/         OPC_EmitMergeInputChains1_0,
/*72033*/         OPC_EmitInteger, MVT::i32, 14, 
/*72036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72039*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*72049*/       /*Scope*/ 60, /*->72110*/
/*72050*/         OPC_CheckPredicate, 30, // Predicate_extload
/*72052*/         OPC_Scope, 27, /*->72081*/ // 2 children in Scope
/*72054*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*72056*/           OPC_MoveParent,
/*72057*/           OPC_CheckType, MVT::v16i8,
/*72059*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72061*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72064*/           OPC_EmitMergeInputChains1_0,
/*72065*/           OPC_EmitInteger, MVT::i32, 14, 
/*72068*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72071*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*72081*/         /*Scope*/ 27, /*->72109*/
/*72082*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*72084*/           OPC_MoveParent,
/*72085*/           OPC_CheckType, MVT::v8i16,
/*72087*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72089*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72092*/           OPC_EmitMergeInputChains1_0,
/*72093*/           OPC_EmitInteger, MVT::i32, 14, 
/*72096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72099*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*72109*/         0, /*End of Scope*/
/*72110*/       /*Scope*/ 27, /*->72138*/
/*72111*/         OPC_CheckPredicate, 52, // Predicate_load
/*72113*/         OPC_MoveParent,
/*72114*/         OPC_CheckType, MVT::v4i32,
/*72116*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72118*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72121*/         OPC_EmitMergeInputChains1_0,
/*72122*/         OPC_EmitInteger, MVT::i32, 14, 
/*72125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72128*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*72138*/       0, /*End of Scope*/
/*72139*/     /*Scope*/ 13|128,1/*141*/, /*->72282*/
/*72141*/       OPC_RecordChild0, // #0 = $R
/*72142*/       OPC_CheckChild0Type, MVT::i32,
/*72144*/       OPC_SwitchType /*6 cases */, 17, MVT::v8i8,// ->72164
/*72147*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72149*/         OPC_EmitInteger, MVT::i32, 14, 
/*72152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72155*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8d), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*72164*/       /*SwitchType*/ 17, MVT::v4i16,// ->72183
/*72166*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72168*/         OPC_EmitInteger, MVT::i32, 14, 
/*72171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72174*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16d), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*72183*/       /*SwitchType*/ 39, MVT::v2i32,// ->72224
/*72185*/         OPC_Scope, 17, /*->72204*/ // 2 children in Scope
/*72187*/           OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*72189*/           OPC_EmitInteger, MVT::i32, 14, 
/*72192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72195*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*72204*/         /*Scope*/ 18, /*->72223*/
/*72205*/           OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*72207*/           OPC_EmitInteger, MVT::i32, 14, 
/*72210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72213*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*72223*/         0, /*End of Scope*/
/*72224*/       /*SwitchType*/ 17, MVT::v16i8,// ->72243
/*72226*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72228*/         OPC_EmitInteger, MVT::i32, 14, 
/*72231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72234*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8q), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*72243*/       /*SwitchType*/ 17, MVT::v8i16,// ->72262
/*72245*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72247*/         OPC_EmitInteger, MVT::i32, 14, 
/*72250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16q), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*72262*/       /*SwitchType*/ 17, MVT::v4i32,// ->72281
/*72264*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72266*/         OPC_EmitInteger, MVT::i32, 14, 
/*72269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72272*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*72281*/       0, // EndSwitchType
/*72282*/     /*Scope*/ 5|128,1/*133*/, /*->72417*/
/*72284*/       OPC_MoveChild0,
/*72285*/       OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::LOAD),// ->72347
/*72289*/         OPC_RecordMemRef,
/*72290*/         OPC_RecordNode, // #0 = 'ld' chained node
/*72291*/         OPC_RecordChild1, // #1 = $addr
/*72292*/         OPC_CheckChild1Type, MVT::i32,
/*72294*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*72296*/         OPC_CheckPredicate, 52, // Predicate_load
/*72298*/         OPC_CheckType, MVT::f32,
/*72300*/         OPC_MoveParent,
/*72301*/         OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->72324
/*72304*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*72307*/           OPC_EmitMergeInputChains1_0,
/*72308*/           OPC_EmitInteger, MVT::i32, 14, 
/*72311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72314*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*72324*/         /*SwitchType*/ 20, MVT::v4f32,// ->72346
/*72326*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*72329*/           OPC_EmitMergeInputChains1_0,
/*72330*/           OPC_EmitInteger, MVT::i32, 14, 
/*72333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72336*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*72346*/         0, // EndSwitchType
/*72347*/       /*SwitchOpcode*/ 66, TARGET_VAL(ISD::BITCAST),// ->72416
/*72350*/         OPC_RecordChild0, // #0 = $R
/*72351*/         OPC_CheckChild0Type, MVT::i32,
/*72353*/         OPC_CheckType, MVT::f32,
/*72355*/         OPC_MoveParent,
/*72356*/         OPC_SwitchType /*2 cases */, 39, MVT::v2f32,// ->72398
/*72359*/           OPC_Scope, 17, /*->72378*/ // 2 children in Scope
/*72361*/             OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*72363*/             OPC_EmitInteger, MVT::i32, 14, 
/*72366*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72369*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*72378*/           /*Scope*/ 18, /*->72397*/
/*72379*/             OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*72381*/             OPC_EmitInteger, MVT::i32, 14, 
/*72384*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72387*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                          MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*72397*/           0, /*End of Scope*/
/*72398*/         /*SwitchType*/ 15, MVT::v4f32,// ->72415
/*72400*/           OPC_EmitInteger, MVT::i32, 14, 
/*72403*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72406*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*72415*/         0, // EndSwitchType
/*72416*/       0, // EndSwitchOpcode
/*72417*/     /*Scope*/ 83, /*->72501*/
/*72418*/       OPC_RecordChild0, // #0 = $src
/*72419*/       OPC_CheckChild0Type, MVT::f32,
/*72421*/       OPC_SwitchType /*2 cases */, 37, MVT::v2f32,// ->72461
/*72424*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72430*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72433*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*72442*/         OPC_EmitInteger, MVT::i32, 0, 
/*72445*/         OPC_EmitInteger, MVT::i32, 14, 
/*72448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72451*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*72461*/       /*SwitchType*/ 37, MVT::v4f32,// ->72500
/*72463*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72469*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72472*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*72481*/         OPC_EmitInteger, MVT::i32, 0, 
/*72484*/         OPC_EmitInteger, MVT::i32, 14, 
/*72487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72490*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*72500*/       0, // EndSwitchType
/*72501*/     0, /*End of Scope*/
/*72502*/   /*SwitchOpcode*/ 43|128,3/*427*/, TARGET_VAL(ISD::TRUNCATE),// ->72933
/*72506*/     OPC_Scope, 100|128,2/*356*/, /*->72865*/ // 2 children in Scope
/*72509*/       OPC_MoveChild0,
/*72510*/       OPC_SwitchOpcode /*2 cases */, 123|128,1/*251*/, TARGET_VAL(ARMISD::VSHRu),// ->72766
/*72515*/         OPC_Scope, 29|128,1/*157*/, /*->72675*/ // 2 children in Scope
/*72518*/           OPC_MoveChild0,
/*72519*/           OPC_SwitchOpcode /*2 cases */, 74, TARGET_VAL(ISD::ADD),// ->72597
/*72523*/             OPC_RecordChild0, // #0 = $Vn
/*72524*/             OPC_RecordChild1, // #1 = $Vm
/*72525*/             OPC_MoveParent,
/*72526*/             OPC_SwitchType /*3 cases */, 21, MVT::v8i16,// ->72550
/*72529*/               OPC_CheckChild1Integer, 8, 
/*72531*/               OPC_MoveParent,
/*72532*/               OPC_CheckType, MVT::v8i8,
/*72534*/               OPC_EmitInteger, MVT::i32, 14, 
/*72537*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72540*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*72550*/             /*SwitchType*/ 21, MVT::v4i32,// ->72573
/*72552*/               OPC_CheckChild1Integer, 16, 
/*72554*/               OPC_MoveParent,
/*72555*/               OPC_CheckType, MVT::v4i16,
/*72557*/               OPC_EmitInteger, MVT::i32, 14, 
/*72560*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72563*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72573*/             /*SwitchType*/ 21, MVT::v2i64,// ->72596
/*72575*/               OPC_CheckChild1Integer, 32, 
/*72577*/               OPC_MoveParent,
/*72578*/               OPC_CheckType, MVT::v2i32,
/*72580*/               OPC_EmitInteger, MVT::i32, 14, 
/*72583*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72586*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*72596*/             0, // EndSwitchType
/*72597*/           /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SUB),// ->72674
/*72600*/             OPC_RecordChild0, // #0 = $Vn
/*72601*/             OPC_RecordChild1, // #1 = $Vm
/*72602*/             OPC_MoveParent,
/*72603*/             OPC_SwitchType /*3 cases */, 21, MVT::v8i16,// ->72627
/*72606*/               OPC_CheckChild1Integer, 8, 
/*72608*/               OPC_MoveParent,
/*72609*/               OPC_CheckType, MVT::v8i8,
/*72611*/               OPC_EmitInteger, MVT::i32, 14, 
/*72614*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72617*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*72627*/             /*SwitchType*/ 21, MVT::v4i32,// ->72650
/*72629*/               OPC_CheckChild1Integer, 16, 
/*72631*/               OPC_MoveParent,
/*72632*/               OPC_CheckType, MVT::v4i16,
/*72634*/               OPC_EmitInteger, MVT::i32, 14, 
/*72637*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72640*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72650*/             /*SwitchType*/ 21, MVT::v2i64,// ->72673
/*72652*/               OPC_CheckChild1Integer, 32, 
/*72654*/               OPC_MoveParent,
/*72655*/               OPC_CheckType, MVT::v2i32,
/*72657*/               OPC_EmitInteger, MVT::i32, 14, 
/*72660*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72663*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*72673*/             0, // EndSwitchType
/*72674*/           0, // EndSwitchOpcode
/*72675*/         /*Scope*/ 89, /*->72765*/
/*72676*/           OPC_RecordChild0, // #0 = $Vn
/*72677*/           OPC_RecordChild1, // #1 = $amt
/*72678*/           OPC_MoveChild1,
/*72679*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72682*/           OPC_Scope, 26, /*->72710*/ // 3 children in Scope
/*72684*/             OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*72686*/             OPC_MoveParent,
/*72687*/             OPC_CheckType, MVT::v8i16,
/*72689*/             OPC_MoveParent,
/*72690*/             OPC_CheckType, MVT::v8i8,
/*72692*/             OPC_EmitConvertToTarget, 1,
/*72694*/             OPC_EmitInteger, MVT::i32, 14, 
/*72697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72700*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*72710*/           /*Scope*/ 26, /*->72737*/
/*72711*/             OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*72713*/             OPC_MoveParent,
/*72714*/             OPC_CheckType, MVT::v4i32,
/*72716*/             OPC_MoveParent,
/*72717*/             OPC_CheckType, MVT::v4i16,
/*72719*/             OPC_EmitConvertToTarget, 1,
/*72721*/             OPC_EmitInteger, MVT::i32, 14, 
/*72724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72727*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*72737*/           /*Scope*/ 26, /*->72764*/
/*72738*/             OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*72740*/             OPC_MoveParent,
/*72741*/             OPC_CheckType, MVT::v2i64,
/*72743*/             OPC_MoveParent,
/*72744*/             OPC_CheckType, MVT::v2i32,
/*72746*/             OPC_EmitConvertToTarget, 1,
/*72748*/             OPC_EmitInteger, MVT::i32, 14, 
/*72751*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72754*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*72764*/           0, /*End of Scope*/
/*72765*/         0, /*End of Scope*/
/*72766*/       /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VSHRs),// ->72864
/*72769*/         OPC_RecordChild0, // #0 = $Vm
/*72770*/         OPC_RecordChild1, // #1 = $SIMM
/*72771*/         OPC_MoveChild1,
/*72772*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72775*/         OPC_Scope, 28, /*->72805*/ // 3 children in Scope
/*72777*/           OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*72779*/           OPC_MoveParent,
/*72780*/           OPC_CheckType, MVT::v8i16,
/*72782*/           OPC_MoveParent,
/*72783*/           OPC_CheckType, MVT::v8i8,
/*72785*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72787*/           OPC_EmitConvertToTarget, 1,
/*72789*/           OPC_EmitInteger, MVT::i32, 14, 
/*72792*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72795*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72805*/         /*Scope*/ 28, /*->72834*/
/*72806*/           OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*72808*/           OPC_MoveParent,
/*72809*/           OPC_CheckType, MVT::v4i32,
/*72811*/           OPC_MoveParent,
/*72812*/           OPC_CheckType, MVT::v4i16,
/*72814*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72816*/           OPC_EmitConvertToTarget, 1,
/*72818*/           OPC_EmitInteger, MVT::i32, 14, 
/*72821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72824*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72834*/         /*Scope*/ 28, /*->72863*/
/*72835*/           OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*72837*/           OPC_MoveParent,
/*72838*/           OPC_CheckType, MVT::v2i64,
/*72840*/           OPC_MoveParent,
/*72841*/           OPC_CheckType, MVT::v2i32,
/*72843*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72845*/           OPC_EmitConvertToTarget, 1,
/*72847*/           OPC_EmitInteger, MVT::i32, 14, 
/*72850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72853*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72863*/         0, /*End of Scope*/
/*72864*/       0, // EndSwitchOpcode
/*72865*/     /*Scope*/ 66, /*->72932*/
/*72866*/       OPC_RecordChild0, // #0 = $Vm
/*72867*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->72889
/*72870*/         OPC_CheckChild0Type, MVT::v8i16,
/*72872*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72874*/         OPC_EmitInteger, MVT::i32, 14, 
/*72877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72880*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*72889*/       /*SwitchType*/ 19, MVT::v4i16,// ->72910
/*72891*/         OPC_CheckChild0Type, MVT::v4i32,
/*72893*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72895*/         OPC_EmitInteger, MVT::i32, 14, 
/*72898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72901*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*72910*/       /*SwitchType*/ 19, MVT::v2i32,// ->72931
/*72912*/         OPC_CheckChild0Type, MVT::v2i64,
/*72914*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72916*/         OPC_EmitInteger, MVT::i32, 14, 
/*72919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72922*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*72931*/       0, // EndSwitchType
/*72932*/     0, /*End of Scope*/
/*72933*/   /*SwitchOpcode*/ 3|128,2/*259*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->73196
/*72937*/     OPC_Scope, 60|128,1/*188*/, /*->73128*/ // 2 children in Scope
/*72940*/       OPC_MoveChild0,
/*72941*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*72944*/       OPC_Scope, 90, /*->73036*/ // 2 children in Scope
/*72946*/         OPC_CheckChild0Integer, 41|128,4/*553*/, 
/*72949*/         OPC_RecordChild1, // #0 = $Vn
/*72950*/         OPC_SwitchType /*3 cases */, 26, MVT::v8i8,// ->72979
/*72953*/           OPC_CheckChild1Type, MVT::v8i8,
/*72955*/           OPC_RecordChild2, // #1 = $Vm
/*72956*/           OPC_CheckChild2Type, MVT::v8i8,
/*72958*/           OPC_MoveParent,
/*72959*/           OPC_CheckType, MVT::v8i16,
/*72961*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72963*/           OPC_EmitInteger, MVT::i32, 14, 
/*72966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72969*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 553:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72979*/         /*SwitchType*/ 26, MVT::v4i16,// ->73007
/*72981*/           OPC_CheckChild1Type, MVT::v4i16,
/*72983*/           OPC_RecordChild2, // #1 = $Vm
/*72984*/           OPC_CheckChild2Type, MVT::v4i16,
/*72986*/           OPC_MoveParent,
/*72987*/           OPC_CheckType, MVT::v4i32,
/*72989*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72991*/           OPC_EmitInteger, MVT::i32, 14, 
/*72994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72997*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 553:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73007*/         /*SwitchType*/ 26, MVT::v2i32,// ->73035
/*73009*/           OPC_CheckChild1Type, MVT::v2i32,
/*73011*/           OPC_RecordChild2, // #1 = $Vm
/*73012*/           OPC_CheckChild2Type, MVT::v2i32,
/*73014*/           OPC_MoveParent,
/*73015*/           OPC_CheckType, MVT::v2i64,
/*73017*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73019*/           OPC_EmitInteger, MVT::i32, 14, 
/*73022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73025*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 553:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73035*/         0, // EndSwitchType
/*73036*/       /*Scope*/ 90, /*->73127*/
/*73037*/         OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*73040*/         OPC_RecordChild1, // #0 = $Vn
/*73041*/         OPC_SwitchType /*3 cases */, 26, MVT::v8i8,// ->73070
/*73044*/           OPC_CheckChild1Type, MVT::v8i8,
/*73046*/           OPC_RecordChild2, // #1 = $Vm
/*73047*/           OPC_CheckChild2Type, MVT::v8i8,
/*73049*/           OPC_MoveParent,
/*73050*/           OPC_CheckType, MVT::v8i16,
/*73052*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73054*/           OPC_EmitInteger, MVT::i32, 14, 
/*73057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73060*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 554:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73070*/         /*SwitchType*/ 26, MVT::v4i16,// ->73098
/*73072*/           OPC_CheckChild1Type, MVT::v4i16,
/*73074*/           OPC_RecordChild2, // #1 = $Vm
/*73075*/           OPC_CheckChild2Type, MVT::v4i16,
/*73077*/           OPC_MoveParent,
/*73078*/           OPC_CheckType, MVT::v4i32,
/*73080*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73082*/           OPC_EmitInteger, MVT::i32, 14, 
/*73085*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73088*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 554:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73098*/         /*SwitchType*/ 26, MVT::v2i32,// ->73126
/*73100*/           OPC_CheckChild1Type, MVT::v2i32,
/*73102*/           OPC_RecordChild2, // #1 = $Vm
/*73103*/           OPC_CheckChild2Type, MVT::v2i32,
/*73105*/           OPC_MoveParent,
/*73106*/           OPC_CheckType, MVT::v2i64,
/*73108*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73110*/           OPC_EmitInteger, MVT::i32, 14, 
/*73113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73116*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 554:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73126*/         0, // EndSwitchType
/*73127*/       0, /*End of Scope*/
/*73128*/     /*Scope*/ 66, /*->73195*/
/*73129*/       OPC_RecordChild0, // #0 = $Vm
/*73130*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i16,// ->73152
/*73133*/         OPC_CheckChild0Type, MVT::v8i8,
/*73135*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73137*/         OPC_EmitInteger, MVT::i32, 14, 
/*73140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73143*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*73152*/       /*SwitchType*/ 19, MVT::v4i32,// ->73173
/*73154*/         OPC_CheckChild0Type, MVT::v4i16,
/*73156*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73158*/         OPC_EmitInteger, MVT::i32, 14, 
/*73161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73164*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*73173*/       /*SwitchType*/ 19, MVT::v2i64,// ->73194
/*73175*/         OPC_CheckChild0Type, MVT::v2i32,
/*73177*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73179*/         OPC_EmitInteger, MVT::i32, 14, 
/*73182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73185*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*73194*/       0, // EndSwitchType
/*73195*/     0, /*End of Scope*/
/*73196*/   /*SwitchOpcode*/ 62|128,4/*574*/, TARGET_VAL(ARMISD::VSHL),// ->73774
/*73200*/     OPC_Scope, 127|128,2/*383*/, /*->73586*/ // 2 children in Scope
/*73203*/       OPC_MoveChild0,
/*73204*/       OPC_SwitchOpcode /*2 cases */, 58|128,1/*186*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->73395
/*73209*/         OPC_RecordChild0, // #0 = $Rn
/*73210*/         OPC_Scope, 60, /*->73272*/ // 3 children in Scope
/*73212*/           OPC_CheckChild0Type, MVT::v8i8,
/*73214*/           OPC_MoveParent,
/*73215*/           OPC_Scope, 23, /*->73240*/ // 2 children in Scope
/*73217*/             OPC_CheckChild1Integer, 8, 
/*73219*/             OPC_CheckType, MVT::v8i16,
/*73221*/             OPC_EmitInteger, MVT::i32, 8, 
/*73224*/             OPC_EmitInteger, MVT::i32, 14, 
/*73227*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73230*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*73240*/           /*Scope*/ 30, /*->73271*/
/*73241*/             OPC_RecordChild1, // #1 = $SIMM
/*73242*/             OPC_MoveChild1,
/*73243*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73246*/             OPC_CheckPredicate, 88, // Predicate_imm1_7
/*73248*/             OPC_MoveParent,
/*73249*/             OPC_CheckType, MVT::v8i16,
/*73251*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73253*/             OPC_EmitConvertToTarget, 1,
/*73255*/             OPC_EmitInteger, MVT::i32, 14, 
/*73258*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73261*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73271*/           0, /*End of Scope*/
/*73272*/         /*Scope*/ 60, /*->73333*/
/*73273*/           OPC_CheckChild0Type, MVT::v4i16,
/*73275*/           OPC_MoveParent,
/*73276*/           OPC_Scope, 23, /*->73301*/ // 2 children in Scope
/*73278*/             OPC_CheckChild1Integer, 16, 
/*73280*/             OPC_CheckType, MVT::v4i32,
/*73282*/             OPC_EmitInteger, MVT::i32, 16, 
/*73285*/             OPC_EmitInteger, MVT::i32, 14, 
/*73288*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73291*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*73301*/           /*Scope*/ 30, /*->73332*/
/*73302*/             OPC_RecordChild1, // #1 = $SIMM
/*73303*/             OPC_MoveChild1,
/*73304*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73307*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*73309*/             OPC_MoveParent,
/*73310*/             OPC_CheckType, MVT::v4i32,
/*73312*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73314*/             OPC_EmitConvertToTarget, 1,
/*73316*/             OPC_EmitInteger, MVT::i32, 14, 
/*73319*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73322*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73332*/           0, /*End of Scope*/
/*73333*/         /*Scope*/ 60, /*->73394*/
/*73334*/           OPC_CheckChild0Type, MVT::v2i32,
/*73336*/           OPC_MoveParent,
/*73337*/           OPC_Scope, 23, /*->73362*/ // 2 children in Scope
/*73339*/             OPC_CheckChild1Integer, 32, 
/*73341*/             OPC_CheckType, MVT::v2i64,
/*73343*/             OPC_EmitInteger, MVT::i32, 32, 
/*73346*/             OPC_EmitInteger, MVT::i32, 14, 
/*73349*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73352*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*73362*/           /*Scope*/ 30, /*->73393*/
/*73363*/             OPC_RecordChild1, // #1 = $SIMM
/*73364*/             OPC_MoveChild1,
/*73365*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73368*/             OPC_CheckPredicate, 89, // Predicate_imm1_31
/*73370*/             OPC_MoveParent,
/*73371*/             OPC_CheckType, MVT::v2i64,
/*73373*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73375*/             OPC_EmitConvertToTarget, 1,
/*73377*/             OPC_EmitInteger, MVT::i32, 14, 
/*73380*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73383*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73393*/           0, /*End of Scope*/
/*73394*/         0, /*End of Scope*/
/*73395*/       /*SwitchOpcode*/ 58|128,1/*186*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->73585
/*73399*/         OPC_RecordChild0, // #0 = $Rn
/*73400*/         OPC_Scope, 60, /*->73462*/ // 3 children in Scope
/*73402*/           OPC_CheckChild0Type, MVT::v8i8,
/*73404*/           OPC_MoveParent,
/*73405*/           OPC_Scope, 23, /*->73430*/ // 2 children in Scope
/*73407*/             OPC_CheckChild1Integer, 8, 
/*73409*/             OPC_CheckType, MVT::v8i16,
/*73411*/             OPC_EmitInteger, MVT::i32, 8, 
/*73414*/             OPC_EmitInteger, MVT::i32, 14, 
/*73417*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73420*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*73430*/           /*Scope*/ 30, /*->73461*/
/*73431*/             OPC_RecordChild1, // #1 = $SIMM
/*73432*/             OPC_MoveChild1,
/*73433*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73436*/             OPC_CheckPredicate, 88, // Predicate_imm1_7
/*73438*/             OPC_MoveParent,
/*73439*/             OPC_CheckType, MVT::v8i16,
/*73441*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73443*/             OPC_EmitConvertToTarget, 1,
/*73445*/             OPC_EmitInteger, MVT::i32, 14, 
/*73448*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73451*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73461*/           0, /*End of Scope*/
/*73462*/         /*Scope*/ 60, /*->73523*/
/*73463*/           OPC_CheckChild0Type, MVT::v4i16,
/*73465*/           OPC_MoveParent,
/*73466*/           OPC_Scope, 23, /*->73491*/ // 2 children in Scope
/*73468*/             OPC_CheckChild1Integer, 16, 
/*73470*/             OPC_CheckType, MVT::v4i32,
/*73472*/             OPC_EmitInteger, MVT::i32, 16, 
/*73475*/             OPC_EmitInteger, MVT::i32, 14, 
/*73478*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73481*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*73491*/           /*Scope*/ 30, /*->73522*/
/*73492*/             OPC_RecordChild1, // #1 = $SIMM
/*73493*/             OPC_MoveChild1,
/*73494*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73497*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*73499*/             OPC_MoveParent,
/*73500*/             OPC_CheckType, MVT::v4i32,
/*73502*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73504*/             OPC_EmitConvertToTarget, 1,
/*73506*/             OPC_EmitInteger, MVT::i32, 14, 
/*73509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73512*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73522*/           0, /*End of Scope*/
/*73523*/         /*Scope*/ 60, /*->73584*/
/*73524*/           OPC_CheckChild0Type, MVT::v2i32,
/*73526*/           OPC_MoveParent,
/*73527*/           OPC_Scope, 23, /*->73552*/ // 2 children in Scope
/*73529*/             OPC_CheckChild1Integer, 32, 
/*73531*/             OPC_CheckType, MVT::v2i64,
/*73533*/             OPC_EmitInteger, MVT::i32, 32, 
/*73536*/             OPC_EmitInteger, MVT::i32, 14, 
/*73539*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73542*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*73552*/           /*Scope*/ 30, /*->73583*/
/*73553*/             OPC_RecordChild1, // #1 = $SIMM
/*73554*/             OPC_MoveChild1,
/*73555*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73558*/             OPC_CheckPredicate, 89, // Predicate_imm1_31
/*73560*/             OPC_MoveParent,
/*73561*/             OPC_CheckType, MVT::v2i64,
/*73563*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73565*/             OPC_EmitConvertToTarget, 1,
/*73567*/             OPC_EmitInteger, MVT::i32, 14, 
/*73570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73573*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73583*/           0, /*End of Scope*/
/*73584*/         0, /*End of Scope*/
/*73585*/       0, // EndSwitchOpcode
/*73586*/     /*Scope*/ 57|128,1/*185*/, /*->73773*/
/*73588*/       OPC_RecordChild0, // #0 = $Vm
/*73589*/       OPC_RecordChild1, // #1 = $SIMM
/*73590*/       OPC_MoveChild1,
/*73591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73594*/       OPC_MoveParent,
/*73595*/       OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->73618
/*73598*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73600*/         OPC_EmitConvertToTarget, 1,
/*73602*/         OPC_EmitInteger, MVT::i32, 14, 
/*73605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73608*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73618*/       /*SwitchType*/ 20, MVT::v4i16,// ->73640
/*73620*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73622*/         OPC_EmitConvertToTarget, 1,
/*73624*/         OPC_EmitInteger, MVT::i32, 14, 
/*73627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73630*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73640*/       /*SwitchType*/ 20, MVT::v2i32,// ->73662
/*73642*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73644*/         OPC_EmitConvertToTarget, 1,
/*73646*/         OPC_EmitInteger, MVT::i32, 14, 
/*73649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73652*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73662*/       /*SwitchType*/ 20, MVT::v1i64,// ->73684
/*73664*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73666*/         OPC_EmitConvertToTarget, 1,
/*73668*/         OPC_EmitInteger, MVT::i32, 14, 
/*73671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73674*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73684*/       /*SwitchType*/ 20, MVT::v16i8,// ->73706
/*73686*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73688*/         OPC_EmitConvertToTarget, 1,
/*73690*/         OPC_EmitInteger, MVT::i32, 14, 
/*73693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73696*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73706*/       /*SwitchType*/ 20, MVT::v8i16,// ->73728
/*73708*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73710*/         OPC_EmitConvertToTarget, 1,
/*73712*/         OPC_EmitInteger, MVT::i32, 14, 
/*73715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73718*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73728*/       /*SwitchType*/ 20, MVT::v4i32,// ->73750
/*73730*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73732*/         OPC_EmitConvertToTarget, 1,
/*73734*/         OPC_EmitInteger, MVT::i32, 14, 
/*73737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73740*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73750*/       /*SwitchType*/ 20, MVT::v2i64,// ->73772
/*73752*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73754*/         OPC_EmitConvertToTarget, 1,
/*73756*/         OPC_EmitInteger, MVT::i32, 14, 
/*73759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73762*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73772*/       0, // EndSwitchType
/*73773*/     0, /*End of Scope*/
/*73774*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLs),// ->73935
/*73778*/     OPC_RecordChild0, // #0 = $Vn
/*73779*/     OPC_Scope, 64, /*->73845*/ // 3 children in Scope
/*73781*/       OPC_CheckChild0Type, MVT::v4i16,
/*73783*/       OPC_Scope, 37, /*->73822*/ // 2 children in Scope
/*73785*/         OPC_MoveChild1,
/*73786*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73789*/         OPC_RecordChild0, // #1 = $Vm
/*73790*/         OPC_CheckChild0Type, MVT::v4i16,
/*73792*/         OPC_RecordChild1, // #2 = $lane
/*73793*/         OPC_MoveChild1,
/*73794*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73797*/         OPC_MoveParent,
/*73798*/         OPC_MoveParent,
/*73799*/         OPC_CheckType, MVT::v4i32,
/*73801*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73803*/         OPC_EmitConvertToTarget, 2,
/*73805*/         OPC_EmitInteger, MVT::i32, 14, 
/*73808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73811*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73822*/       /*Scope*/ 21, /*->73844*/
/*73823*/         OPC_RecordChild1, // #1 = $Vm
/*73824*/         OPC_CheckType, MVT::v4i32,
/*73826*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73828*/         OPC_EmitInteger, MVT::i32, 14, 
/*73831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73834*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73844*/       0, /*End of Scope*/
/*73845*/     /*Scope*/ 64, /*->73910*/
/*73846*/       OPC_CheckChild0Type, MVT::v2i32,
/*73848*/       OPC_Scope, 37, /*->73887*/ // 2 children in Scope
/*73850*/         OPC_MoveChild1,
/*73851*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73854*/         OPC_RecordChild0, // #1 = $Vm
/*73855*/         OPC_CheckChild0Type, MVT::v2i32,
/*73857*/         OPC_RecordChild1, // #2 = $lane
/*73858*/         OPC_MoveChild1,
/*73859*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73862*/         OPC_MoveParent,
/*73863*/         OPC_MoveParent,
/*73864*/         OPC_CheckType, MVT::v2i64,
/*73866*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73868*/         OPC_EmitConvertToTarget, 2,
/*73870*/         OPC_EmitInteger, MVT::i32, 14, 
/*73873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73876*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73887*/       /*Scope*/ 21, /*->73909*/
/*73888*/         OPC_RecordChild1, // #1 = $Vm
/*73889*/         OPC_CheckType, MVT::v2i64,
/*73891*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73893*/         OPC_EmitInteger, MVT::i32, 14, 
/*73896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73899*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73909*/       0, /*End of Scope*/
/*73910*/     /*Scope*/ 23, /*->73934*/
/*73911*/       OPC_CheckChild0Type, MVT::v8i8,
/*73913*/       OPC_RecordChild1, // #1 = $Vm
/*73914*/       OPC_CheckType, MVT::v8i16,
/*73916*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73918*/       OPC_EmitInteger, MVT::i32, 14, 
/*73921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73924*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73934*/     0, /*End of Scope*/
/*73935*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLu),// ->74096
/*73939*/     OPC_RecordChild0, // #0 = $Vn
/*73940*/     OPC_Scope, 64, /*->74006*/ // 3 children in Scope
/*73942*/       OPC_CheckChild0Type, MVT::v4i16,
/*73944*/       OPC_Scope, 37, /*->73983*/ // 2 children in Scope
/*73946*/         OPC_MoveChild1,
/*73947*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73950*/         OPC_RecordChild0, // #1 = $Vm
/*73951*/         OPC_CheckChild0Type, MVT::v4i16,
/*73953*/         OPC_RecordChild1, // #2 = $lane
/*73954*/         OPC_MoveChild1,
/*73955*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73958*/         OPC_MoveParent,
/*73959*/         OPC_MoveParent,
/*73960*/         OPC_CheckType, MVT::v4i32,
/*73962*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73964*/         OPC_EmitConvertToTarget, 2,
/*73966*/         OPC_EmitInteger, MVT::i32, 14, 
/*73969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73972*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73983*/       /*Scope*/ 21, /*->74005*/
/*73984*/         OPC_RecordChild1, // #1 = $Vm
/*73985*/         OPC_CheckType, MVT::v4i32,
/*73987*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73989*/         OPC_EmitInteger, MVT::i32, 14, 
/*73992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74005*/       0, /*End of Scope*/
/*74006*/     /*Scope*/ 64, /*->74071*/
/*74007*/       OPC_CheckChild0Type, MVT::v2i32,
/*74009*/       OPC_Scope, 37, /*->74048*/ // 2 children in Scope
/*74011*/         OPC_MoveChild1,
/*74012*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*74015*/         OPC_RecordChild0, // #1 = $Vm
/*74016*/         OPC_CheckChild0Type, MVT::v2i32,
/*74018*/         OPC_RecordChild1, // #2 = $lane
/*74019*/         OPC_MoveChild1,
/*74020*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74023*/         OPC_MoveParent,
/*74024*/         OPC_MoveParent,
/*74025*/         OPC_CheckType, MVT::v2i64,
/*74027*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74029*/         OPC_EmitConvertToTarget, 2,
/*74031*/         OPC_EmitInteger, MVT::i32, 14, 
/*74034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74037*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*74048*/       /*Scope*/ 21, /*->74070*/
/*74049*/         OPC_RecordChild1, // #1 = $Vm
/*74050*/         OPC_CheckType, MVT::v2i64,
/*74052*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74054*/         OPC_EmitInteger, MVT::i32, 14, 
/*74057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74060*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74070*/       0, /*End of Scope*/
/*74071*/     /*Scope*/ 23, /*->74095*/
/*74072*/       OPC_CheckChild0Type, MVT::v8i8,
/*74074*/       OPC_RecordChild1, // #1 = $Vm
/*74075*/       OPC_CheckType, MVT::v8i16,
/*74077*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74079*/       OPC_EmitInteger, MVT::i32, 14, 
/*74082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74085*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74095*/     0, /*End of Scope*/
/*74096*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VRSHRN),// ->74201
/*74099*/     OPC_RecordChild0, // #0 = $Vm
/*74100*/     OPC_Scope, 32, /*->74134*/ // 3 children in Scope
/*74102*/       OPC_CheckChild0Type, MVT::v8i16,
/*74104*/       OPC_RecordChild1, // #1 = $SIMM
/*74105*/       OPC_MoveChild1,
/*74106*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74109*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74111*/       OPC_MoveParent,
/*74112*/       OPC_CheckType, MVT::v8i8,
/*74114*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74116*/       OPC_EmitConvertToTarget, 1,
/*74118*/       OPC_EmitInteger, MVT::i32, 14, 
/*74121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74124*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74134*/     /*Scope*/ 32, /*->74167*/
/*74135*/       OPC_CheckChild0Type, MVT::v4i32,
/*74137*/       OPC_RecordChild1, // #1 = $SIMM
/*74138*/       OPC_MoveChild1,
/*74139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74142*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74144*/       OPC_MoveParent,
/*74145*/       OPC_CheckType, MVT::v4i16,
/*74147*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74149*/       OPC_EmitConvertToTarget, 1,
/*74151*/       OPC_EmitInteger, MVT::i32, 14, 
/*74154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74157*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74167*/     /*Scope*/ 32, /*->74200*/
/*74168*/       OPC_CheckChild0Type, MVT::v2i64,
/*74170*/       OPC_RecordChild1, // #1 = $SIMM
/*74171*/       OPC_MoveChild1,
/*74172*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74175*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74177*/       OPC_MoveParent,
/*74178*/       OPC_CheckType, MVT::v2i32,
/*74180*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74182*/       OPC_EmitConvertToTarget, 1,
/*74184*/       OPC_EmitInteger, MVT::i32, 14, 
/*74187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74190*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74200*/     0, /*End of Scope*/
/*74201*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNs),// ->74306
/*74204*/     OPC_RecordChild0, // #0 = $Vm
/*74205*/     OPC_Scope, 32, /*->74239*/ // 3 children in Scope
/*74207*/       OPC_CheckChild0Type, MVT::v8i16,
/*74209*/       OPC_RecordChild1, // #1 = $SIMM
/*74210*/       OPC_MoveChild1,
/*74211*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74214*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74216*/       OPC_MoveParent,
/*74217*/       OPC_CheckType, MVT::v8i8,
/*74219*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74221*/       OPC_EmitConvertToTarget, 1,
/*74223*/       OPC_EmitInteger, MVT::i32, 14, 
/*74226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74229*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74239*/     /*Scope*/ 32, /*->74272*/
/*74240*/       OPC_CheckChild0Type, MVT::v4i32,
/*74242*/       OPC_RecordChild1, // #1 = $SIMM
/*74243*/       OPC_MoveChild1,
/*74244*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74247*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74249*/       OPC_MoveParent,
/*74250*/       OPC_CheckType, MVT::v4i16,
/*74252*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74254*/       OPC_EmitConvertToTarget, 1,
/*74256*/       OPC_EmitInteger, MVT::i32, 14, 
/*74259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74262*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74272*/     /*Scope*/ 32, /*->74305*/
/*74273*/       OPC_CheckChild0Type, MVT::v2i64,
/*74275*/       OPC_RecordChild1, // #1 = $SIMM
/*74276*/       OPC_MoveChild1,
/*74277*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74280*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74282*/       OPC_MoveParent,
/*74283*/       OPC_CheckType, MVT::v2i32,
/*74285*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74287*/       OPC_EmitConvertToTarget, 1,
/*74289*/       OPC_EmitInteger, MVT::i32, 14, 
/*74292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74295*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74305*/     0, /*End of Scope*/
/*74306*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNu),// ->74411
/*74309*/     OPC_RecordChild0, // #0 = $Vm
/*74310*/     OPC_Scope, 32, /*->74344*/ // 3 children in Scope
/*74312*/       OPC_CheckChild0Type, MVT::v8i16,
/*74314*/       OPC_RecordChild1, // #1 = $SIMM
/*74315*/       OPC_MoveChild1,
/*74316*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74319*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74321*/       OPC_MoveParent,
/*74322*/       OPC_CheckType, MVT::v8i8,
/*74324*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74326*/       OPC_EmitConvertToTarget, 1,
/*74328*/       OPC_EmitInteger, MVT::i32, 14, 
/*74331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74334*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74344*/     /*Scope*/ 32, /*->74377*/
/*74345*/       OPC_CheckChild0Type, MVT::v4i32,
/*74347*/       OPC_RecordChild1, // #1 = $SIMM
/*74348*/       OPC_MoveChild1,
/*74349*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74352*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74354*/       OPC_MoveParent,
/*74355*/       OPC_CheckType, MVT::v4i16,
/*74357*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74359*/       OPC_EmitConvertToTarget, 1,
/*74361*/       OPC_EmitInteger, MVT::i32, 14, 
/*74364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74367*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74377*/     /*Scope*/ 32, /*->74410*/
/*74378*/       OPC_CheckChild0Type, MVT::v2i64,
/*74380*/       OPC_RecordChild1, // #1 = $SIMM
/*74381*/       OPC_MoveChild1,
/*74382*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74385*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74387*/       OPC_MoveParent,
/*74388*/       OPC_CheckType, MVT::v2i32,
/*74390*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74392*/       OPC_EmitConvertToTarget, 1,
/*74394*/       OPC_EmitInteger, MVT::i32, 14, 
/*74397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74400*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74410*/     0, /*End of Scope*/
/*74411*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNsu),// ->74516
/*74414*/     OPC_RecordChild0, // #0 = $Vm
/*74415*/     OPC_Scope, 32, /*->74449*/ // 3 children in Scope
/*74417*/       OPC_CheckChild0Type, MVT::v8i16,
/*74419*/       OPC_RecordChild1, // #1 = $SIMM
/*74420*/       OPC_MoveChild1,
/*74421*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74424*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74426*/       OPC_MoveParent,
/*74427*/       OPC_CheckType, MVT::v8i8,
/*74429*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74431*/       OPC_EmitConvertToTarget, 1,
/*74433*/       OPC_EmitInteger, MVT::i32, 14, 
/*74436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74439*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74449*/     /*Scope*/ 32, /*->74482*/
/*74450*/       OPC_CheckChild0Type, MVT::v4i32,
/*74452*/       OPC_RecordChild1, // #1 = $SIMM
/*74453*/       OPC_MoveChild1,
/*74454*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74457*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74459*/       OPC_MoveParent,
/*74460*/       OPC_CheckType, MVT::v4i16,
/*74462*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74464*/       OPC_EmitConvertToTarget, 1,
/*74466*/       OPC_EmitInteger, MVT::i32, 14, 
/*74469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74472*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74482*/     /*Scope*/ 32, /*->74515*/
/*74483*/       OPC_CheckChild0Type, MVT::v2i64,
/*74485*/       OPC_RecordChild1, // #1 = $SIMM
/*74486*/       OPC_MoveChild1,
/*74487*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74490*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74492*/       OPC_MoveParent,
/*74493*/       OPC_CheckType, MVT::v2i32,
/*74495*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74497*/       OPC_EmitConvertToTarget, 1,
/*74499*/       OPC_EmitInteger, MVT::i32, 14, 
/*74502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74505*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74515*/     0, /*End of Scope*/
/*74516*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNs),// ->74621
/*74519*/     OPC_RecordChild0, // #0 = $Vm
/*74520*/     OPC_Scope, 32, /*->74554*/ // 3 children in Scope
/*74522*/       OPC_CheckChild0Type, MVT::v8i16,
/*74524*/       OPC_RecordChild1, // #1 = $SIMM
/*74525*/       OPC_MoveChild1,
/*74526*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74529*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74531*/       OPC_MoveParent,
/*74532*/       OPC_CheckType, MVT::v8i8,
/*74534*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74536*/       OPC_EmitConvertToTarget, 1,
/*74538*/       OPC_EmitInteger, MVT::i32, 14, 
/*74541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74544*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74554*/     /*Scope*/ 32, /*->74587*/
/*74555*/       OPC_CheckChild0Type, MVT::v4i32,
/*74557*/       OPC_RecordChild1, // #1 = $SIMM
/*74558*/       OPC_MoveChild1,
/*74559*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74562*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74564*/       OPC_MoveParent,
/*74565*/       OPC_CheckType, MVT::v4i16,
/*74567*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74569*/       OPC_EmitConvertToTarget, 1,
/*74571*/       OPC_EmitInteger, MVT::i32, 14, 
/*74574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74577*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74587*/     /*Scope*/ 32, /*->74620*/
/*74588*/       OPC_CheckChild0Type, MVT::v2i64,
/*74590*/       OPC_RecordChild1, // #1 = $SIMM
/*74591*/       OPC_MoveChild1,
/*74592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74595*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74597*/       OPC_MoveParent,
/*74598*/       OPC_CheckType, MVT::v2i32,
/*74600*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74602*/       OPC_EmitConvertToTarget, 1,
/*74604*/       OPC_EmitInteger, MVT::i32, 14, 
/*74607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74610*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74620*/     0, /*End of Scope*/
/*74621*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNu),// ->74726
/*74624*/     OPC_RecordChild0, // #0 = $Vm
/*74625*/     OPC_Scope, 32, /*->74659*/ // 3 children in Scope
/*74627*/       OPC_CheckChild0Type, MVT::v8i16,
/*74629*/       OPC_RecordChild1, // #1 = $SIMM
/*74630*/       OPC_MoveChild1,
/*74631*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74634*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74636*/       OPC_MoveParent,
/*74637*/       OPC_CheckType, MVT::v8i8,
/*74639*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74641*/       OPC_EmitConvertToTarget, 1,
/*74643*/       OPC_EmitInteger, MVT::i32, 14, 
/*74646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74649*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74659*/     /*Scope*/ 32, /*->74692*/
/*74660*/       OPC_CheckChild0Type, MVT::v4i32,
/*74662*/       OPC_RecordChild1, // #1 = $SIMM
/*74663*/       OPC_MoveChild1,
/*74664*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74667*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74669*/       OPC_MoveParent,
/*74670*/       OPC_CheckType, MVT::v4i16,
/*74672*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74674*/       OPC_EmitConvertToTarget, 1,
/*74676*/       OPC_EmitInteger, MVT::i32, 14, 
/*74679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74682*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74692*/     /*Scope*/ 32, /*->74725*/
/*74693*/       OPC_CheckChild0Type, MVT::v2i64,
/*74695*/       OPC_RecordChild1, // #1 = $SIMM
/*74696*/       OPC_MoveChild1,
/*74697*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74700*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74702*/       OPC_MoveParent,
/*74703*/       OPC_CheckType, MVT::v2i32,
/*74705*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74707*/       OPC_EmitConvertToTarget, 1,
/*74709*/       OPC_EmitInteger, MVT::i32, 14, 
/*74712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74715*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74725*/     0, /*End of Scope*/
/*74726*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNsu),// ->74831
/*74729*/     OPC_RecordChild0, // #0 = $Vm
/*74730*/     OPC_Scope, 32, /*->74764*/ // 3 children in Scope
/*74732*/       OPC_CheckChild0Type, MVT::v8i16,
/*74734*/       OPC_RecordChild1, // #1 = $SIMM
/*74735*/       OPC_MoveChild1,
/*74736*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74739*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74741*/       OPC_MoveParent,
/*74742*/       OPC_CheckType, MVT::v8i8,
/*74744*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74746*/       OPC_EmitConvertToTarget, 1,
/*74748*/       OPC_EmitInteger, MVT::i32, 14, 
/*74751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74754*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74764*/     /*Scope*/ 32, /*->74797*/
/*74765*/       OPC_CheckChild0Type, MVT::v4i32,
/*74767*/       OPC_RecordChild1, // #1 = $SIMM
/*74768*/       OPC_MoveChild1,
/*74769*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74772*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74774*/       OPC_MoveParent,
/*74775*/       OPC_CheckType, MVT::v4i16,
/*74777*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74779*/       OPC_EmitConvertToTarget, 1,
/*74781*/       OPC_EmitInteger, MVT::i32, 14, 
/*74784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74787*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74797*/     /*Scope*/ 32, /*->74830*/
/*74798*/       OPC_CheckChild0Type, MVT::v2i64,
/*74800*/       OPC_RecordChild1, // #1 = $SIMM
/*74801*/       OPC_MoveChild1,
/*74802*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74805*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74807*/       OPC_MoveParent,
/*74808*/       OPC_CheckType, MVT::v2i32,
/*74810*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74812*/       OPC_EmitConvertToTarget, 1,
/*74814*/       OPC_EmitInteger, MVT::i32, 14, 
/*74817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74820*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74830*/     0, /*End of Scope*/
/*74831*/   /*SwitchOpcode*/ 30|128,3/*414*/, TARGET_VAL(ARMISD::VDUPLANE),// ->75249
/*74835*/     OPC_RecordChild0, // #0 = $Vm
/*74836*/     OPC_Scope, 59, /*->74897*/ // 8 children in Scope
/*74838*/       OPC_CheckChild0Type, MVT::v8i8,
/*74840*/       OPC_RecordChild1, // #1 = $lane
/*74841*/       OPC_MoveChild1,
/*74842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74845*/       OPC_Scope, 25, /*->74872*/ // 2 children in Scope
/*74847*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74849*/         OPC_MoveParent,
/*74850*/         OPC_CheckType, MVT::v16i8,
/*74852*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74854*/         OPC_EmitConvertToTarget, 1,
/*74856*/         OPC_EmitInteger, MVT::i32, 14, 
/*74859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74872*/       /*Scope*/ 23, /*->74896*/
/*74873*/         OPC_MoveParent,
/*74874*/         OPC_CheckType, MVT::v8i8,
/*74876*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74878*/         OPC_EmitConvertToTarget, 1,
/*74880*/         OPC_EmitInteger, MVT::i32, 14, 
/*74883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74886*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8d), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74896*/       0, /*End of Scope*/
/*74897*/     /*Scope*/ 59, /*->74957*/
/*74898*/       OPC_CheckChild0Type, MVT::v4i16,
/*74900*/       OPC_RecordChild1, // #1 = $lane
/*74901*/       OPC_MoveChild1,
/*74902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74905*/       OPC_Scope, 25, /*->74932*/ // 2 children in Scope
/*74907*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74909*/         OPC_MoveParent,
/*74910*/         OPC_CheckType, MVT::v8i16,
/*74912*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74914*/         OPC_EmitConvertToTarget, 1,
/*74916*/         OPC_EmitInteger, MVT::i32, 14, 
/*74919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74922*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74932*/       /*Scope*/ 23, /*->74956*/
/*74933*/         OPC_MoveParent,
/*74934*/         OPC_CheckType, MVT::v4i16,
/*74936*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74938*/         OPC_EmitConvertToTarget, 1,
/*74940*/         OPC_EmitInteger, MVT::i32, 14, 
/*74943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74946*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16d), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74956*/       0, /*End of Scope*/
/*74957*/     /*Scope*/ 59, /*->75017*/
/*74958*/       OPC_CheckChild0Type, MVT::v2i32,
/*74960*/       OPC_RecordChild1, // #1 = $lane
/*74961*/       OPC_MoveChild1,
/*74962*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74965*/       OPC_Scope, 25, /*->74992*/ // 2 children in Scope
/*74967*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74969*/         OPC_MoveParent,
/*74970*/         OPC_CheckType, MVT::v4i32,
/*74972*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74974*/         OPC_EmitConvertToTarget, 1,
/*74976*/         OPC_EmitInteger, MVT::i32, 14, 
/*74979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74982*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74992*/       /*Scope*/ 23, /*->75016*/
/*74993*/         OPC_MoveParent,
/*74994*/         OPC_CheckType, MVT::v2i32,
/*74996*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74998*/         OPC_EmitConvertToTarget, 1,
/*75000*/         OPC_EmitInteger, MVT::i32, 14, 
/*75003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75006*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*75016*/       0, /*End of Scope*/
/*75017*/     /*Scope*/ 44, /*->75062*/
/*75018*/       OPC_CheckChild0Type, MVT::v16i8,
/*75020*/       OPC_RecordChild1, // #1 = $lane
/*75021*/       OPC_MoveChild1,
/*75022*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75025*/       OPC_MoveParent,
/*75026*/       OPC_CheckType, MVT::v16i8,
/*75028*/       OPC_EmitConvertToTarget, 1,
/*75030*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*75033*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*75041*/       OPC_EmitConvertToTarget, 1,
/*75043*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*75046*/       OPC_EmitInteger, MVT::i32, 14, 
/*75049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75052*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                    MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*75062*/     /*Scope*/ 44, /*->75107*/
/*75063*/       OPC_CheckChild0Type, MVT::v8i16,
/*75065*/       OPC_RecordChild1, // #1 = $lane
/*75066*/       OPC_MoveChild1,
/*75067*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75070*/       OPC_MoveParent,
/*75071*/       OPC_CheckType, MVT::v8i16,
/*75073*/       OPC_EmitConvertToTarget, 1,
/*75075*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*75078*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*75086*/       OPC_EmitConvertToTarget, 1,
/*75088*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*75091*/       OPC_EmitInteger, MVT::i32, 14, 
/*75094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75097*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                    MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*75107*/     /*Scope*/ 44, /*->75152*/
/*75108*/       OPC_CheckChild0Type, MVT::v4i32,
/*75110*/       OPC_RecordChild1, // #1 = $lane
/*75111*/       OPC_MoveChild1,
/*75112*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75115*/       OPC_MoveParent,
/*75116*/       OPC_CheckType, MVT::v4i32,
/*75118*/       OPC_EmitConvertToTarget, 1,
/*75120*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*75123*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*75131*/       OPC_EmitConvertToTarget, 1,
/*75133*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*75136*/       OPC_EmitInteger, MVT::i32, 14, 
/*75139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75142*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*75152*/     /*Scope*/ 50, /*->75203*/
/*75153*/       OPC_CheckChild0Type, MVT::v2f32,
/*75155*/       OPC_RecordChild1, // #1 = $lane
/*75156*/       OPC_MoveChild1,
/*75157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75160*/       OPC_MoveParent,
/*75161*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->75182
/*75164*/         OPC_EmitConvertToTarget, 1,
/*75166*/         OPC_EmitInteger, MVT::i32, 14, 
/*75169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75172*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*75182*/       /*SwitchType*/ 18, MVT::v4f32,// ->75202
/*75184*/         OPC_EmitConvertToTarget, 1,
/*75186*/         OPC_EmitInteger, MVT::i32, 14, 
/*75189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75192*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*75202*/       0, // EndSwitchType
/*75203*/     /*Scope*/ 44, /*->75248*/
/*75204*/       OPC_CheckChild0Type, MVT::v4f32,
/*75206*/       OPC_RecordChild1, // #1 = $lane
/*75207*/       OPC_MoveChild1,
/*75208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75211*/       OPC_MoveParent,
/*75212*/       OPC_CheckType, MVT::v4f32,
/*75214*/       OPC_EmitConvertToTarget, 1,
/*75216*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*75219*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*75227*/       OPC_EmitConvertToTarget, 1,
/*75229*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*75232*/       OPC_EmitInteger, MVT::i32, 14, 
/*75235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75238*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*75248*/     0, /*End of Scope*/
/*75249*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VORRIMM),// ->75341
/*75252*/     OPC_RecordChild0, // #0 = $src
/*75253*/     OPC_RecordChild1, // #1 = $SIMM
/*75254*/     OPC_MoveChild1,
/*75255*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75258*/     OPC_MoveParent,
/*75259*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->75280
/*75262*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75264*/       OPC_EmitInteger, MVT::i32, 14, 
/*75267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75270*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*75280*/     /*SwitchType*/ 18, MVT::v2i32,// ->75300
/*75282*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75284*/       OPC_EmitInteger, MVT::i32, 14, 
/*75287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75290*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*75300*/     /*SwitchType*/ 18, MVT::v8i16,// ->75320
/*75302*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75304*/       OPC_EmitInteger, MVT::i32, 14, 
/*75307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75310*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*75320*/     /*SwitchType*/ 18, MVT::v4i32,// ->75340
/*75322*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75324*/       OPC_EmitInteger, MVT::i32, 14, 
/*75327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75330*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*75340*/     0, // EndSwitchType
/*75341*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VBICIMM),// ->75433
/*75344*/     OPC_RecordChild0, // #0 = $src
/*75345*/     OPC_RecordChild1, // #1 = $SIMM
/*75346*/     OPC_MoveChild1,
/*75347*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75350*/     OPC_MoveParent,
/*75351*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->75372
/*75354*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75356*/       OPC_EmitInteger, MVT::i32, 14, 
/*75359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75362*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*75372*/     /*SwitchType*/ 18, MVT::v2i32,// ->75392
/*75374*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75376*/       OPC_EmitInteger, MVT::i32, 14, 
/*75379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75382*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*75392*/     /*SwitchType*/ 18, MVT::v8i16,// ->75412
/*75394*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75396*/       OPC_EmitInteger, MVT::i32, 14, 
/*75399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75402*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*75412*/     /*SwitchType*/ 18, MVT::v4i32,// ->75432
/*75414*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75416*/       OPC_EmitInteger, MVT::i32, 14, 
/*75419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75422*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*75432*/     0, // EndSwitchType
/*75433*/   /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMVNIMM),// ->75520
/*75436*/     OPC_RecordChild0, // #0 = $SIMM
/*75437*/     OPC_MoveChild0,
/*75438*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75441*/     OPC_MoveParent,
/*75442*/     OPC_SwitchType /*4 cases */, 17, MVT::v4i16,// ->75462
/*75445*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75447*/       OPC_EmitInteger, MVT::i32, 14, 
/*75450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75453*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*75462*/     /*SwitchType*/ 17, MVT::v8i16,// ->75481
/*75464*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75466*/       OPC_EmitInteger, MVT::i32, 14, 
/*75469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75472*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*75481*/     /*SwitchType*/ 17, MVT::v2i32,// ->75500
/*75483*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75485*/       OPC_EmitInteger, MVT::i32, 14, 
/*75488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75491*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*75500*/     /*SwitchType*/ 17, MVT::v4i32,// ->75519
/*75502*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75504*/       OPC_EmitInteger, MVT::i32, 14, 
/*75507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75510*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*75519*/     0, // EndSwitchType
/*75520*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRs),// ->75709
/*75524*/     OPC_RecordChild0, // #0 = $Vm
/*75525*/     OPC_RecordChild1, // #1 = $SIMM
/*75526*/     OPC_MoveChild1,
/*75527*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75530*/     OPC_MoveParent,
/*75531*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75554
/*75534*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75536*/       OPC_EmitConvertToTarget, 1,
/*75538*/       OPC_EmitInteger, MVT::i32, 14, 
/*75541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75544*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75554*/     /*SwitchType*/ 20, MVT::v4i16,// ->75576
/*75556*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75558*/       OPC_EmitConvertToTarget, 1,
/*75560*/       OPC_EmitInteger, MVT::i32, 14, 
/*75563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75566*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75576*/     /*SwitchType*/ 20, MVT::v2i32,// ->75598
/*75578*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75580*/       OPC_EmitConvertToTarget, 1,
/*75582*/       OPC_EmitInteger, MVT::i32, 14, 
/*75585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75588*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75598*/     /*SwitchType*/ 20, MVT::v1i64,// ->75620
/*75600*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75602*/       OPC_EmitConvertToTarget, 1,
/*75604*/       OPC_EmitInteger, MVT::i32, 14, 
/*75607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75610*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75620*/     /*SwitchType*/ 20, MVT::v16i8,// ->75642
/*75622*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75624*/       OPC_EmitConvertToTarget, 1,
/*75626*/       OPC_EmitInteger, MVT::i32, 14, 
/*75629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75632*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75642*/     /*SwitchType*/ 20, MVT::v8i16,// ->75664
/*75644*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75646*/       OPC_EmitConvertToTarget, 1,
/*75648*/       OPC_EmitInteger, MVT::i32, 14, 
/*75651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75654*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75664*/     /*SwitchType*/ 20, MVT::v4i32,// ->75686
/*75666*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75668*/       OPC_EmitConvertToTarget, 1,
/*75670*/       OPC_EmitInteger, MVT::i32, 14, 
/*75673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75676*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75686*/     /*SwitchType*/ 20, MVT::v2i64,// ->75708
/*75688*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75690*/       OPC_EmitConvertToTarget, 1,
/*75692*/       OPC_EmitInteger, MVT::i32, 14, 
/*75695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75698*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75708*/     0, // EndSwitchType
/*75709*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRu),// ->75898
/*75713*/     OPC_RecordChild0, // #0 = $Vm
/*75714*/     OPC_RecordChild1, // #1 = $SIMM
/*75715*/     OPC_MoveChild1,
/*75716*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75719*/     OPC_MoveParent,
/*75720*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75743
/*75723*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75725*/       OPC_EmitConvertToTarget, 1,
/*75727*/       OPC_EmitInteger, MVT::i32, 14, 
/*75730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75733*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75743*/     /*SwitchType*/ 20, MVT::v4i16,// ->75765
/*75745*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75747*/       OPC_EmitConvertToTarget, 1,
/*75749*/       OPC_EmitInteger, MVT::i32, 14, 
/*75752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75755*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75765*/     /*SwitchType*/ 20, MVT::v2i32,// ->75787
/*75767*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75769*/       OPC_EmitConvertToTarget, 1,
/*75771*/       OPC_EmitInteger, MVT::i32, 14, 
/*75774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75777*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75787*/     /*SwitchType*/ 20, MVT::v1i64,// ->75809
/*75789*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75791*/       OPC_EmitConvertToTarget, 1,
/*75793*/       OPC_EmitInteger, MVT::i32, 14, 
/*75796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75799*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75809*/     /*SwitchType*/ 20, MVT::v16i8,// ->75831
/*75811*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75813*/       OPC_EmitConvertToTarget, 1,
/*75815*/       OPC_EmitInteger, MVT::i32, 14, 
/*75818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75821*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75831*/     /*SwitchType*/ 20, MVT::v8i16,// ->75853
/*75833*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75835*/       OPC_EmitConvertToTarget, 1,
/*75837*/       OPC_EmitInteger, MVT::i32, 14, 
/*75840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75843*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75853*/     /*SwitchType*/ 20, MVT::v4i32,// ->75875
/*75855*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75857*/       OPC_EmitConvertToTarget, 1,
/*75859*/       OPC_EmitInteger, MVT::i32, 14, 
/*75862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75865*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75875*/     /*SwitchType*/ 20, MVT::v2i64,// ->75897
/*75877*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75879*/       OPC_EmitConvertToTarget, 1,
/*75881*/       OPC_EmitInteger, MVT::i32, 14, 
/*75884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75887*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75897*/     0, // EndSwitchType
/*75898*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRs),// ->76087
/*75902*/     OPC_RecordChild0, // #0 = $Vm
/*75903*/     OPC_RecordChild1, // #1 = $SIMM
/*75904*/     OPC_MoveChild1,
/*75905*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75908*/     OPC_MoveParent,
/*75909*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75932
/*75912*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75914*/       OPC_EmitConvertToTarget, 1,
/*75916*/       OPC_EmitInteger, MVT::i32, 14, 
/*75919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75922*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75932*/     /*SwitchType*/ 20, MVT::v4i16,// ->75954
/*75934*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75936*/       OPC_EmitConvertToTarget, 1,
/*75938*/       OPC_EmitInteger, MVT::i32, 14, 
/*75941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75944*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75954*/     /*SwitchType*/ 20, MVT::v2i32,// ->75976
/*75956*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75958*/       OPC_EmitConvertToTarget, 1,
/*75960*/       OPC_EmitInteger, MVT::i32, 14, 
/*75963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75966*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75976*/     /*SwitchType*/ 20, MVT::v1i64,// ->75998
/*75978*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75980*/       OPC_EmitConvertToTarget, 1,
/*75982*/       OPC_EmitInteger, MVT::i32, 14, 
/*75985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75988*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75998*/     /*SwitchType*/ 20, MVT::v16i8,// ->76020
/*76000*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76002*/       OPC_EmitConvertToTarget, 1,
/*76004*/       OPC_EmitInteger, MVT::i32, 14, 
/*76007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76010*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76020*/     /*SwitchType*/ 20, MVT::v8i16,// ->76042
/*76022*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76024*/       OPC_EmitConvertToTarget, 1,
/*76026*/       OPC_EmitInteger, MVT::i32, 14, 
/*76029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76032*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76042*/     /*SwitchType*/ 20, MVT::v4i32,// ->76064
/*76044*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76046*/       OPC_EmitConvertToTarget, 1,
/*76048*/       OPC_EmitInteger, MVT::i32, 14, 
/*76051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76054*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76064*/     /*SwitchType*/ 20, MVT::v2i64,// ->76086
/*76066*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76068*/       OPC_EmitConvertToTarget, 1,
/*76070*/       OPC_EmitInteger, MVT::i32, 14, 
/*76073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76076*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76086*/     0, // EndSwitchType
/*76087*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRu),// ->76276
/*76091*/     OPC_RecordChild0, // #0 = $Vm
/*76092*/     OPC_RecordChild1, // #1 = $SIMM
/*76093*/     OPC_MoveChild1,
/*76094*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76097*/     OPC_MoveParent,
/*76098*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76121
/*76101*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76103*/       OPC_EmitConvertToTarget, 1,
/*76105*/       OPC_EmitInteger, MVT::i32, 14, 
/*76108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76111*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76121*/     /*SwitchType*/ 20, MVT::v4i16,// ->76143
/*76123*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76125*/       OPC_EmitConvertToTarget, 1,
/*76127*/       OPC_EmitInteger, MVT::i32, 14, 
/*76130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76133*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76143*/     /*SwitchType*/ 20, MVT::v2i32,// ->76165
/*76145*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76147*/       OPC_EmitConvertToTarget, 1,
/*76149*/       OPC_EmitInteger, MVT::i32, 14, 
/*76152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76155*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76165*/     /*SwitchType*/ 20, MVT::v1i64,// ->76187
/*76167*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76169*/       OPC_EmitConvertToTarget, 1,
/*76171*/       OPC_EmitInteger, MVT::i32, 14, 
/*76174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76177*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76187*/     /*SwitchType*/ 20, MVT::v16i8,// ->76209
/*76189*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76191*/       OPC_EmitConvertToTarget, 1,
/*76193*/       OPC_EmitInteger, MVT::i32, 14, 
/*76196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76199*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76209*/     /*SwitchType*/ 20, MVT::v8i16,// ->76231
/*76211*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76213*/       OPC_EmitConvertToTarget, 1,
/*76215*/       OPC_EmitInteger, MVT::i32, 14, 
/*76218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76221*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76231*/     /*SwitchType*/ 20, MVT::v4i32,// ->76253
/*76233*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76235*/       OPC_EmitConvertToTarget, 1,
/*76237*/       OPC_EmitInteger, MVT::i32, 14, 
/*76240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76243*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76253*/     /*SwitchType*/ 20, MVT::v2i64,// ->76275
/*76255*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76257*/       OPC_EmitConvertToTarget, 1,
/*76259*/       OPC_EmitInteger, MVT::i32, 14, 
/*76262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76265*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76275*/     0, // EndSwitchType
/*76276*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLs),// ->76465
/*76280*/     OPC_RecordChild0, // #0 = $Vm
/*76281*/     OPC_RecordChild1, // #1 = $SIMM
/*76282*/     OPC_MoveChild1,
/*76283*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76286*/     OPC_MoveParent,
/*76287*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76310
/*76290*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76292*/       OPC_EmitConvertToTarget, 1,
/*76294*/       OPC_EmitInteger, MVT::i32, 14, 
/*76297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76300*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76310*/     /*SwitchType*/ 20, MVT::v4i16,// ->76332
/*76312*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76314*/       OPC_EmitConvertToTarget, 1,
/*76316*/       OPC_EmitInteger, MVT::i32, 14, 
/*76319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76322*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76332*/     /*SwitchType*/ 20, MVT::v2i32,// ->76354
/*76334*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76336*/       OPC_EmitConvertToTarget, 1,
/*76338*/       OPC_EmitInteger, MVT::i32, 14, 
/*76341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76344*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76354*/     /*SwitchType*/ 20, MVT::v1i64,// ->76376
/*76356*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76358*/       OPC_EmitConvertToTarget, 1,
/*76360*/       OPC_EmitInteger, MVT::i32, 14, 
/*76363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76366*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76376*/     /*SwitchType*/ 20, MVT::v16i8,// ->76398
/*76378*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76380*/       OPC_EmitConvertToTarget, 1,
/*76382*/       OPC_EmitInteger, MVT::i32, 14, 
/*76385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76388*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76398*/     /*SwitchType*/ 20, MVT::v8i16,// ->76420
/*76400*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76402*/       OPC_EmitConvertToTarget, 1,
/*76404*/       OPC_EmitInteger, MVT::i32, 14, 
/*76407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76410*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76420*/     /*SwitchType*/ 20, MVT::v4i32,// ->76442
/*76422*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76424*/       OPC_EmitConvertToTarget, 1,
/*76426*/       OPC_EmitInteger, MVT::i32, 14, 
/*76429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76432*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76442*/     /*SwitchType*/ 20, MVT::v2i64,// ->76464
/*76444*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76446*/       OPC_EmitConvertToTarget, 1,
/*76448*/       OPC_EmitInteger, MVT::i32, 14, 
/*76451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76454*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76464*/     0, // EndSwitchType
/*76465*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLu),// ->76654
/*76469*/     OPC_RecordChild0, // #0 = $Vm
/*76470*/     OPC_RecordChild1, // #1 = $SIMM
/*76471*/     OPC_MoveChild1,
/*76472*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76475*/     OPC_MoveParent,
/*76476*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76499
/*76479*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76481*/       OPC_EmitConvertToTarget, 1,
/*76483*/       OPC_EmitInteger, MVT::i32, 14, 
/*76486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76489*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76499*/     /*SwitchType*/ 20, MVT::v4i16,// ->76521
/*76501*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76503*/       OPC_EmitConvertToTarget, 1,
/*76505*/       OPC_EmitInteger, MVT::i32, 14, 
/*76508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76511*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76521*/     /*SwitchType*/ 20, MVT::v2i32,// ->76543
/*76523*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76525*/       OPC_EmitConvertToTarget, 1,
/*76527*/       OPC_EmitInteger, MVT::i32, 14, 
/*76530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76533*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76543*/     /*SwitchType*/ 20, MVT::v1i64,// ->76565
/*76545*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76547*/       OPC_EmitConvertToTarget, 1,
/*76549*/       OPC_EmitInteger, MVT::i32, 14, 
/*76552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76555*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76565*/     /*SwitchType*/ 20, MVT::v16i8,// ->76587
/*76567*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76569*/       OPC_EmitConvertToTarget, 1,
/*76571*/       OPC_EmitInteger, MVT::i32, 14, 
/*76574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76577*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76587*/     /*SwitchType*/ 20, MVT::v8i16,// ->76609
/*76589*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76591*/       OPC_EmitConvertToTarget, 1,
/*76593*/       OPC_EmitInteger, MVT::i32, 14, 
/*76596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76599*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76609*/     /*SwitchType*/ 20, MVT::v4i32,// ->76631
/*76611*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76613*/       OPC_EmitConvertToTarget, 1,
/*76615*/       OPC_EmitInteger, MVT::i32, 14, 
/*76618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76621*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76631*/     /*SwitchType*/ 20, MVT::v2i64,// ->76653
/*76633*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76635*/       OPC_EmitConvertToTarget, 1,
/*76637*/       OPC_EmitInteger, MVT::i32, 14, 
/*76640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76643*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76653*/     0, // EndSwitchType
/*76654*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLsu),// ->76843
/*76658*/     OPC_RecordChild0, // #0 = $Vm
/*76659*/     OPC_RecordChild1, // #1 = $SIMM
/*76660*/     OPC_MoveChild1,
/*76661*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76664*/     OPC_MoveParent,
/*76665*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76688
/*76668*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76670*/       OPC_EmitConvertToTarget, 1,
/*76672*/       OPC_EmitInteger, MVT::i32, 14, 
/*76675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76678*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76688*/     /*SwitchType*/ 20, MVT::v4i16,// ->76710
/*76690*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76692*/       OPC_EmitConvertToTarget, 1,
/*76694*/       OPC_EmitInteger, MVT::i32, 14, 
/*76697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76700*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76710*/     /*SwitchType*/ 20, MVT::v2i32,// ->76732
/*76712*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76714*/       OPC_EmitConvertToTarget, 1,
/*76716*/       OPC_EmitInteger, MVT::i32, 14, 
/*76719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76722*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76732*/     /*SwitchType*/ 20, MVT::v1i64,// ->76754
/*76734*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76736*/       OPC_EmitConvertToTarget, 1,
/*76738*/       OPC_EmitInteger, MVT::i32, 14, 
/*76741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76744*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76754*/     /*SwitchType*/ 20, MVT::v16i8,// ->76776
/*76756*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76758*/       OPC_EmitConvertToTarget, 1,
/*76760*/       OPC_EmitInteger, MVT::i32, 14, 
/*76763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76766*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76776*/     /*SwitchType*/ 20, MVT::v8i16,// ->76798
/*76778*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76780*/       OPC_EmitConvertToTarget, 1,
/*76782*/       OPC_EmitInteger, MVT::i32, 14, 
/*76785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76788*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76798*/     /*SwitchType*/ 20, MVT::v4i32,// ->76820
/*76800*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76802*/       OPC_EmitConvertToTarget, 1,
/*76804*/       OPC_EmitInteger, MVT::i32, 14, 
/*76807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76810*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76820*/     /*SwitchType*/ 20, MVT::v2i64,// ->76842
/*76822*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76824*/       OPC_EmitConvertToTarget, 1,
/*76826*/       OPC_EmitInteger, MVT::i32, 14, 
/*76829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76832*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76842*/     0, // EndSwitchType
/*76843*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSLI),// ->77041
/*76847*/     OPC_RecordChild0, // #0 = $src1
/*76848*/     OPC_RecordChild1, // #1 = $Vm
/*76849*/     OPC_RecordChild2, // #2 = $SIMM
/*76850*/     OPC_MoveChild2,
/*76851*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76854*/     OPC_MoveParent,
/*76855*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76879
/*76858*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76860*/       OPC_EmitConvertToTarget, 2,
/*76862*/       OPC_EmitInteger, MVT::i32, 14, 
/*76865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76868*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76879*/     /*SwitchType*/ 21, MVT::v4i16,// ->76902
/*76881*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76883*/       OPC_EmitConvertToTarget, 2,
/*76885*/       OPC_EmitInteger, MVT::i32, 14, 
/*76888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76891*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76902*/     /*SwitchType*/ 21, MVT::v2i32,// ->76925
/*76904*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76906*/       OPC_EmitConvertToTarget, 2,
/*76908*/       OPC_EmitInteger, MVT::i32, 14, 
/*76911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76914*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76925*/     /*SwitchType*/ 21, MVT::v1i64,// ->76948
/*76927*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76929*/       OPC_EmitConvertToTarget, 2,
/*76931*/       OPC_EmitInteger, MVT::i32, 14, 
/*76934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76937*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76948*/     /*SwitchType*/ 21, MVT::v16i8,// ->76971
/*76950*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76952*/       OPC_EmitConvertToTarget, 2,
/*76954*/       OPC_EmitInteger, MVT::i32, 14, 
/*76957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76960*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76971*/     /*SwitchType*/ 21, MVT::v8i16,// ->76994
/*76973*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76975*/       OPC_EmitConvertToTarget, 2,
/*76977*/       OPC_EmitInteger, MVT::i32, 14, 
/*76980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76983*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76994*/     /*SwitchType*/ 21, MVT::v4i32,// ->77017
/*76996*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76998*/       OPC_EmitConvertToTarget, 2,
/*77000*/       OPC_EmitInteger, MVT::i32, 14, 
/*77003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77006*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77017*/     /*SwitchType*/ 21, MVT::v2i64,// ->77040
/*77019*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77021*/       OPC_EmitConvertToTarget, 2,
/*77023*/       OPC_EmitInteger, MVT::i32, 14, 
/*77026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77029*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77040*/     0, // EndSwitchType
/*77041*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSRI),// ->77239
/*77045*/     OPC_RecordChild0, // #0 = $src1
/*77046*/     OPC_RecordChild1, // #1 = $Vm
/*77047*/     OPC_RecordChild2, // #2 = $SIMM
/*77048*/     OPC_MoveChild2,
/*77049*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77052*/     OPC_MoveParent,
/*77053*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->77077
/*77056*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77058*/       OPC_EmitConvertToTarget, 2,
/*77060*/       OPC_EmitInteger, MVT::i32, 14, 
/*77063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77066*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*77077*/     /*SwitchType*/ 21, MVT::v4i16,// ->77100
/*77079*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77081*/       OPC_EmitConvertToTarget, 2,
/*77083*/       OPC_EmitInteger, MVT::i32, 14, 
/*77086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77089*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*77100*/     /*SwitchType*/ 21, MVT::v2i32,// ->77123
/*77102*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77104*/       OPC_EmitConvertToTarget, 2,
/*77106*/       OPC_EmitInteger, MVT::i32, 14, 
/*77109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77112*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*77123*/     /*SwitchType*/ 21, MVT::v1i64,// ->77146
/*77125*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77127*/       OPC_EmitConvertToTarget, 2,
/*77129*/       OPC_EmitInteger, MVT::i32, 14, 
/*77132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77135*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*77146*/     /*SwitchType*/ 21, MVT::v16i8,// ->77169
/*77148*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77150*/       OPC_EmitConvertToTarget, 2,
/*77152*/       OPC_EmitInteger, MVT::i32, 14, 
/*77155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77158*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*77169*/     /*SwitchType*/ 21, MVT::v8i16,// ->77192
/*77171*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77173*/       OPC_EmitConvertToTarget, 2,
/*77175*/       OPC_EmitInteger, MVT::i32, 14, 
/*77178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77181*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77192*/     /*SwitchType*/ 21, MVT::v4i32,// ->77215
/*77194*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77196*/       OPC_EmitConvertToTarget, 2,
/*77198*/       OPC_EmitInteger, MVT::i32, 14, 
/*77201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77204*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77215*/     /*SwitchType*/ 21, MVT::v2i64,// ->77238
/*77217*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77219*/       OPC_EmitConvertToTarget, 2,
/*77221*/       OPC_EmitInteger, MVT::i32, 14, 
/*77224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77227*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77238*/     0, // EndSwitchType
/*77239*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->77376
/*77243*/     OPC_RecordChild0, // #0 = $src
/*77244*/     OPC_Scope, 25, /*->77271*/ // 5 children in Scope
/*77246*/       OPC_CheckChild0Type, MVT::v16i8,
/*77248*/       OPC_RecordChild1, // #1 = $start
/*77249*/       OPC_MoveChild1,
/*77250*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77253*/       OPC_CheckType, MVT::i32,
/*77255*/       OPC_MoveParent,
/*77256*/       OPC_CheckType, MVT::v8i8,
/*77258*/       OPC_EmitConvertToTarget, 1,
/*77260*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*77263*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*77271*/     /*Scope*/ 25, /*->77297*/
/*77272*/       OPC_CheckChild0Type, MVT::v8i16,
/*77274*/       OPC_RecordChild1, // #1 = $start
/*77275*/       OPC_MoveChild1,
/*77276*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77279*/       OPC_CheckType, MVT::i32,
/*77281*/       OPC_MoveParent,
/*77282*/       OPC_CheckType, MVT::v4i16,
/*77284*/       OPC_EmitConvertToTarget, 1,
/*77286*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*77289*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*77297*/     /*Scope*/ 25, /*->77323*/
/*77298*/       OPC_CheckChild0Type, MVT::v4i32,
/*77300*/       OPC_RecordChild1, // #1 = $start
/*77301*/       OPC_MoveChild1,
/*77302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77305*/       OPC_CheckType, MVT::i32,
/*77307*/       OPC_MoveParent,
/*77308*/       OPC_CheckType, MVT::v2i32,
/*77310*/       OPC_EmitConvertToTarget, 1,
/*77312*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*77315*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*77323*/     /*Scope*/ 25, /*->77349*/
/*77324*/       OPC_CheckChild0Type, MVT::v2i64,
/*77326*/       OPC_RecordChild1, // #1 = $start
/*77327*/       OPC_MoveChild1,
/*77328*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77331*/       OPC_CheckType, MVT::i32,
/*77333*/       OPC_MoveParent,
/*77334*/       OPC_CheckType, MVT::v1i64,
/*77336*/       OPC_EmitConvertToTarget, 1,
/*77338*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*77341*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*77349*/     /*Scope*/ 25, /*->77375*/
/*77350*/       OPC_CheckChild0Type, MVT::v4f32,
/*77352*/       OPC_RecordChild1, // #1 = $start
/*77353*/       OPC_MoveChild1,
/*77354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77357*/       OPC_CheckType, MVT::i32,
/*77359*/       OPC_MoveParent,
/*77360*/       OPC_CheckType, MVT::v2f32,
/*77362*/       OPC_EmitConvertToTarget, 1,
/*77364*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*77367*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*77375*/     0, /*End of Scope*/
/*77376*/   /*SwitchOpcode*/ 85|128,1/*213*/, TARGET_VAL(ARMISD::VEXT),// ->77593
/*77380*/     OPC_RecordChild0, // #0 = $Vn
/*77381*/     OPC_RecordChild1, // #1 = $Vm
/*77382*/     OPC_RecordChild2, // #2 = $index
/*77383*/     OPC_MoveChild2,
/*77384*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77387*/     OPC_MoveParent,
/*77388*/     OPC_SwitchType /*9 cases */, 21, MVT::v8i8,// ->77412
/*77391*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77393*/       OPC_EmitConvertToTarget, 2,
/*77395*/       OPC_EmitInteger, MVT::i32, 14, 
/*77398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77401*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*77412*/     /*SwitchType*/ 21, MVT::v4i16,// ->77435
/*77414*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77416*/       OPC_EmitConvertToTarget, 2,
/*77418*/       OPC_EmitInteger, MVT::i32, 14, 
/*77421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77424*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*77435*/     /*SwitchType*/ 21, MVT::v2i32,// ->77458
/*77437*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77439*/       OPC_EmitConvertToTarget, 2,
/*77441*/       OPC_EmitInteger, MVT::i32, 14, 
/*77444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77447*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*77458*/     /*SwitchType*/ 21, MVT::v16i8,// ->77481
/*77460*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77462*/       OPC_EmitConvertToTarget, 2,
/*77464*/       OPC_EmitInteger, MVT::i32, 14, 
/*77467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77470*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*77481*/     /*SwitchType*/ 21, MVT::v8i16,// ->77504
/*77483*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77485*/       OPC_EmitConvertToTarget, 2,
/*77487*/       OPC_EmitInteger, MVT::i32, 14, 
/*77490*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77493*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*77504*/     /*SwitchType*/ 21, MVT::v4i32,// ->77527
/*77506*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77508*/       OPC_EmitConvertToTarget, 2,
/*77510*/       OPC_EmitInteger, MVT::i32, 14, 
/*77513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77516*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*77527*/     /*SwitchType*/ 21, MVT::v2i64,// ->77550
/*77529*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77531*/       OPC_EmitConvertToTarget, 2,
/*77533*/       OPC_EmitInteger, MVT::i32, 14, 
/*77536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77539*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*77550*/     /*SwitchType*/ 19, MVT::v2f32,// ->77571
/*77552*/       OPC_EmitConvertToTarget, 2,
/*77554*/       OPC_EmitInteger, MVT::i32, 14, 
/*77557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77560*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*77571*/     /*SwitchType*/ 19, MVT::v4f32,// ->77592
/*77573*/       OPC_EmitConvertToTarget, 2,
/*77575*/       OPC_EmitInteger, MVT::i32, 14, 
/*77578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77581*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*77592*/     0, // EndSwitchType
/*77593*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCEQ),// ->77838
/*77597*/     OPC_RecordChild0, // #0 = $Vn
/*77598*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->77622
/*77601*/       OPC_CheckChild0Type, MVT::v8i8,
/*77603*/       OPC_RecordChild1, // #1 = $Vm
/*77604*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77606*/       OPC_EmitInteger, MVT::i32, 14, 
/*77609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77612*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77622*/     /*SwitchType*/ 46, MVT::v4i16,// ->77670
/*77624*/       OPC_Scope, 21, /*->77647*/ // 2 children in Scope
/*77626*/         OPC_CheckChild0Type, MVT::v4i16,
/*77628*/         OPC_RecordChild1, // #1 = $Vm
/*77629*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77631*/         OPC_EmitInteger, MVT::i32, 14, 
/*77634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77637*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77647*/       /*Scope*/ 21, /*->77669*/
/*77648*/         OPC_CheckChild0Type, MVT::v4f16,
/*77650*/         OPC_RecordChild1, // #1 = $Vm
/*77651*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77653*/         OPC_EmitInteger, MVT::i32, 14, 
/*77656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77659*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*77669*/       0, /*End of Scope*/
/*77670*/     /*SwitchType*/ 46, MVT::v2i32,// ->77718
/*77672*/       OPC_Scope, 21, /*->77695*/ // 2 children in Scope
/*77674*/         OPC_CheckChild0Type, MVT::v2i32,
/*77676*/         OPC_RecordChild1, // #1 = $Vm
/*77677*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77679*/         OPC_EmitInteger, MVT::i32, 14, 
/*77682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77685*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77695*/       /*Scope*/ 21, /*->77717*/
/*77696*/         OPC_CheckChild0Type, MVT::v2f32,
/*77698*/         OPC_RecordChild1, // #1 = $Vm
/*77699*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77701*/         OPC_EmitInteger, MVT::i32, 14, 
/*77704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77707*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77717*/       0, /*End of Scope*/
/*77718*/     /*SwitchType*/ 21, MVT::v16i8,// ->77741
/*77720*/       OPC_CheckChild0Type, MVT::v16i8,
/*77722*/       OPC_RecordChild1, // #1 = $Vm
/*77723*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77725*/       OPC_EmitInteger, MVT::i32, 14, 
/*77728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77731*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77741*/     /*SwitchType*/ 46, MVT::v8i16,// ->77789
/*77743*/       OPC_Scope, 21, /*->77766*/ // 2 children in Scope
/*77745*/         OPC_CheckChild0Type, MVT::v8i16,
/*77747*/         OPC_RecordChild1, // #1 = $Vm
/*77748*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77750*/         OPC_EmitInteger, MVT::i32, 14, 
/*77753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77756*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77766*/       /*Scope*/ 21, /*->77788*/
/*77767*/         OPC_CheckChild0Type, MVT::v8f16,
/*77769*/         OPC_RecordChild1, // #1 = $Vm
/*77770*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77772*/         OPC_EmitInteger, MVT::i32, 14, 
/*77775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77778*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*77788*/       0, /*End of Scope*/
/*77789*/     /*SwitchType*/ 46, MVT::v4i32,// ->77837
/*77791*/       OPC_Scope, 21, /*->77814*/ // 2 children in Scope
/*77793*/         OPC_CheckChild0Type, MVT::v4i32,
/*77795*/         OPC_RecordChild1, // #1 = $Vm
/*77796*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77798*/         OPC_EmitInteger, MVT::i32, 14, 
/*77801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77804*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77814*/       /*Scope*/ 21, /*->77836*/
/*77815*/         OPC_CheckChild0Type, MVT::v4f32,
/*77817*/         OPC_RecordChild1, // #1 = $Vm
/*77818*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77820*/         OPC_EmitInteger, MVT::i32, 14, 
/*77823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77826*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77836*/       0, /*End of Scope*/
/*77837*/     0, // EndSwitchType
/*77838*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCEQZ),// ->78063
/*77842*/     OPC_RecordChild0, // #0 = $Vm
/*77843*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->77865
/*77846*/       OPC_CheckChild0Type, MVT::v8i8,
/*77848*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77850*/       OPC_EmitInteger, MVT::i32, 14, 
/*77853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77856*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*77865*/     /*SwitchType*/ 42, MVT::v4i16,// ->77909
/*77867*/       OPC_Scope, 19, /*->77888*/ // 2 children in Scope
/*77869*/         OPC_CheckChild0Type, MVT::v4i16,
/*77871*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77873*/         OPC_EmitInteger, MVT::i32, 14, 
/*77876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*77888*/       /*Scope*/ 19, /*->77908*/
/*77889*/         OPC_CheckChild0Type, MVT::v4f16,
/*77891*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77893*/         OPC_EmitInteger, MVT::i32, 14, 
/*77896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77899*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f16:v4i16 DPR:v4f16:$Vm)
/*77908*/       0, /*End of Scope*/
/*77909*/     /*SwitchType*/ 42, MVT::v2i32,// ->77953
/*77911*/       OPC_Scope, 19, /*->77932*/ // 2 children in Scope
/*77913*/         OPC_CheckChild0Type, MVT::v2i32,
/*77915*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77917*/         OPC_EmitInteger, MVT::i32, 14, 
/*77920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*77932*/       /*Scope*/ 19, /*->77952*/
/*77933*/         OPC_CheckChild0Type, MVT::v2f32,
/*77935*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77937*/         OPC_EmitInteger, MVT::i32, 14, 
/*77940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*77952*/       0, /*End of Scope*/
/*77953*/     /*SwitchType*/ 19, MVT::v16i8,// ->77974
/*77955*/       OPC_CheckChild0Type, MVT::v16i8,
/*77957*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77959*/       OPC_EmitInteger, MVT::i32, 14, 
/*77962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77965*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*77974*/     /*SwitchType*/ 42, MVT::v8i16,// ->78018
/*77976*/       OPC_Scope, 19, /*->77997*/ // 2 children in Scope
/*77978*/         OPC_CheckChild0Type, MVT::v8i16,
/*77980*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77982*/         OPC_EmitInteger, MVT::i32, 14, 
/*77985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77988*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*77997*/       /*Scope*/ 19, /*->78017*/
/*77998*/         OPC_CheckChild0Type, MVT::v8f16,
/*78000*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78002*/         OPC_EmitInteger, MVT::i32, 14, 
/*78005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78008*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8f16:v8i16 QPR:v8f16:$Vm)
/*78017*/       0, /*End of Scope*/
/*78018*/     /*SwitchType*/ 42, MVT::v4i32,// ->78062
/*78020*/       OPC_Scope, 19, /*->78041*/ // 2 children in Scope
/*78022*/         OPC_CheckChild0Type, MVT::v4i32,
/*78024*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78026*/         OPC_EmitInteger, MVT::i32, 14, 
/*78029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78032*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*78041*/       /*Scope*/ 19, /*->78061*/
/*78042*/         OPC_CheckChild0Type, MVT::v4f32,
/*78044*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78046*/         OPC_EmitInteger, MVT::i32, 14, 
/*78049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78052*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*78061*/       0, /*End of Scope*/
/*78062*/     0, // EndSwitchType
/*78063*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGE),// ->78308
/*78067*/     OPC_RecordChild0, // #0 = $Vn
/*78068*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78092
/*78071*/       OPC_CheckChild0Type, MVT::v8i8,
/*78073*/       OPC_RecordChild1, // #1 = $Vm
/*78074*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78076*/       OPC_EmitInteger, MVT::i32, 14, 
/*78079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78082*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78092*/     /*SwitchType*/ 46, MVT::v4i16,// ->78140
/*78094*/       OPC_Scope, 21, /*->78117*/ // 2 children in Scope
/*78096*/         OPC_CheckChild0Type, MVT::v4i16,
/*78098*/         OPC_RecordChild1, // #1 = $Vm
/*78099*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78101*/         OPC_EmitInteger, MVT::i32, 14, 
/*78104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78107*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78117*/       /*Scope*/ 21, /*->78139*/
/*78118*/         OPC_CheckChild0Type, MVT::v4f16,
/*78120*/         OPC_RecordChild1, // #1 = $Vm
/*78121*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78123*/         OPC_EmitInteger, MVT::i32, 14, 
/*78126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78129*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*78139*/       0, /*End of Scope*/
/*78140*/     /*SwitchType*/ 46, MVT::v2i32,// ->78188
/*78142*/       OPC_Scope, 21, /*->78165*/ // 2 children in Scope
/*78144*/         OPC_CheckChild0Type, MVT::v2i32,
/*78146*/         OPC_RecordChild1, // #1 = $Vm
/*78147*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78149*/         OPC_EmitInteger, MVT::i32, 14, 
/*78152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78155*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78165*/       /*Scope*/ 21, /*->78187*/
/*78166*/         OPC_CheckChild0Type, MVT::v2f32,
/*78168*/         OPC_RecordChild1, // #1 = $Vm
/*78169*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78171*/         OPC_EmitInteger, MVT::i32, 14, 
/*78174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78177*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78187*/       0, /*End of Scope*/
/*78188*/     /*SwitchType*/ 21, MVT::v16i8,// ->78211
/*78190*/       OPC_CheckChild0Type, MVT::v16i8,
/*78192*/       OPC_RecordChild1, // #1 = $Vm
/*78193*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78195*/       OPC_EmitInteger, MVT::i32, 14, 
/*78198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78201*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78211*/     /*SwitchType*/ 46, MVT::v8i16,// ->78259
/*78213*/       OPC_Scope, 21, /*->78236*/ // 2 children in Scope
/*78215*/         OPC_CheckChild0Type, MVT::v8i16,
/*78217*/         OPC_RecordChild1, // #1 = $Vm
/*78218*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78220*/         OPC_EmitInteger, MVT::i32, 14, 
/*78223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78226*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78236*/       /*Scope*/ 21, /*->78258*/
/*78237*/         OPC_CheckChild0Type, MVT::v8f16,
/*78239*/         OPC_RecordChild1, // #1 = $Vm
/*78240*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78242*/         OPC_EmitInteger, MVT::i32, 14, 
/*78245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*78258*/       0, /*End of Scope*/
/*78259*/     /*SwitchType*/ 46, MVT::v4i32,// ->78307
/*78261*/       OPC_Scope, 21, /*->78284*/ // 2 children in Scope
/*78263*/         OPC_CheckChild0Type, MVT::v4i32,
/*78265*/         OPC_RecordChild1, // #1 = $Vm
/*78266*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78268*/         OPC_EmitInteger, MVT::i32, 14, 
/*78271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78284*/       /*Scope*/ 21, /*->78306*/
/*78285*/         OPC_CheckChild0Type, MVT::v4f32,
/*78287*/         OPC_RecordChild1, // #1 = $Vm
/*78288*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78290*/         OPC_EmitInteger, MVT::i32, 14, 
/*78293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78296*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78306*/       0, /*End of Scope*/
/*78307*/     0, // EndSwitchType
/*78308*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGEU),// ->78453
/*78312*/     OPC_RecordChild0, // #0 = $Vn
/*78313*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78337
/*78316*/       OPC_CheckChild0Type, MVT::v8i8,
/*78318*/       OPC_RecordChild1, // #1 = $Vm
/*78319*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78321*/       OPC_EmitInteger, MVT::i32, 14, 
/*78324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78327*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78337*/     /*SwitchType*/ 21, MVT::v4i16,// ->78360
/*78339*/       OPC_CheckChild0Type, MVT::v4i16,
/*78341*/       OPC_RecordChild1, // #1 = $Vm
/*78342*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78344*/       OPC_EmitInteger, MVT::i32, 14, 
/*78347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78350*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78360*/     /*SwitchType*/ 21, MVT::v2i32,// ->78383
/*78362*/       OPC_CheckChild0Type, MVT::v2i32,
/*78364*/       OPC_RecordChild1, // #1 = $Vm
/*78365*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78367*/       OPC_EmitInteger, MVT::i32, 14, 
/*78370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78373*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78383*/     /*SwitchType*/ 21, MVT::v16i8,// ->78406
/*78385*/       OPC_CheckChild0Type, MVT::v16i8,
/*78387*/       OPC_RecordChild1, // #1 = $Vm
/*78388*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78390*/       OPC_EmitInteger, MVT::i32, 14, 
/*78393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78396*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78406*/     /*SwitchType*/ 21, MVT::v8i16,// ->78429
/*78408*/       OPC_CheckChild0Type, MVT::v8i16,
/*78410*/       OPC_RecordChild1, // #1 = $Vm
/*78411*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78413*/       OPC_EmitInteger, MVT::i32, 14, 
/*78416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78419*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78429*/     /*SwitchType*/ 21, MVT::v4i32,// ->78452
/*78431*/       OPC_CheckChild0Type, MVT::v4i32,
/*78433*/       OPC_RecordChild1, // #1 = $Vm
/*78434*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78436*/       OPC_EmitInteger, MVT::i32, 14, 
/*78439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78442*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78452*/     0, // EndSwitchType
/*78453*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGEZ),// ->78678
/*78457*/     OPC_RecordChild0, // #0 = $Vm
/*78458*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78480
/*78461*/       OPC_CheckChild0Type, MVT::v8i8,
/*78463*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78465*/       OPC_EmitInteger, MVT::i32, 14, 
/*78468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78471*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*78480*/     /*SwitchType*/ 42, MVT::v4i16,// ->78524
/*78482*/       OPC_Scope, 19, /*->78503*/ // 2 children in Scope
/*78484*/         OPC_CheckChild0Type, MVT::v4i16,
/*78486*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78488*/         OPC_EmitInteger, MVT::i32, 14, 
/*78491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78494*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78503*/       /*Scope*/ 19, /*->78523*/
/*78504*/         OPC_CheckChild0Type, MVT::v4f16,
/*78506*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78508*/         OPC_EmitInteger, MVT::i32, 14, 
/*78511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78514*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f16:v4i16 DPR:v4f16:$Vm)
/*78523*/       0, /*End of Scope*/
/*78524*/     /*SwitchType*/ 42, MVT::v2i32,// ->78568
/*78526*/       OPC_Scope, 19, /*->78547*/ // 2 children in Scope
/*78528*/         OPC_CheckChild0Type, MVT::v2i32,
/*78530*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78532*/         OPC_EmitInteger, MVT::i32, 14, 
/*78535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78538*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78547*/       /*Scope*/ 19, /*->78567*/
/*78548*/         OPC_CheckChild0Type, MVT::v2f32,
/*78550*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78552*/         OPC_EmitInteger, MVT::i32, 14, 
/*78555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78558*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78567*/       0, /*End of Scope*/
/*78568*/     /*SwitchType*/ 19, MVT::v16i8,// ->78589
/*78570*/       OPC_CheckChild0Type, MVT::v16i8,
/*78572*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78574*/       OPC_EmitInteger, MVT::i32, 14, 
/*78577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78580*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78589*/     /*SwitchType*/ 42, MVT::v8i16,// ->78633
/*78591*/       OPC_Scope, 19, /*->78612*/ // 2 children in Scope
/*78593*/         OPC_CheckChild0Type, MVT::v8i16,
/*78595*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78597*/         OPC_EmitInteger, MVT::i32, 14, 
/*78600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78603*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78612*/       /*Scope*/ 19, /*->78632*/
/*78613*/         OPC_CheckChild0Type, MVT::v8f16,
/*78615*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78617*/         OPC_EmitInteger, MVT::i32, 14, 
/*78620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78623*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8f16:v8i16 QPR:v8f16:$Vm)
/*78632*/       0, /*End of Scope*/
/*78633*/     /*SwitchType*/ 42, MVT::v4i32,// ->78677
/*78635*/       OPC_Scope, 19, /*->78656*/ // 2 children in Scope
/*78637*/         OPC_CheckChild0Type, MVT::v4i32,
/*78639*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78641*/         OPC_EmitInteger, MVT::i32, 14, 
/*78644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78647*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78656*/       /*Scope*/ 19, /*->78676*/
/*78657*/         OPC_CheckChild0Type, MVT::v4f32,
/*78659*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78661*/         OPC_EmitInteger, MVT::i32, 14, 
/*78664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78667*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78676*/       0, /*End of Scope*/
/*78677*/     0, // EndSwitchType
/*78678*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLEZ),// ->78903
/*78682*/     OPC_RecordChild0, // #0 = $Vm
/*78683*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78705
/*78686*/       OPC_CheckChild0Type, MVT::v8i8,
/*78688*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78690*/       OPC_EmitInteger, MVT::i32, 14, 
/*78693*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78696*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*78705*/     /*SwitchType*/ 42, MVT::v4i16,// ->78749
/*78707*/       OPC_Scope, 19, /*->78728*/ // 2 children in Scope
/*78709*/         OPC_CheckChild0Type, MVT::v4i16,
/*78711*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78713*/         OPC_EmitInteger, MVT::i32, 14, 
/*78716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78719*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78728*/       /*Scope*/ 19, /*->78748*/
/*78729*/         OPC_CheckChild0Type, MVT::v4f16,
/*78731*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78733*/         OPC_EmitInteger, MVT::i32, 14, 
/*78736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f16:v4i16 DPR:v4f16:$Vm)
/*78748*/       0, /*End of Scope*/
/*78749*/     /*SwitchType*/ 42, MVT::v2i32,// ->78793
/*78751*/       OPC_Scope, 19, /*->78772*/ // 2 children in Scope
/*78753*/         OPC_CheckChild0Type, MVT::v2i32,
/*78755*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78757*/         OPC_EmitInteger, MVT::i32, 14, 
/*78760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78763*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78772*/       /*Scope*/ 19, /*->78792*/
/*78773*/         OPC_CheckChild0Type, MVT::v2f32,
/*78775*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78777*/         OPC_EmitInteger, MVT::i32, 14, 
/*78780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78783*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78792*/       0, /*End of Scope*/
/*78793*/     /*SwitchType*/ 19, MVT::v16i8,// ->78814
/*78795*/       OPC_CheckChild0Type, MVT::v16i8,
/*78797*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78799*/       OPC_EmitInteger, MVT::i32, 14, 
/*78802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78805*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78814*/     /*SwitchType*/ 42, MVT::v8i16,// ->78858
/*78816*/       OPC_Scope, 19, /*->78837*/ // 2 children in Scope
/*78818*/         OPC_CheckChild0Type, MVT::v8i16,
/*78820*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78822*/         OPC_EmitInteger, MVT::i32, 14, 
/*78825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78828*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78837*/       /*Scope*/ 19, /*->78857*/
/*78838*/         OPC_CheckChild0Type, MVT::v8f16,
/*78840*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78842*/         OPC_EmitInteger, MVT::i32, 14, 
/*78845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78848*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8f16:v8i16 QPR:v8f16:$Vm)
/*78857*/       0, /*End of Scope*/
/*78858*/     /*SwitchType*/ 42, MVT::v4i32,// ->78902
/*78860*/       OPC_Scope, 19, /*->78881*/ // 2 children in Scope
/*78862*/         OPC_CheckChild0Type, MVT::v4i32,
/*78864*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78866*/         OPC_EmitInteger, MVT::i32, 14, 
/*78869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78881*/       /*Scope*/ 19, /*->78901*/
/*78882*/         OPC_CheckChild0Type, MVT::v4f32,
/*78884*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78886*/         OPC_EmitInteger, MVT::i32, 14, 
/*78889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78892*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78901*/       0, /*End of Scope*/
/*78902*/     0, // EndSwitchType
/*78903*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGT),// ->79148
/*78907*/     OPC_RecordChild0, // #0 = $Vn
/*78908*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78932
/*78911*/       OPC_CheckChild0Type, MVT::v8i8,
/*78913*/       OPC_RecordChild1, // #1 = $Vm
/*78914*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78916*/       OPC_EmitInteger, MVT::i32, 14, 
/*78919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78922*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78932*/     /*SwitchType*/ 46, MVT::v4i16,// ->78980
/*78934*/       OPC_Scope, 21, /*->78957*/ // 2 children in Scope
/*78936*/         OPC_CheckChild0Type, MVT::v4i16,
/*78938*/         OPC_RecordChild1, // #1 = $Vm
/*78939*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78941*/         OPC_EmitInteger, MVT::i32, 14, 
/*78944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78947*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78957*/       /*Scope*/ 21, /*->78979*/
/*78958*/         OPC_CheckChild0Type, MVT::v4f16,
/*78960*/         OPC_RecordChild1, // #1 = $Vm
/*78961*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78963*/         OPC_EmitInteger, MVT::i32, 14, 
/*78966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*78979*/       0, /*End of Scope*/
/*78980*/     /*SwitchType*/ 46, MVT::v2i32,// ->79028
/*78982*/       OPC_Scope, 21, /*->79005*/ // 2 children in Scope
/*78984*/         OPC_CheckChild0Type, MVT::v2i32,
/*78986*/         OPC_RecordChild1, // #1 = $Vm
/*78987*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78989*/         OPC_EmitInteger, MVT::i32, 14, 
/*78992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79005*/       /*Scope*/ 21, /*->79027*/
/*79006*/         OPC_CheckChild0Type, MVT::v2f32,
/*79008*/         OPC_RecordChild1, // #1 = $Vm
/*79009*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79011*/         OPC_EmitInteger, MVT::i32, 14, 
/*79014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79017*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*79027*/       0, /*End of Scope*/
/*79028*/     /*SwitchType*/ 21, MVT::v16i8,// ->79051
/*79030*/       OPC_CheckChild0Type, MVT::v16i8,
/*79032*/       OPC_RecordChild1, // #1 = $Vm
/*79033*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79035*/       OPC_EmitInteger, MVT::i32, 14, 
/*79038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79041*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79051*/     /*SwitchType*/ 46, MVT::v8i16,// ->79099
/*79053*/       OPC_Scope, 21, /*->79076*/ // 2 children in Scope
/*79055*/         OPC_CheckChild0Type, MVT::v8i16,
/*79057*/         OPC_RecordChild1, // #1 = $Vm
/*79058*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79060*/         OPC_EmitInteger, MVT::i32, 14, 
/*79063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79066*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79076*/       /*Scope*/ 21, /*->79098*/
/*79077*/         OPC_CheckChild0Type, MVT::v8f16,
/*79079*/         OPC_RecordChild1, // #1 = $Vm
/*79080*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79082*/         OPC_EmitInteger, MVT::i32, 14, 
/*79085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79088*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGThq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*79098*/       0, /*End of Scope*/
/*79099*/     /*SwitchType*/ 46, MVT::v4i32,// ->79147
/*79101*/       OPC_Scope, 21, /*->79124*/ // 2 children in Scope
/*79103*/         OPC_CheckChild0Type, MVT::v4i32,
/*79105*/         OPC_RecordChild1, // #1 = $Vm
/*79106*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79108*/         OPC_EmitInteger, MVT::i32, 14, 
/*79111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79114*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79124*/       /*Scope*/ 21, /*->79146*/
/*79125*/         OPC_CheckChild0Type, MVT::v4f32,
/*79127*/         OPC_RecordChild1, // #1 = $Vm
/*79128*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79130*/         OPC_EmitInteger, MVT::i32, 14, 
/*79133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79136*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*79146*/       0, /*End of Scope*/
/*79147*/     0, // EndSwitchType
/*79148*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGTU),// ->79293
/*79152*/     OPC_RecordChild0, // #0 = $Vn
/*79153*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->79177
/*79156*/       OPC_CheckChild0Type, MVT::v8i8,
/*79158*/       OPC_RecordChild1, // #1 = $Vm
/*79159*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79161*/       OPC_EmitInteger, MVT::i32, 14, 
/*79164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79167*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79177*/     /*SwitchType*/ 21, MVT::v4i16,// ->79200
/*79179*/       OPC_CheckChild0Type, MVT::v4i16,
/*79181*/       OPC_RecordChild1, // #1 = $Vm
/*79182*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79184*/       OPC_EmitInteger, MVT::i32, 14, 
/*79187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79190*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79200*/     /*SwitchType*/ 21, MVT::v2i32,// ->79223
/*79202*/       OPC_CheckChild0Type, MVT::v2i32,
/*79204*/       OPC_RecordChild1, // #1 = $Vm
/*79205*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79207*/       OPC_EmitInteger, MVT::i32, 14, 
/*79210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79213*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79223*/     /*SwitchType*/ 21, MVT::v16i8,// ->79246
/*79225*/       OPC_CheckChild0Type, MVT::v16i8,
/*79227*/       OPC_RecordChild1, // #1 = $Vm
/*79228*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79230*/       OPC_EmitInteger, MVT::i32, 14, 
/*79233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79236*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79246*/     /*SwitchType*/ 21, MVT::v8i16,// ->79269
/*79248*/       OPC_CheckChild0Type, MVT::v8i16,
/*79250*/       OPC_RecordChild1, // #1 = $Vm
/*79251*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79253*/       OPC_EmitInteger, MVT::i32, 14, 
/*79256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79259*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79269*/     /*SwitchType*/ 21, MVT::v4i32,// ->79292
/*79271*/       OPC_CheckChild0Type, MVT::v4i32,
/*79273*/       OPC_RecordChild1, // #1 = $Vm
/*79274*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79276*/       OPC_EmitInteger, MVT::i32, 14, 
/*79279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79282*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79292*/     0, // EndSwitchType
/*79293*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGTZ),// ->79518
/*79297*/     OPC_RecordChild0, // #0 = $Vm
/*79298*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79320
/*79301*/       OPC_CheckChild0Type, MVT::v8i8,
/*79303*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79305*/       OPC_EmitInteger, MVT::i32, 14, 
/*79308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79311*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*79320*/     /*SwitchType*/ 42, MVT::v4i16,// ->79364
/*79322*/       OPC_Scope, 19, /*->79343*/ // 2 children in Scope
/*79324*/         OPC_CheckChild0Type, MVT::v4i16,
/*79326*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79328*/         OPC_EmitInteger, MVT::i32, 14, 
/*79331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79334*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*79343*/       /*Scope*/ 19, /*->79363*/
/*79344*/         OPC_CheckChild0Type, MVT::v4f16,
/*79346*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79348*/         OPC_EmitInteger, MVT::i32, 14, 
/*79351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79354*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f16:v4i16 DPR:v4f16:$Vm)
/*79363*/       0, /*End of Scope*/
/*79364*/     /*SwitchType*/ 42, MVT::v2i32,// ->79408
/*79366*/       OPC_Scope, 19, /*->79387*/ // 2 children in Scope
/*79368*/         OPC_CheckChild0Type, MVT::v2i32,
/*79370*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79372*/         OPC_EmitInteger, MVT::i32, 14, 
/*79375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79378*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*79387*/       /*Scope*/ 19, /*->79407*/
/*79388*/         OPC_CheckChild0Type, MVT::v2f32,
/*79390*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79392*/         OPC_EmitInteger, MVT::i32, 14, 
/*79395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79398*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*79407*/       0, /*End of Scope*/
/*79408*/     /*SwitchType*/ 19, MVT::v16i8,// ->79429
/*79410*/       OPC_CheckChild0Type, MVT::v16i8,
/*79412*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79414*/       OPC_EmitInteger, MVT::i32, 14, 
/*79417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79420*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*79429*/     /*SwitchType*/ 42, MVT::v8i16,// ->79473
/*79431*/       OPC_Scope, 19, /*->79452*/ // 2 children in Scope
/*79433*/         OPC_CheckChild0Type, MVT::v8i16,
/*79435*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79437*/         OPC_EmitInteger, MVT::i32, 14, 
/*79440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79443*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*79452*/       /*Scope*/ 19, /*->79472*/
/*79453*/         OPC_CheckChild0Type, MVT::v8f16,
/*79455*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79457*/         OPC_EmitInteger, MVT::i32, 14, 
/*79460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79463*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8f16:v8i16 QPR:v8f16:$Vm)
/*79472*/       0, /*End of Scope*/
/*79473*/     /*SwitchType*/ 42, MVT::v4i32,// ->79517
/*79475*/       OPC_Scope, 19, /*->79496*/ // 2 children in Scope
/*79477*/         OPC_CheckChild0Type, MVT::v4i32,
/*79479*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79481*/         OPC_EmitInteger, MVT::i32, 14, 
/*79484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79487*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*79496*/       /*Scope*/ 19, /*->79516*/
/*79497*/         OPC_CheckChild0Type, MVT::v4f32,
/*79499*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79501*/         OPC_EmitInteger, MVT::i32, 14, 
/*79504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79507*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*79516*/       0, /*End of Scope*/
/*79517*/     0, // EndSwitchType
/*79518*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLTZ),// ->79743
/*79522*/     OPC_RecordChild0, // #0 = $Vm
/*79523*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79545
/*79526*/       OPC_CheckChild0Type, MVT::v8i8,
/*79528*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79530*/       OPC_EmitInteger, MVT::i32, 14, 
/*79533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79536*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*79545*/     /*SwitchType*/ 42, MVT::v4i16,// ->79589
/*79547*/       OPC_Scope, 19, /*->79568*/ // 2 children in Scope
/*79549*/         OPC_CheckChild0Type, MVT::v4i16,
/*79551*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79553*/         OPC_EmitInteger, MVT::i32, 14, 
/*79556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79559*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*79568*/       /*Scope*/ 19, /*->79588*/
/*79569*/         OPC_CheckChild0Type, MVT::v4f16,
/*79571*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79573*/         OPC_EmitInteger, MVT::i32, 14, 
/*79576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79579*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f16:v4i16 DPR:v4f16:$Vm)
/*79588*/       0, /*End of Scope*/
/*79589*/     /*SwitchType*/ 42, MVT::v2i32,// ->79633
/*79591*/       OPC_Scope, 19, /*->79612*/ // 2 children in Scope
/*79593*/         OPC_CheckChild0Type, MVT::v2i32,
/*79595*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79597*/         OPC_EmitInteger, MVT::i32, 14, 
/*79600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79603*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*79612*/       /*Scope*/ 19, /*->79632*/
/*79613*/         OPC_CheckChild0Type, MVT::v2f32,
/*79615*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79617*/         OPC_EmitInteger, MVT::i32, 14, 
/*79620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79623*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*79632*/       0, /*End of Scope*/
/*79633*/     /*SwitchType*/ 19, MVT::v16i8,// ->79654
/*79635*/       OPC_CheckChild0Type, MVT::v16i8,
/*79637*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79639*/       OPC_EmitInteger, MVT::i32, 14, 
/*79642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79645*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*79654*/     /*SwitchType*/ 42, MVT::v8i16,// ->79698
/*79656*/       OPC_Scope, 19, /*->79677*/ // 2 children in Scope
/*79658*/         OPC_CheckChild0Type, MVT::v8i16,
/*79660*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79662*/         OPC_EmitInteger, MVT::i32, 14, 
/*79665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*79677*/       /*Scope*/ 19, /*->79697*/
/*79678*/         OPC_CheckChild0Type, MVT::v8f16,
/*79680*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79682*/         OPC_EmitInteger, MVT::i32, 14, 
/*79685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8f16:v8i16 QPR:v8f16:$Vm)
/*79697*/       0, /*End of Scope*/
/*79698*/     /*SwitchType*/ 42, MVT::v4i32,// ->79742
/*79700*/       OPC_Scope, 19, /*->79721*/ // 2 children in Scope
/*79702*/         OPC_CheckChild0Type, MVT::v4i32,
/*79704*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79706*/         OPC_EmitInteger, MVT::i32, 14, 
/*79709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79712*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*79721*/       /*Scope*/ 19, /*->79741*/
/*79722*/         OPC_CheckChild0Type, MVT::v4f32,
/*79724*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79726*/         OPC_EmitInteger, MVT::i32, 14, 
/*79729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*79741*/       0, /*End of Scope*/
/*79742*/     0, // EndSwitchType
/*79743*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VTST),// ->79888
/*79747*/     OPC_RecordChild0, // #0 = $Vn
/*79748*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->79772
/*79751*/       OPC_CheckChild0Type, MVT::v8i8,
/*79753*/       OPC_RecordChild1, // #1 = $Vm
/*79754*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79756*/       OPC_EmitInteger, MVT::i32, 14, 
/*79759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79762*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79772*/     /*SwitchType*/ 21, MVT::v4i16,// ->79795
/*79774*/       OPC_CheckChild0Type, MVT::v4i16,
/*79776*/       OPC_RecordChild1, // #1 = $Vm
/*79777*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79779*/       OPC_EmitInteger, MVT::i32, 14, 
/*79782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79785*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79795*/     /*SwitchType*/ 21, MVT::v2i32,// ->79818
/*79797*/       OPC_CheckChild0Type, MVT::v2i32,
/*79799*/       OPC_RecordChild1, // #1 = $Vm
/*79800*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79802*/       OPC_EmitInteger, MVT::i32, 14, 
/*79805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79808*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79818*/     /*SwitchType*/ 21, MVT::v16i8,// ->79841
/*79820*/       OPC_CheckChild0Type, MVT::v16i8,
/*79822*/       OPC_RecordChild1, // #1 = $Vm
/*79823*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79825*/       OPC_EmitInteger, MVT::i32, 14, 
/*79828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79831*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79841*/     /*SwitchType*/ 21, MVT::v8i16,// ->79864
/*79843*/       OPC_CheckChild0Type, MVT::v8i16,
/*79845*/       OPC_RecordChild1, // #1 = $Vm
/*79846*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79848*/       OPC_EmitInteger, MVT::i32, 14, 
/*79851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79854*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79864*/     /*SwitchType*/ 21, MVT::v4i32,// ->79887
/*79866*/       OPC_CheckChild0Type, MVT::v4i32,
/*79868*/       OPC_RecordChild1, // #1 = $Vm
/*79869*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79871*/       OPC_EmitInteger, MVT::i32, 14, 
/*79874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79877*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79887*/     0, // EndSwitchType
/*79888*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::VBSL),// ->79938
/*79891*/     OPC_RecordChild0, // #0 = $src1
/*79892*/     OPC_RecordChild1, // #1 = $Vn
/*79893*/     OPC_RecordChild2, // #2 = $Vm
/*79894*/     OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->79916
/*79897*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79899*/       OPC_EmitInteger, MVT::i32, 14, 
/*79902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79905*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79916*/     /*SwitchType*/ 19, MVT::v4i32,// ->79937
/*79918*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79920*/       OPC_EmitInteger, MVT::i32, 14, 
/*79923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79926*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79937*/     0, // EndSwitchType
/*79938*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMAX),// ->80065
/*79941*/     OPC_RecordChild0, // #0 = $Vn
/*79942*/     OPC_RecordChild1, // #1 = $Vm
/*79943*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79964
/*79946*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79948*/       OPC_EmitInteger, MVT::i32, 14, 
/*79951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79954*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79964*/     /*SwitchType*/ 18, MVT::v2i32,// ->79984
/*79966*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79968*/       OPC_EmitInteger, MVT::i32, 14, 
/*79971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79974*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79984*/     /*SwitchType*/ 18, MVT::v8i16,// ->80004
/*79986*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79988*/       OPC_EmitInteger, MVT::i32, 14, 
/*79991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79994*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80004*/     /*SwitchType*/ 18, MVT::v4i32,// ->80024
/*80006*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80008*/       OPC_EmitInteger, MVT::i32, 14, 
/*80011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80014*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80024*/     /*SwitchType*/ 18, MVT::v8i8,// ->80044
/*80026*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80028*/       OPC_EmitInteger, MVT::i32, 14, 
/*80031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80034*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80044*/     /*SwitchType*/ 18, MVT::v16i8,// ->80064
/*80046*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80048*/       OPC_EmitInteger, MVT::i32, 14, 
/*80051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80054*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80064*/     0, // EndSwitchType
/*80065*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMAX),// ->80192
/*80068*/     OPC_RecordChild0, // #0 = $Vn
/*80069*/     OPC_RecordChild1, // #1 = $Vm
/*80070*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80091
/*80073*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80075*/       OPC_EmitInteger, MVT::i32, 14, 
/*80078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80081*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80091*/     /*SwitchType*/ 18, MVT::v2i32,// ->80111
/*80093*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80095*/       OPC_EmitInteger, MVT::i32, 14, 
/*80098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80101*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80111*/     /*SwitchType*/ 18, MVT::v8i16,// ->80131
/*80113*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80115*/       OPC_EmitInteger, MVT::i32, 14, 
/*80118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80121*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80131*/     /*SwitchType*/ 18, MVT::v4i32,// ->80151
/*80133*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80135*/       OPC_EmitInteger, MVT::i32, 14, 
/*80138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80141*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80151*/     /*SwitchType*/ 18, MVT::v8i8,// ->80171
/*80153*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80155*/       OPC_EmitInteger, MVT::i32, 14, 
/*80158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80161*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80171*/     /*SwitchType*/ 18, MVT::v16i8,// ->80191
/*80173*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80175*/       OPC_EmitInteger, MVT::i32, 14, 
/*80178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80181*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80191*/     0, // EndSwitchType
/*80192*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMIN),// ->80319
/*80195*/     OPC_RecordChild0, // #0 = $Vn
/*80196*/     OPC_RecordChild1, // #1 = $Vm
/*80197*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80218
/*80200*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80202*/       OPC_EmitInteger, MVT::i32, 14, 
/*80205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80208*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80218*/     /*SwitchType*/ 18, MVT::v2i32,// ->80238
/*80220*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80222*/       OPC_EmitInteger, MVT::i32, 14, 
/*80225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80228*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80238*/     /*SwitchType*/ 18, MVT::v8i16,// ->80258
/*80240*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80242*/       OPC_EmitInteger, MVT::i32, 14, 
/*80245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80248*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80258*/     /*SwitchType*/ 18, MVT::v4i32,// ->80278
/*80260*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80262*/       OPC_EmitInteger, MVT::i32, 14, 
/*80265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80268*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80278*/     /*SwitchType*/ 18, MVT::v8i8,// ->80298
/*80280*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80282*/       OPC_EmitInteger, MVT::i32, 14, 
/*80285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80288*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80298*/     /*SwitchType*/ 18, MVT::v16i8,// ->80318
/*80300*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80302*/       OPC_EmitInteger, MVT::i32, 14, 
/*80305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80308*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80318*/     0, // EndSwitchType
/*80319*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMIN),// ->80446
/*80322*/     OPC_RecordChild0, // #0 = $Vn
/*80323*/     OPC_RecordChild1, // #1 = $Vm
/*80324*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80345
/*80327*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80329*/       OPC_EmitInteger, MVT::i32, 14, 
/*80332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80335*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80345*/     /*SwitchType*/ 18, MVT::v2i32,// ->80365
/*80347*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80349*/       OPC_EmitInteger, MVT::i32, 14, 
/*80352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80355*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80365*/     /*SwitchType*/ 18, MVT::v8i16,// ->80385
/*80367*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80369*/       OPC_EmitInteger, MVT::i32, 14, 
/*80372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80375*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80385*/     /*SwitchType*/ 18, MVT::v4i32,// ->80405
/*80387*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80389*/       OPC_EmitInteger, MVT::i32, 14, 
/*80392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80395*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80405*/     /*SwitchType*/ 18, MVT::v8i8,// ->80425
/*80407*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80409*/       OPC_EmitInteger, MVT::i32, 14, 
/*80412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80415*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80425*/     /*SwitchType*/ 18, MVT::v16i8,// ->80445
/*80427*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80429*/       OPC_EmitInteger, MVT::i32, 14, 
/*80432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80435*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80445*/     0, // EndSwitchType
/*80446*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CTPOP),// ->80490
/*80449*/     OPC_RecordChild0, // #0 = $Vm
/*80450*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->80470
/*80453*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80455*/       OPC_EmitInteger, MVT::i32, 14, 
/*80458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80461*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTd), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*80470*/     /*SwitchType*/ 17, MVT::v16i8,// ->80489
/*80472*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80474*/       OPC_EmitInteger, MVT::i32, 14, 
/*80477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80480*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTq), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*80489*/     0, // EndSwitchType
/*80490*/   /*SwitchOpcode*/ 66, TARGET_VAL(ISD::SIGN_EXTEND),// ->80559
/*80493*/     OPC_RecordChild0, // #0 = $Vm
/*80494*/     OPC_SwitchType /*3 cases */, 19, MVT::v8i16,// ->80516
/*80497*/       OPC_CheckChild0Type, MVT::v8i8,
/*80499*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80501*/       OPC_EmitInteger, MVT::i32, 14, 
/*80504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80507*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*80516*/     /*SwitchType*/ 19, MVT::v4i32,// ->80537
/*80518*/       OPC_CheckChild0Type, MVT::v4i16,
/*80520*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80522*/       OPC_EmitInteger, MVT::i32, 14, 
/*80525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80528*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*80537*/     /*SwitchType*/ 19, MVT::v2i64,// ->80558
/*80539*/       OPC_CheckChild0Type, MVT::v2i32,
/*80541*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80543*/       OPC_EmitInteger, MVT::i32, 14, 
/*80546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80549*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*80558*/     0, // EndSwitchType
/*80559*/   /*SwitchOpcode*/ 60, TARGET_VAL(ISD::ANY_EXTEND),// ->80622
/*80562*/     OPC_RecordChild0, // #0 = $Vm
/*80563*/     OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->80583
/*80566*/       OPC_CheckChild0Type, MVT::v8i8,
/*80568*/       OPC_EmitInteger, MVT::i32, 14, 
/*80571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80574*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*80583*/     /*SwitchType*/ 17, MVT::v4i32,// ->80602
/*80585*/       OPC_CheckChild0Type, MVT::v4i16,
/*80587*/       OPC_EmitInteger, MVT::i32, 14, 
/*80590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80593*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*80602*/     /*SwitchType*/ 17, MVT::v2i64,// ->80621
/*80604*/       OPC_CheckChild0Type, MVT::v2i32,
/*80606*/       OPC_EmitInteger, MVT::i32, 14, 
/*80609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80612*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*80621*/     0, // EndSwitchType
/*80622*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ARMISD::VREV64),// ->80777
/*80626*/     OPC_RecordChild0, // #0 = $Vm
/*80627*/     OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->80647
/*80630*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80632*/       OPC_EmitInteger, MVT::i32, 14, 
/*80635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80638*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*80647*/     /*SwitchType*/ 17, MVT::v4i16,// ->80666
/*80649*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80651*/       OPC_EmitInteger, MVT::i32, 14, 
/*80654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80657*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*80666*/     /*SwitchType*/ 17, MVT::v2i32,// ->80685
/*80668*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80670*/       OPC_EmitInteger, MVT::i32, 14, 
/*80673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80676*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*80685*/     /*SwitchType*/ 17, MVT::v16i8,// ->80704
/*80687*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80689*/       OPC_EmitInteger, MVT::i32, 14, 
/*80692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80695*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*80704*/     /*SwitchType*/ 17, MVT::v8i16,// ->80723
/*80706*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80708*/       OPC_EmitInteger, MVT::i32, 14, 
/*80711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80714*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*80723*/     /*SwitchType*/ 17, MVT::v4i32,// ->80742
/*80725*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80727*/       OPC_EmitInteger, MVT::i32, 14, 
/*80730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80733*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*80742*/     /*SwitchType*/ 15, MVT::v2f32,// ->80759
/*80744*/       OPC_EmitInteger, MVT::i32, 14, 
/*80747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80750*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*80759*/     /*SwitchType*/ 15, MVT::v4f32,// ->80776
/*80761*/       OPC_EmitInteger, MVT::i32, 14, 
/*80764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80767*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*80776*/     0, // EndSwitchType
/*80777*/   /*SwitchOpcode*/ 79, TARGET_VAL(ARMISD::VREV32),// ->80859
/*80780*/     OPC_RecordChild0, // #0 = $Vm
/*80781*/     OPC_SwitchType /*4 cases */, 17, MVT::v8i8,// ->80801
/*80784*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80786*/       OPC_EmitInteger, MVT::i32, 14, 
/*80789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80792*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*80801*/     /*SwitchType*/ 17, MVT::v4i16,// ->80820
/*80803*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80805*/       OPC_EmitInteger, MVT::i32, 14, 
/*80808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80811*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*80820*/     /*SwitchType*/ 17, MVT::v16i8,// ->80839
/*80822*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80824*/       OPC_EmitInteger, MVT::i32, 14, 
/*80827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80830*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*80839*/     /*SwitchType*/ 17, MVT::v8i16,// ->80858
/*80841*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80843*/       OPC_EmitInteger, MVT::i32, 14, 
/*80846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80849*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*80858*/     0, // EndSwitchType
/*80859*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::VREV16),// ->80903
/*80862*/     OPC_RecordChild0, // #0 = $Vm
/*80863*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->80883
/*80866*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80868*/       OPC_EmitInteger, MVT::i32, 14, 
/*80871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80874*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*80883*/     /*SwitchType*/ 17, MVT::v16i8,// ->80902
/*80885*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80887*/       OPC_EmitInteger, MVT::i32, 14, 
/*80890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80893*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*80902*/     0, // EndSwitchType
/*80903*/   /*SwitchOpcode*/ 43|128,2/*299*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->81206
/*80907*/     OPC_RecordChild0, // #0 = $src
/*80908*/     OPC_Scope, 98|128,1/*226*/, /*->81137*/ // 3 children in Scope
/*80911*/       OPC_CheckChild0Type, MVT::i32,
/*80913*/       OPC_SwitchType /*6 cases */, 26, MVT::v8i8,// ->80942
/*80916*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*80922*/         OPC_EmitInteger, MVT::i32, 0, 
/*80925*/         OPC_EmitInteger, MVT::i32, 14, 
/*80928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80931*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*80942*/       /*SwitchType*/ 26, MVT::v4i16,// ->80970
/*80944*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*80950*/         OPC_EmitInteger, MVT::i32, 0, 
/*80953*/         OPC_EmitInteger, MVT::i32, 14, 
/*80956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80959*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*80970*/       /*SwitchType*/ 26, MVT::v2i32,// ->80998
/*80972*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*80978*/         OPC_EmitInteger, MVT::i32, 0, 
/*80981*/         OPC_EmitInteger, MVT::i32, 14, 
/*80984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80987*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*80998*/       /*SwitchType*/ 44, MVT::v16i8,// ->81044
/*81000*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*81006*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*81012*/         OPC_EmitInteger, MVT::i32, 0, 
/*81015*/         OPC_EmitInteger, MVT::i32, 14, 
/*81018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81021*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*81032*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81035*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*81044*/       /*SwitchType*/ 44, MVT::v8i16,// ->81090
/*81046*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*81052*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*81058*/         OPC_EmitInteger, MVT::i32, 0, 
/*81061*/         OPC_EmitInteger, MVT::i32, 14, 
/*81064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81067*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*81078*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81081*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*81090*/       /*SwitchType*/ 44, MVT::v4i32,// ->81136
/*81092*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*81098*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*81104*/         OPC_EmitInteger, MVT::i32, 0, 
/*81107*/         OPC_EmitInteger, MVT::i32, 14, 
/*81110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81113*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*81124*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81127*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*81136*/       0, // EndSwitchType
/*81137*/     /*Scope*/ 44, /*->81182*/
/*81138*/       OPC_CheckChild0Type, MVT::f32,
/*81140*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->81161
/*81143*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*81149*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*81152*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*81161*/       /*SwitchType*/ 18, MVT::v4f32,// ->81181
/*81163*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*81169*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*81172*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*81181*/       0, // EndSwitchType
/*81182*/     /*Scope*/ 22, /*->81205*/
/*81183*/       OPC_CheckChild0Type, MVT::f64,
/*81185*/       OPC_CheckType, MVT::v2f64,
/*81187*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*81193*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81196*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*81205*/     0, /*End of Scope*/
/*81206*/   /*SwitchOpcode*/ 46, TARGET_VAL(ARMISD::VMOVFPIMM),// ->81255
/*81209*/     OPC_RecordChild0, // #0 = $SIMM
/*81210*/     OPC_MoveChild0,
/*81211*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*81214*/     OPC_MoveParent,
/*81215*/     OPC_SwitchType /*2 cases */, 17, MVT::v2f32,// ->81235
/*81218*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81220*/       OPC_EmitInteger, MVT::i32, 14, 
/*81223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81226*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2f32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*81235*/     /*SwitchType*/ 17, MVT::v4f32,// ->81254
/*81237*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81239*/       OPC_EmitInteger, MVT::i32, 14, 
/*81242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81245*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4f32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*81254*/     0, // EndSwitchType
/*81255*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 81257 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 764
  // #OPC_RecordNode                     = 50
  // #OPC_RecordChild                    = 2259
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1364
  // #OPC_MoveParent                     = 1991
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 159
  // #OPC_CheckPatternPredicate          = 2348
  // #OPC_CheckPredicate                 = 811
  // #OPC_CheckOpcode                    = 1224
  // #OPC_SwitchOpcode                   = 63
  // #OPC_CheckType                      = 1118
  // #OPC_SwitchType                     = 266
  // #OPC_CheckChildType                 = 1438
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 350
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 44
  // #OPC_CheckComplexPat                = 476
  // #OPC_CheckAndImm                    = 82
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2569
  // #OPC_EmitStringInteger              = 197
  // #OPC_EmitRegister                   = 2637
  // #OPC_EmitConvertToTarget            = 829
  // #OPC_EmitMergeInputChains           = 456
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 518
  // #OPC_EmitNodeXForm                  = 223
  // #OPC_CompleteMatch                  = 97
  // #OPC_MorphNodeTo                    = 2531

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
  return nullptr;
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb());
  case 1: return (Subtarget->isThumb2());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasNEON());
  case 8: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 9: return (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 10: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 11: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 12: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 13: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 14: return (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 15: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2());
  case 16: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2());
  case 17: return (Subtarget->hasVFP2());
  case 18: return (MF->getDataLayout().isLittleEndian());
  case 19: return (MF->getDataLayout().isBigEndian());
  case 20: return (!Subtarget->hasV8Ops());
  case 21: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->isThumb()) && (Subtarget->isTargetWindows());
  case 23: return (Subtarget->isThumb());
  case 24: return (Subtarget->hasV6MOps()) && (Subtarget->isThumb());
  case 25: return (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 26: return (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb());
  case 27: return (Subtarget->hasDataBarrier()) && (Subtarget->isThumb());
  case 28: return (Subtarget->hasV6KOps()) && (!Subtarget->isThumb());
  case 29: return (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 30: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 31: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 32: return (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 33: return (Subtarget->hasFPARMv8());
  case 34: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8());
  case 35: return (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb());
  case 36: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 37: return (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 38: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb());
  case 39: return (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2());
  case 40: return (Subtarget->hasV5TOps()) && (!Subtarget->isThumb());
  case 41: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb());
  case 42: return (Subtarget->hasDSP()) && (Subtarget->isThumb2());
  case 43: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 44: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 45: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 46: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2());
  case 47: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 48: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON());
  case 49: return (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops());
  case 50: return (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 51: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 52: return (Subtarget->hasFP16()) && (Subtarget->hasNEON());
  case 53: return (!Subtarget->isMClass()) && (Subtarget->isThumb2());
  case 54: return (Subtarget->hasV5TOps()) && (Subtarget->isThumb());
  case 55: return (Subtarget->hasV4TOps()) && (!Subtarget->isThumb());
  case 56: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 57: return (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb());
  case 58: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 59: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 60: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2());
  case 61: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32());
  case 62: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON());
  case 63: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 64: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 65: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 66: return (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb());
  case 67: return (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb());
  case 68: return (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 69: return (!Subtarget->isTargetWindows()) && (Subtarget->isThumb());
  case 70: return (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP());
  case 71: return (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON());
  case 72: return (Subtarget->hasVFP2()) && (!Subtarget->isThumb());
  case 73: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 74: return (Subtarget->hasVFP2()) && (Subtarget->isThumb2());
  case 75: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 76: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 77: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 79: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 80: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 81: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 82: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 83: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 84: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 85: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 86: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 87: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 88: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4());
  case 89: return (Subtarget->hasVFP4());
  case 90: return (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath());
  case 91: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 92: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3());
  case 93: return (Subtarget->hasVFP3());
  case 94: return (Subtarget->hasZeroCycleZeroing());
  case 95: return (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON());
  case 96: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 1: { 
    // Predicate_pkh_asr_amt
    // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 2: { 
    // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 3: { 
    // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 4: { 
    // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 5: { 
    // Predicate_lo16AllZero
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 6: { 
    // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 7: { 
    // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 8: { 
    // Predicate_t2_so_imm_not
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 9: { 
    // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 10: { 
    // Predicate_rot_imm
    auto *N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 11: { 
    // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 12: { 
    // Predicate_sext_16_node
    SDNode *N = Node;

  if (CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17)
    return true;

  if (N->getOpcode() != ISD::SRA)
    return false;
  if (N->getOperand(0).getOpcode() != ISD::SHL)
    return false;

  auto *ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(0)->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  return true;

  }
  case 13: { 
    // Predicate_imm1_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 14: { 
    // Predicate_mod_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 15: { 
    // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 16: { 
    // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 17: { 
    // Predicate_imm0_7_neg
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 18: { 
    // Predicate_imm8_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 19: { 
    // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 20: { 
    // Predicate_t2_so_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 21: { 
    // Predicate_imm0_4095_neg
    auto *N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 22: { 
    // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 23: { 
    // Predicate_ldrex_1
    // Predicate_ldaex_1
    // Predicate_strex_1
    // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_ldrex_2
    // Predicate_ldaex_2
    // Predicate_strex_2
    // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { 
    // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 26: { 
    // Predicate_t2_so_imm_notSext
    auto *N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 27: { 
    // Predicate_bf_inv_mask_imm
    auto *N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 28: { 
    // Predicate_mod_imm_not
    auto *N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 29: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { 
    // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 31: { 
    // Predicate_extloadi16
    // Predicate_zextloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { 
    // Predicate_imm_sr
    auto *N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 33: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 34: { 
    // Predicate_truncstore
    // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 35: { 
    // Predicate_truncstorei16
    // Predicate_post_truncsti16
    // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { 
    // Predicate_post_truncst
    // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { 
    // Predicate_post_truncsti8
    // Predicate_truncstorei8
    // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 38: { 
    // Predicate_istore
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { 
    // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 40: { 
    // Predicate_pre_store
    // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { 
    // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 42: { 
    // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 43: { 
    // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 44: { 
    // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 45: { 
    // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 46: { 
    // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 47: { 
    // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 48: { 
    // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 49: { 
    // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 50: { 
    // Predicate_and_su
    // Predicate_xor_su
    // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { 
    // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 52: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 53: { 
    // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 54: { 
    // Predicate_zextloadi8
    // Predicate_sextloadi8
    // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { 
    // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { 
    // Predicate_zextloadi1
    // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 57: { 
    // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 58: { 
    // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 59: { 
    // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 60: { 
    // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 61: { 
    // Predicate_extloadvi8
    // Predicate_zextloadvi8
    // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 62: { 
    // Predicate_extloadvi16
    // Predicate_zextloadvi16
    // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 63: { 
    // Predicate_extloadvi32
    // Predicate_zextloadvi32
    // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 64: { 
    // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 65: { 
    // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 66: { 
    // Predicate_strex_4
    // Predicate_stlex_4
    // Predicate_ldrex_4
    // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 67: { 
    // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 68: { 
    // Predicate_atomic_load_acquire_8
    // Predicate_atomic_load_acquire_16
    // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAcquireOrStronger(Ordering);

  }
  case 69: { 
    // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 70: { 
    // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 71: { 
    // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { 
    // Predicate_atomic_store_release_8
    // Predicate_atomic_store_release_16
    // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isReleaseOrStronger(Ordering);

  }
  case 73: { 
    // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 74: { 
    // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 75: { 
    // Predicate_lo5AllOne
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 76: { 
    // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 77: { 
    // Predicate_imm0_255_not
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 78: { 
    // Predicate_imm1_32
    auto *N = cast<ConstantSDNode>(Node);

   uint64_t Imm = N->getZExtValue();
   return Imm > 0 && Imm <= 32;
 
  }
  case 79: { 
    // Predicate_arm_i32imm
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 80: { 
    // Predicate_thumb_immshifted
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 81: { 
    // Predicate_imm0_255_comp
    auto *N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 82: { 
    // Predicate_imm256_510
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 256 && Imm < 511;

  }
  case 83: { 
    // Predicate_fadd_mlx
    // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 84: { 
    // Predicate_vfp_f64imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 85: { 
    // Predicate_vfp_f32imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 86: { 
    // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 87: { 
    // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 88: { 
    // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 89: { 
    // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 90: { 
    // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 1: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 2: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 3: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 4: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 5: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 7: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // imm1_32_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 15: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 18: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 20: {  // thumb_imm256_510_addend
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() - 255, SDLoc(N), MVT::i32);

  }
  case 21: {  // anonymous_4524
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 22: {  // anonymous_4523
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

