{"Source Block": ["oh/elink/hdl/emaxi.v@151:161@HdlStmAssign", "   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n   assign m_axi_awprot[2:0]\t= 3'h0;\n   assign m_axi_awqos[3:0]\t= 4'h0;\n   assign m_axi_bready    \t= 1'b1;   //TODO? axi_bready, why constant\n   \n   assign m_axi_arburst[1:0]\t= 2'b01;\n   assign m_axi_arcache[3:0]\t= 4'b0010;\n   assign m_axi_arprot[2:0]\t= 3'h0;\n   assign m_axi_arqos[3:0]\t= 4'h0;\n\n   //--------------------\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@147:157", "   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n   assign m_axi_awprot[2:0]\t= 3'h0;\n   assign m_axi_awqos[3:0]\t= 4'h0;\n   assign m_axi_bready    \t= 1'b1;   //TODO? axi_bready, why constant\n   \n   assign m_axi_arburst[1:0]\t= 2'b01;\n   assign m_axi_arcache[3:0]\t= 4'b0010;\n"], ["oh/elink/hdl/emaxi.v@146:156", "   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n   assign m_axi_awprot[2:0]\t= 3'h0;\n   assign m_axi_awqos[3:0]\t= 4'h0;\n   assign m_axi_bready    \t= 1'b1;   //TODO? axi_bready, why constant\n   \n   assign m_axi_arburst[1:0]\t= 2'b01;\n"], ["oh/elink/hdl/emaxi.v@149:159", "   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n   assign m_axi_awprot[2:0]\t= 3'h0;\n   assign m_axi_awqos[3:0]\t= 4'h0;\n   assign m_axi_bready    \t= 1'b1;   //TODO? axi_bready, why constant\n   \n   assign m_axi_arburst[1:0]\t= 2'b01;\n   assign m_axi_arcache[3:0]\t= 4'b0010;\n   assign m_axi_arprot[2:0]\t= 3'h0;\n   assign m_axi_arqos[3:0]\t= 4'h0;\n"], ["oh/elink/hdl/emaxi.v@152:162", "   assign m_axi_awprot[2:0]\t= 3'h0;\n   assign m_axi_awqos[3:0]\t= 4'h0;\n   assign m_axi_bready    \t= 1'b1;   //TODO? axi_bready, why constant\n   \n   assign m_axi_arburst[1:0]\t= 2'b01;\n   assign m_axi_arcache[3:0]\t= 4'b0010;\n   assign m_axi_arprot[2:0]\t= 3'h0;\n   assign m_axi_arqos[3:0]\t= 4'h0;\n\n   //--------------------\n   //write address channel\n"], ["oh/elink/hdl/emaxi.v@148:158", "\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n   assign m_axi_awprot[2:0]\t= 3'h0;\n   assign m_axi_awqos[3:0]\t= 4'h0;\n   assign m_axi_bready    \t= 1'b1;   //TODO? axi_bready, why constant\n   \n   assign m_axi_arburst[1:0]\t= 2'b01;\n   assign m_axi_arcache[3:0]\t= 4'b0010;\n   assign m_axi_arprot[2:0]\t= 3'h0;\n"], ["oh/elink/hdl/emaxi.v@153:163", "   assign m_axi_awqos[3:0]\t= 4'h0;\n   assign m_axi_bready    \t= 1'b1;   //TODO? axi_bready, why constant\n   \n   assign m_axi_arburst[1:0]\t= 2'b01;\n   assign m_axi_arcache[3:0]\t= 4'b0010;\n   assign m_axi_arprot[2:0]\t= 3'h0;\n   assign m_axi_arqos[3:0]\t= 4'h0;\n\n   //--------------------\n   //write address channel\n   //--------------------\n"]], "Diff Content": {"Delete": [[156, "   assign m_axi_arburst[1:0]\t= 2'b01;\n"]], "Add": [[156, "   assign m_axi_arburst[1:0]\t= 2'b01;//TODO???\n"]]}}