

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Nov  6 16:12:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      113|      113|  1.130 us|  1.130 us|  114|  114|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_39_1_fu_152  |cordiccart2pol_Pipeline_VITIS_LOOP_39_1  |       99|       99|  0.990 us|  0.990 us|   99|   99|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2618|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     752|   1421|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     799|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1551|   4104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_39_1_fu_152  |cordiccart2pol_Pipeline_VITIS_LOOP_39_1  |        0|   2|  609|  1100|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9                    |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|   321|    0|
    |fpext_32ns_64_2_no_dsp_1_U10                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U11                        |fpext_32ns_64_2_no_dsp_1                 |        0|   0|    0|     0|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                         |        0|   5|  752|  1421|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1113_fu_862_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1124_fu_941_p2      |         +|   0|  0|    8|           8|           8|
    |add_ln570_1_fu_372_p2     |         +|   0|  0|   12|          12|           6|
    |add_ln570_fu_287_p2       |         +|   0|  0|   12|          12|           6|
    |lsb_index_fu_759_p2       |         +|   0|  0|   39|          32|           6|
    |m_3_fu_902_p2             |         +|   0|  0|   71|          64|          64|
    |F2_1_fu_360_p2            |         -|   0|  0|   12|          11|          12|
    |F2_fu_275_p2              |         -|   0|  0|   12|          11|          12|
    |man_V_1_fu_262_p2         |         -|   0|  0|   61|           1|          54|
    |man_V_4_fu_347_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln1099_fu_745_p2      |         -|   0|  0|   39|           6|          32|
    |sub_ln1102_fu_780_p2      |         -|   0|  0|   13|           4|           5|
    |sub_ln1114_fu_877_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1119_fu_936_p2      |         -|   0|  0|    8|           5|           8|
    |sub_ln570_1_fu_378_p2     |         -|   0|  0|   12|           5|          12|
    |sub_ln570_fu_293_p2       |         -|   0|  0|   12|           5|          12|
    |temp_x_V_5_fu_659_p2      |         -|   0|  0|   39|           1|          32|
    |temp_y_V_5_fu_665_p2      |         -|   0|  0|   39|           1|          32|
    |tmp_V_fu_713_p2           |         -|   0|  0|   39|           1|          32|
    |a_fu_806_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln1104_fu_833_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln570_1_fu_429_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln570_fu_482_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln571_1_fu_512_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln571_fu_460_p2       |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_795_p2      |       and|   0|  0|   32|          32|          32|
    |ashr_ln575_1_fu_571_p2    |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln575_fu_527_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln1090_fu_699_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1101_fu_774_p2     |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1102_fu_800_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1113_fu_853_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1649_fu_633_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln27_fu_646_p2       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln560_1_fu_242_p2    |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln560_fu_206_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln570_1_fu_366_p2    |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln570_fu_281_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln571_1_fu_392_p2    |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln571_fu_307_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln574_1_fu_490_p2    |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln574_fu_438_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln592_1_fu_412_p2    |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln592_fu_327_p2      |      icmp|   0|  0|   10|           7|           1|
    |lshr_ln1102_fu_789_p2     |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln1113_fu_871_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln1104_fu_839_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln571_1_fu_418_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln571_fu_472_p2        |        or|   0|  0|    2|           1|           1|
    |angle_fu_651_p3           |    select|   0|  0|   32|           1|          32|
    |m_2_fu_892_p3             |    select|   0|  0|   64|           1|          64|
    |man_V_2_fu_268_p3         |    select|   0|  0|   54|           1|          54|
    |man_V_5_fu_353_p3         |    select|   0|  0|   54|           1|          54|
    |r                         |    select|   0|  0|   32|           1|           1|
    |select_ln1098_fu_929_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln1650_fu_670_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln27_fu_638_p3     |    select|   0|  0|   31|           1|          31|
    |select_ln570_2_fu_606_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln570_fu_562_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln571_1_fu_517_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln571_fu_465_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln574_1_fu_599_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln574_fu_555_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln577_1_fu_591_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln577_fu_547_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln592_1_fu_500_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln592_fu_448_p3    |    select|   0|  0|   32|           1|          32|
    |sh_amt_1_fu_384_p3        |    select|   0|  0|   12|           1|          12|
    |sh_amt_fu_299_p3          |    select|   0|  0|   12|           1|          12|
    |temp_x_V_6_fu_687_p3      |    select|   0|  0|   32|           1|          32|
    |temp_x_V_fu_619_p3        |    select|   0|  0|   32|           1|           1|
    |temp_y_V_6_fu_679_p3      |    select|   0|  0|   32|           1|          32|
    |temp_y_V_fu_612_p3        |    select|   0|  0|   32|           1|           1|
    |tmp_V_2_fu_719_p3         |    select|   0|  0|   32|           1|          32|
    |shl_ln1114_fu_886_p2      |       shl|   0|  0|  182|          64|          64|
    |shl_ln593_1_fu_495_p2     |       shl|   0|  0|  100|          32|          32|
    |shl_ln593_fu_443_p2       |       shl|   0|  0|  100|          32|          32|
    |xor_ln1104_fu_820_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln560_1_fu_507_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln560_fu_455_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln571_1_fu_423_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln571_fu_476_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 2618|         993|        1507|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  65|         16|    1|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  65|         16|    1|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |LD_2_reg_1244                                                    |  32|   0|   32|          0|
    |and_ln570_1_reg_1122                                             |   1|   0|    1|          0|
    |and_ln570_reg_1142                                               |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  15|   0|   15|          0|
    |exp_tmp_1_reg_1045                                               |  11|   0|   11|          0|
    |exp_tmp_reg_1023                                                 |  11|   0|   11|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_39_1_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1090_reg_1190                                             |   1|   0|    1|          0|
    |icmp_ln1113_reg_1229                                             |   1|   0|    1|          0|
    |icmp_ln560_1_reg_1055                                            |   1|   0|    1|          0|
    |icmp_ln560_reg_1033                                              |   1|   0|    1|          0|
    |icmp_ln570_reg_1067                                              |   1|   0|    1|          0|
    |icmp_ln571_1_reg_1106                                            |   1|   0|    1|          0|
    |icmp_ln571_reg_1078                                              |   1|   0|    1|          0|
    |icmp_ln574_1_reg_1152                                            |   1|   0|    1|          0|
    |icmp_ln574_reg_1132                                              |   1|   0|    1|          0|
    |icmp_ln592_1_reg_1117                                            |   1|   0|    1|          0|
    |icmp_ln592_reg_1090                                              |   1|   0|    1|          0|
    |m_4_reg_1234                                                     |  63|   0|   63|          0|
    |man_V_2_reg_1062                                                 |  54|   0|   54|          0|
    |man_V_5_reg_1095                                                 |  54|   0|   54|          0|
    |or_ln_reg_1224                                                   |   1|   0|    2|          1|
    |p_Result_2_reg_1239                                              |   1|   0|    1|          0|
    |p_Result_4_reg_1018                                              |   1|   0|    1|          0|
    |p_Result_6_reg_1040                                              |   1|   0|    1|          0|
    |p_Result_8_reg_1195                                              |   1|   0|    1|          0|
    |select_ln1650_reg_1175                                           |  15|   0|   32|         17|
    |select_ln570_reg_1162                                            |  32|   0|   32|          0|
    |select_ln571_1_reg_1157                                          |  32|   0|   32|          0|
    |select_ln571_reg_1137                                            |  32|   0|   32|          0|
    |sext_ln570_1_reg_1147                                            |  32|   0|   32|          0|
    |sext_ln570_reg_1127                                              |  32|   0|   32|          0|
    |sh_amt_1_reg_1100                                                |  12|   0|   12|          0|
    |sh_amt_reg_1072                                                  |  12|   0|   12|          0|
    |sub_ln1099_reg_1207                                              |  32|   0|   32|          0|
    |temp_x_V_6_reg_1185                                              |  32|   0|   32|          0|
    |temp_y_V_6_reg_1180                                              |  32|   0|   32|          0|
    |temp_y_V_reg_1167                                                |  32|   0|   32|          0|
    |tmp_V_2_reg_1200                                                 |  32|   0|   32|          0|
    |trunc_ln1098_reg_1219                                            |   8|   0|    8|          0|
    |trunc_ln1102_reg_1214                                            |   5|   0|    5|          0|
    |trunc_ln554_1_reg_1050                                           |  52|   0|   52|          0|
    |trunc_ln554_reg_1028                                             |  52|   0|   52|          0|
    |trunc_ln572_1_reg_1111                                           |  32|   0|   32|          0|
    |trunc_ln572_reg_1084                                             |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 799|   0|  817|         18|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

