$version Generated by VerilatedVcd $end
$date Mon Sep  7 22:14:46 2020
 $end
$timescale 1ns $end

 $scope module TOP $end
  $var wire  1 ' clock $end
  $var wire 64 ) io_input1 [63:0] $end
  $var wire 64 + io_input2 [63:0] $end
  $var wire  5 - io_op [4:0] $end
  $var wire 64 / io_res [63:0] $end
  $var wire  3 . io_res_ext_op [2:0] $end
  $var wire  1 ( reset $end
  $scope module v $end
   $var wire 64 # add_res [63:0] $end
   $var wire  1 ' clock $end
   $var wire 64 ) io_input1 [63:0] $end
   $var wire 64 + io_input2 [63:0] $end
   $var wire  5 - io_op [4:0] $end
   $var wire 64 / io_res [63:0] $end
   $var wire  3 . io_res_ext_op [2:0] $end
   $var wire 64 % res_temp [63:0] $end
   $var wire  1 ( reset $end
   $var wire  6 1 sham [5:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000000000000000000000000000000000000000000000000000 #
b0000000000000000000000000000000000000000000000000000000000000000 %
0'
1(
b0000000000000000000000000000000000000000000000000000000000000000 )
b0000000000000000000000000000000000000000000000000000000000000000 +
b00000 -
b000 .
b0000000000000000000000000000000000000000000000000000000000000000 /
b000000 1
#1
1'
#2
0'
#3
1'
#4
0'
#5
1'
#6
0'
#7
1'
#8
0'
#9
1'
