--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Reg_8bits.twx Reg_8bits.ncd -o Reg_8bits.twr Reg_8bits.pcf

Design file:              Reg_8bits.ncd
Physical constraint file: Reg_8bits.pcf
Device,package,speed:     xc5vlx20t,ff323,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Q_in<0>     |   -0.326(R)|    2.350(R)|clk_BUFGP         |   0.000|
Q_in<1>     |   -0.138(R)|    2.190(R)|clk_BUFGP         |   0.000|
Q_in<2>     |   -0.281(R)|    2.315(R)|clk_BUFGP         |   0.000|
Q_in<3>     |   -0.344(R)|    2.380(R)|clk_BUFGP         |   0.000|
Q_in<4>     |   -0.180(R)|    2.228(R)|clk_BUFGP         |   0.000|
Q_in<5>     |   -0.348(R)|    2.378(R)|clk_BUFGP         |   0.000|
Q_in<6>     |   -0.321(R)|    2.361(R)|clk_BUFGP         |   0.000|
Q_in<7>     |   -0.116(R)|    2.174(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Q_out<0>    |    7.319(R)|clk_BUFGP         |   0.000|
Q_out<1>    |    7.331(R)|clk_BUFGP         |   0.000|
Q_out<2>    |    7.380(R)|clk_BUFGP         |   0.000|
Q_out<3>    |    7.368(R)|clk_BUFGP         |   0.000|
Q_out<4>    |    7.310(R)|clk_BUFGP         |   0.000|
Q_out<5>    |    7.361(R)|clk_BUFGP         |   0.000|
Q_out<6>    |    7.320(R)|clk_BUFGP         |   0.000|
Q_out<7>    |    7.361(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
s_in           |s_out          |    5.101|
---------------+---------------+---------+


Analysis completed Wed Dec 11 17:12:30 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



