Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr 11 18:58:51 2018
| Host         : c125m-20.EECS.Berkeley.EDU running 64-bit CentOS release 6.9 (Final)
| Command      : report_control_sets -verbose -file z1top_control_sets_placed.rpt
| Design       : z1top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             402 |          168 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+-----------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  Clock Signal |                    Enable Signal                    |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+---------------+-----------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  LEDS_OBUF[3] | CPU/on_chip_uart/uareceive/to_send_reg[8]_0         | b_parser/button_edge_detector/rst                    |                5 |              8 |
|  LEDS_OBUF[3] | b_parser/button_debouncer/p_1_out                   | b_parser/button_synchronizer/SR[0]                   |                4 |              8 |
|  LEDS_OBUF[3] |                                                     | CPU/on_chip_uart/uareceive/clock_counter[8]_i_1_n_0  |                3 |              9 |
|  LEDS_OBUF[3] | CPU/on_chip_uart/uareceive/rx_shift0                |                                                      |                3 |              9 |
|  LEDS_OBUF[3] |                                                     | CPU/on_chip_uart/uareceive/SR[0]                     |                2 |             10 |
|  LEDS_OBUF[3] |                                                     | b_parser/button_debouncer/sample_counter[14]_i_1_n_0 |                4 |             14 |
|  LEDS_OBUF[3] |                                                     |                                                      |               13 |             20 |
|  LEDS_OBUF[3] |                                                     | sig                                                  |                8 |             31 |
|  LEDS_OBUF[3] |                                                     | CPU/on_chip_uart/uareceive/cycle_counter_reg_0_sn_1  |                8 |             32 |
|  LEDS_OBUF[3] | CPU/on_chip_uart/uareceive/instr_counter_reg_0_sn_1 | CPU/on_chip_uart/uareceive/cycle_counter_reg_0_sn_1  |                8 |             32 |
|  LEDS_OBUF[3] | CPU/reggie/p_0_in__0                                |                                                      |               12 |             96 |
|  LEDS_OBUF[3] |                                                     | b_parser/button_edge_detector/rst                    |              143 |            306 |
+---------------+-----------------------------------------------------+------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     2 |
| 9      |                     2 |
| 10     |                     1 |
| 14     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


