// Seed: 1602124708
module module_0;
  wire id_1;
  assign module_2.type_25 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6
);
  wor id_8, id_9, id_10;
  localparam id_11 = -1;
  assign id_8 = -1'h0;
  wire id_12;
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input  uwire id_1,
    output tri0  id_2,
    output wor   id_3,
    inout  uwire id_4,
    output wor   id_5,
    output tri1  id_6,
    output wire  id_7,
    output uwire id_8,
    id_12,
    input  tri0  id_9,
    output tri1  id_10
);
  wire id_13;
  reg id_14, id_15, id_16;
  module_0 modCall_1 ();
  wire id_17, id_18;
  assign id_15 = -1;
  assign id_12 = -1 - -1;
  final assign id_14 = id_14;
  id_19 :
  assert property (@(posedge id_14) 1);
  wire id_20;
  parameter id_21 = 1'b0 - -1;
endmodule
