{
  "module_name": "mt8183-pm-domains.h",
  "hash_id": "2c5efee6dcbf9a3896d8cd0fbd37c5ae402166204f2d3ad1ef630fed412ec76d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pmdomain/mediatek/mt8183-pm-domains.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MT8183_PM_DOMAINS_H\n#define __SOC_MEDIATEK_MT8183_PM_DOMAINS_H\n\n#include \"mtk-pm-domains.h\"\n#include <dt-bindings/power/mt8183-power.h>\n\n \n\nstatic const struct scpsys_domain_data scpsys_domain_data_mt8183[] = {\n\t[MT8183_POWER_DOMAIN_AUDIO] = {\n\t\t.name = \"audio\",\n\t\t.sta_mask = PWR_STATUS_AUDIO,\n\t\t.ctl_offs = 0x0314,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(15, 12),\n\t},\n\t[MT8183_POWER_DOMAIN_CONN] = {\n\t\t.name = \"conn\",\n\t\t.sta_mask = PWR_STATUS_CONN,\n\t\t.ctl_offs = 0x032c,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = 0,\n\t\t.sram_pdn_ack_bits = 0,\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_CONN, MT8183_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_CLR, MT8183_TOP_AXI_PROT_EN_STA1),\n\t\t},\n\t},\n\t[MT8183_POWER_DOMAIN_MFG_ASYNC] = {\n\t\t.name = \"mfg_async\",\n\t\t.sta_mask = PWR_STATUS_MFG_ASYNC,\n\t\t.ctl_offs = 0x0334,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = 0,\n\t\t.sram_pdn_ack_bits = 0,\n\t\t.caps = MTK_SCPD_DOMAIN_SUPPLY,\n\t},\n\t[MT8183_POWER_DOMAIN_MFG] = {\n\t\t.name = \"mfg\",\n\t\t.sta_mask = PWR_STATUS_MFG,\n\t\t.ctl_offs = 0x0338,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_DOMAIN_SUPPLY,\n\t},\n\t[MT8183_POWER_DOMAIN_MFG_CORE0] = {\n\t\t.name = \"mfg_core0\",\n\t\t.sta_mask = BIT(7),\n\t\t.ctl_offs = 0x034c,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8183_POWER_DOMAIN_MFG_CORE1] = {\n\t\t.name = \"mfg_core1\",\n\t\t.sta_mask = BIT(20),\n\t\t.ctl_offs = 0x0310,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t},\n\t[MT8183_POWER_DOMAIN_MFG_2D] = {\n\t\t.name = \"mfg_2d\",\n\t\t.sta_mask = PWR_STATUS_MFG_2D,\n\t\t.ctl_offs = 0x0348,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_1_MFG, MT8183_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_1_CLR, MT8183_TOP_AXI_PROT_EN_STA1_1),\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MFG, MT8183_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_CLR, MT8183_TOP_AXI_PROT_EN_STA1),\n\t\t},\n\t},\n\t[MT8183_POWER_DOMAIN_DISP] = {\n\t\t.name = \"disp\",\n\t\t.sta_mask = PWR_STATUS_DISP,\n\t\t.ctl_offs = 0x030c,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_1_DISP, MT8183_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_1_CLR, MT8183_TOP_AXI_PROT_EN_STA1_1),\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_DISP, MT8183_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_CLR, MT8183_TOP_AXI_PROT_EN_STA1),\n\t\t},\n\t\t.bp_smi = {\n\t\t\tBUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_DISP,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_SET,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_CLR,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN),\n\t\t},\n\t},\n\t[MT8183_POWER_DOMAIN_CAM] = {\n\t\t.name = \"cam\",\n\t\t.sta_mask = BIT(25),\n\t\t.ctl_offs = 0x0344,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(9, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(13, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MM_CAM, MT8183_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_CLR, MT8183_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_CAM, MT8183_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_CLR, MT8183_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR_IGN(MT8183_TOP_AXI_PROT_EN_MM_CAM_2ND,\n\t\t\t\t\tMT8183_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t\tMT8183_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t\tMT8183_TOP_AXI_PROT_EN_MM_STA1),\n\t\t},\n\t\t.bp_smi = {\n\t\t\tBUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_CAM,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_SET,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_CLR,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN),\n\t\t},\n\t},\n\t[MT8183_POWER_DOMAIN_ISP] = {\n\t\t.name = \"isp\",\n\t\t.sta_mask = PWR_STATUS_ISP,\n\t\t.ctl_offs = 0x0308,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(9, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(13, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MM_ISP,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR_IGN(MT8183_TOP_AXI_PROT_EN_MM_ISP_2ND,\n\t\t\t\t\tMT8183_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t\tMT8183_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t\tMT8183_TOP_AXI_PROT_EN_MM_STA1),\n\t\t},\n\t\t.bp_smi = {\n\t\t\tBUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_ISP,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_SET,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_CLR,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN),\n\t\t},\n\t},\n\t[MT8183_POWER_DOMAIN_VDEC] = {\n\t\t.name = \"vdec\",\n\t\t.sta_mask = BIT(31),\n\t\t.ctl_offs = 0x0300,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_smi = {\n\t\t\tBUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_VDEC,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_SET,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_CLR,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN),\n\t\t},\n\t},\n\t[MT8183_POWER_DOMAIN_VENC] = {\n\t\t.name = \"venc\",\n\t\t.sta_mask = PWR_STATUS_VENC,\n\t\t.ctl_offs = 0x0304,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(15, 12),\n\t\t.bp_smi = {\n\t\t\tBUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_VENC,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_SET,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_CLR,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN),\n\t\t},\n\t},\n\t[MT8183_POWER_DOMAIN_VPU_TOP] = {\n\t\t.name = \"vpu_top\",\n\t\t.sta_mask = BIT(26),\n\t\t.ctl_offs = 0x0324,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MM_VPU_TOP,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_VPU_TOP,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MM_VPU_TOP_2ND,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MM_STA1),\n\t\t},\n\t\t.bp_smi = {\n\t\t\tBUS_PROT_WR(MT8183_SMI_COMMON_SMI_CLAMP_VPU_TOP,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_SET,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN_CLR,\n\t\t\t\t    MT8183_SMI_COMMON_CLAMP_EN),\n\t\t},\n\t},\n\t[MT8183_POWER_DOMAIN_VPU_CORE0] = {\n\t\t.name = \"vpu_core0\",\n\t\t.sta_mask = BIT(27),\n\t\t.ctl_offs = 0x33c,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(13, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE0,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_CLR,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_STA1),\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE0_2ND,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_CLR,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_SRAM_ISO,\n\t},\n\t[MT8183_POWER_DOMAIN_VPU_CORE1] = {\n\t\t.name = \"vpu_core1\",\n\t\t.sta_mask = BIT(28),\n\t\t.ctl_offs = 0x0340,\n\t\t.pwr_sta_offs = 0x0180,\n\t\t.pwr_sta2nd_offs = 0x0184,\n\t\t.sram_pdn_bits = GENMASK(11, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(13, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE1,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_CLR,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_STA1),\n\t\t\tBUS_PROT_WR(MT8183_TOP_AXI_PROT_EN_MCU_VPU_CORE1_2ND,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_SET,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_CLR,\n\t\t\t\t    MT8183_TOP_AXI_PROT_EN_MCU_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_SRAM_ISO,\n\t},\n};\n\nstatic const struct scpsys_soc_data mt8183_scpsys_data = {\n\t.domains_data = scpsys_domain_data_mt8183,\n\t.num_domains = ARRAY_SIZE(scpsys_domain_data_mt8183),\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}