DESIGN=PROC_SUBSYSTEM
DESDIR=C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\designer\PROC_SUBSYSTEM
FAM=SmartFusion2
DIE=PA4M7500_N
PACKAGE=fg484
SPEED=STD
VOLTAGE=1.2
TEMPR=COM
VOLTR=COM
VCCI_1.2_VOLTR=COM
VCCI_1.5_VOLTR=COM
VCCI_1.8_VOLTR=COM
VCCI_2.5_VOLTR=COM
VCCI_3.3_VOLTR=COM
PDC_IMPORT_HARDERROR=1
RGB_COUNT=8
LAYOUT_MODE=STANDARD
INCREMENTAL_MODE=OFF
PA4_LAYOUT_HIGH_EFFORT_MODE=0
PDPR=0
PA4_PHYS_OPT_MODE=0
PA4_LAYOUT_SEQ_OPT_MODE=0
MINDELAYG4_REPAIR=1
RANDOM_SEED=0
NETLIST_TYPE=EDIF
LAYOUT_STATE=NOT_VALID
PDC_FILE=
USE_CONSTRAINT_FLOW=1
TARGET_DEVICES_FOR_MIGRATION='PA4M7500_N '
RESTRICTPROBEPINS=1
RESTRICTSPIPINS=0
