/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  reg [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [16:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  reg [17:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [32:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_1z[8] ? celloutsig_0_10z : celloutsig_0_8z[8];
  assign celloutsig_1_19z = !(celloutsig_1_9z ? celloutsig_1_11z : celloutsig_1_7z);
  assign celloutsig_0_15z = !(celloutsig_0_1z[4] ? celloutsig_0_13z : celloutsig_0_12z[0]);
  assign celloutsig_0_47z = ~(celloutsig_0_26z[2] | in_data[77]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_6z | celloutsig_0_10z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[0] | in_data[77]);
  assign celloutsig_0_27z = ~(celloutsig_0_22z[9] | celloutsig_0_18z[2]);
  assign celloutsig_0_33z = celloutsig_0_28z | celloutsig_0_20z;
  assign celloutsig_0_35z = celloutsig_0_27z | celloutsig_0_33z;
  assign celloutsig_0_40z = in_data[25] | celloutsig_0_28z;
  assign celloutsig_0_51z = celloutsig_0_40z | celloutsig_0_7z;
  assign celloutsig_0_7z = celloutsig_0_1z[4] | celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_12z[0] | celloutsig_0_10z;
  assign celloutsig_0_20z = celloutsig_0_15z | celloutsig_0_19z[0];
  assign celloutsig_1_18z = celloutsig_1_8z[13] ^ celloutsig_1_9z;
  assign celloutsig_0_43z = { celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_40z, celloutsig_0_19z, celloutsig_0_7z } / { 1'h1, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_35z, celloutsig_0_17z };
  assign celloutsig_1_5z = { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, celloutsig_1_2z[11:5], in_data[96] };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[10:0], celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_0z[12:3], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_13z } / { 1'h1, celloutsig_0_8z[9:1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_9z[0], celloutsig_0_9z } / { 1'h1, celloutsig_0_0z[8:6] };
  assign celloutsig_0_19z = { celloutsig_0_8z[10:7], celloutsig_0_13z } / { 1'h1, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_11z, in_data[0] };
  assign celloutsig_0_26z = in_data[27:17] / { 1'h1, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_0_50z = { celloutsig_0_43z[2], celloutsig_0_47z, celloutsig_0_28z } == { celloutsig_0_39z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_3z = celloutsig_1_2z[11:2] == { in_data[107:99], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_2z[5:2], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } == { celloutsig_1_5z[6:0], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_8z[8:6], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z } == { celloutsig_1_8z[22:19], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[11:4] == { celloutsig_0_1z[7:1], celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_1z[9:4], celloutsig_0_17z } == { celloutsig_0_0z[11:7], celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_30z = { in_data[19:11], celloutsig_0_13z, celloutsig_0_2z } == { celloutsig_0_0z[8:4], celloutsig_0_28z, celloutsig_0_19z };
  assign celloutsig_0_3z = { celloutsig_0_1z[10], celloutsig_0_1z, celloutsig_0_2z } >= in_data[83:71];
  assign celloutsig_1_0z = in_data[187:165] >= in_data[181:159];
  assign celloutsig_1_9z = celloutsig_1_5z[3:0] >= { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_0z[13:1], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z } >= { in_data[23:4], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z } >= in_data[41:36];
  assign celloutsig_0_21z = { celloutsig_0_0z[9], celloutsig_0_19z } >= { celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_0_28z = { celloutsig_0_1z[7:5], celloutsig_0_11z } >= { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_12z = celloutsig_0_0z[13:11] % { 1'h1, celloutsig_0_4z[14:13] };
  assign celloutsig_0_25z = { celloutsig_0_22z[7], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_15z } % { 1'h1, celloutsig_0_14z[12:2] };
  assign celloutsig_1_8z = - { celloutsig_1_2z[13:5], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_5z = - celloutsig_0_1z[9:2];
  assign celloutsig_0_9z = - celloutsig_0_1z[9:7];
  assign celloutsig_0_22z = - { celloutsig_0_4z[16:11], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_39z = | { celloutsig_0_18z, in_data[65] };
  assign celloutsig_0_23z = | { celloutsig_0_14z[10:2], celloutsig_0_3z };
  assign celloutsig_1_4z = ~^ in_data[137:127];
  assign celloutsig_1_1z = ^ in_data[172:137];
  assign celloutsig_0_0z = in_data[61:47] ~^ in_data[50:36];
  assign celloutsig_1_2z = in_data[149:135] ~^ { in_data[191:180], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = ~((celloutsig_1_9z & celloutsig_1_1z) | celloutsig_1_10z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_4z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[53:48], celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 11'h000;
    else if (clkin_data[32]) celloutsig_0_1z = in_data[18:8];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
