<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8"/>
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <title>Projects · Nithin Duvvuru</title>
  <link rel="stylesheet" href="assets/style.css"/>
  <script defer src="assets/script.js"></script>
</head>
<body>
<header class="header">
  <div class="container nav">
    <div class="brand"><div class="logo">ND</div><h1>Nithin Duvvuru</h1></div>
    <nav class="menu">
      <a href="index.html">Home</a>
      <a href="about.html">About</a>
      <a href="projects.html" class="active">Projects</a>
      <a href="experience.html">Experience</a>
      <a href="contact.html">Contact</a>
    </nav>
  </div>
</header>
<main class="container">

<section class="section">
  <h2>Projects</h2>
  <div class="grid">
    <article class="card">
      <h3>IBEX Processor — RTL-to-GDSII</h3>
      <p>Implemented the RISC-V IBEX core through OpenLane to GDSII with zero DRC/LVS and zero timing violations. Reduced die area by 42%, decreased clock skew by 1ns, and achieved ~5% power reduction.</p>
      <p><strong>Tools:</strong> OpenLane, NGSpice, KLayout</p>
    </article>
    <article class="card">
      <h3>Tuner — Real-time Note Detection</h3>
      <p>Correlation-based musical note detection in SystemVerilog with ~99% accuracy. Used fixed-point arithmetic for ~40% compute reduction and pipelined architecture for continuous 44.1kHz processing.</p>
      <p><strong>Tools:</strong> SystemVerilog, Verilator</p>
    </article>
    <article class="card">
      <h3>DinoRun — FPGA-based Chrome Dino Game</h3>
      <p>Implemented the classic Chrome Dino Run game in Verilog for FPGA. Designed VGA graphics controller for game rendering and integrated real-time keyboard inputs. Achieved smooth gameplay with obstacle spawning, collision detection, and score tracking on hardware.</p>
      <p><strong>Tools:</strong> Verilog, ModelSim, Vivado, FPGA (Basys3)</p>    </article>
    <article class="card">
      <h3>StopIt — FPGA Reaction Timer Game</h3>
      <p>Developed a reaction-time game on FPGA using SystemVerilog. Implemented random delay generator with LFSR, LED shifting, and 7-segment display drivers. Verified functionality through simulation and synthesized on Basys3 board with Yosys and Vivado.</p>
      <p><strong>Tools:</strong> SystemVerilog, Verilator, Yosys, Vivado, GTKWave</p>    </article>
  </div>
</section>

<!-- <section class="section">
  <h2>From GitHub</h2>
  <div id="repo-grid" class="grid"></div>
  <div class="banner">This section lists your 6 most recently updated repositories. Change <code>GITHUB_USERNAME</code> in <code>assets/script.js</code>.</div>
</section> -->

</main>
<footer class="footer container"><div>© 2025 Nithin Duvvuru</div></footer>
</body>
</html>
