/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allregs_o.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e1,
        0,
        0,
        3,
        soc_OAMP_ARBITER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_CONTROL_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2018200,
        0,
        0,
        3,
        soc_OAMP_ARBITER_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_CONTROL_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e1,
        0,
        0,
        3,
        soc_OAMP_ARBITER_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ARBITER_CONTROL_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e1,
        0,
        0,
        3,
        soc_OAMP_ARBITER_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ARBITER_CONTROL_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e1,
        0,
        0,
        3,
        soc_OAMP_ARBITER_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_CONTROL_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e1,
        0,
        0,
        3,
        soc_OAMP_ARBITER_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_CONTROL_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66b,
        0,
        0,
        3,
        soc_OAMP_ARBITER_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ARBITER_CONTROL_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66b,
        0,
        0,
        3,
        soc_OAMP_ARBITER_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5e1,
        0,
        0,
        5,
        soc_OAMP_ARBITER_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2018300,
        0,
        0,
        6,
        soc_OAMP_ARBITER_WEIGHT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e1,
        0,
        0,
        7,
        soc_OAMP_ARBITER_WEIGHT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e2,
        0,
        0,
        6,
        soc_OAMP_ARBITER_WEIGHT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e2,
        0,
        0,
        6,
        soc_OAMP_ARBITER_WEIGHT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e1,
        0,
        0,
        7,
        soc_OAMP_ARBITER_WEIGHT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e1,
        0,
        0,
        7,
        soc_OAMP_ARBITER_WEIGHT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e2,
        0,
        0,
        6,
        soc_OAMP_ARBITER_WEIGHT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e2,
        0,
        0,
        6,
        soc_OAMP_ARBITER_WEIGHT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e2,
        0,
        0,
        6,
        soc_OAMP_ARBITER_WEIGHT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66c,
        0,
        0,
        7,
        soc_OAMP_ARBITER_WEIGHT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ARBITER_WEIGHT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66c,
        0,
        0,
        7,
        soc_OAMP_ARBITER_WEIGHT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFDCC_TX_MPLSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x186,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFDCC_TX_MPLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFDCC_TX_MPLS_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x186,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFDCC_TX_MPLS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFDCV_TX_MPLSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFDCV_TX_MPLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFDCV_TX_MPLS_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x187,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFDCV_TX_MPLS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_CC_MPLSTP_GACHr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b2,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CC_MPLSTP_GACHr_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CC_MPLSTP_GACH_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b2,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CC_MPLSTP_GACH_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_CC_MPLSTP_GALr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b1,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CC_MPLSTP_GALr_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CC_MPLSTP_GAL_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b1,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CC_MPLSTP_GAL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_CC_PACKETr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CC_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CC_PACKET_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CC_PACKET_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_GACHr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1ba,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_MPLSTP_GACHr_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_GACH_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1ba,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_MPLSTP_GACH_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_GALr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b9,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_MPLSTP_GALr_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_GAL_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b9,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_MPLSTP_GAL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_MEPID_TLV_TYPEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1bc,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_MPLSTP_MEPID_TLV_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00001234, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_MEPID_TLV_TYPE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1bc,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_MPLSTP_MEPID_TLV_TYPE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001234, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_TLV_HEADERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1bb,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_MPLSTP_TLV_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_MPLSTP_TLV_HEADER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1bb,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_MPLSTP_TLV_HEADER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_CV_PACKETr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1bd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_CV_PACKET_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1bd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_CV_PACKET_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x440,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x448,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x445,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x445,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x448,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x448,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x445,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x445,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x445,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x538,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_DIAG_PROFILE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x538,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_DIAG_PROFILE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONSTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_BFD_EMC_CONSTr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x196,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_EMC_CONST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x189,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_BFD_EMC_CONST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x189,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_BFD_EMC_CONST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x196,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_EMC_CONST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x196,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_EMC_CONST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x164,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_BFD_EMC_CONST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x184,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_BFD_EMC_CONST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x189,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_BFD_EMC_CONST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x189,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_BFD_EMC_CONST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x189,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_BFD_EMC_CONST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00030002)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x193,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_EMC_CONST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_EMC_CONST_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x193,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_EMC_CONST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x443,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_BFD_FLADS_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44b,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_BFD_FLADS_PROFILE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x448,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_BFD_FLADS_PROFILE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x448,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_BFD_FLADS_PROFILE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44b,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_BFD_FLADS_PROFILE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44b,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_BFD_FLADS_PROFILE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILE_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x448,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_BFD_FLADS_PROFILE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x448,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_BFD_FLADS_PROFILE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_FLADS_PROFILE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x448,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_BFD_FLADS_PROFILE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_FLAGS_PROFILEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x53b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_FLAGS_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_FLAGS_PROFILE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x53b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_BFD_FLAGS_PROFILE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x161,
        SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_BFD_IPV4_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROL_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x186,
        0,
        0,
        4,
        soc_OAMP_BFD_IPV4_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROL_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x186,
        0,
        0,
        4,
        soc_OAMP_BFD_IPV4_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROL_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x161,
        SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_BFD_IPV4_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROL_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x181,
        SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_BFD_IPV4_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROL_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x186,
        0,
        0,
        4,
        soc_OAMP_BFD_IPV4_CONTROL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROL_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x186,
        0,
        0,
        4,
        soc_OAMP_BFD_IPV4_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_CONTROL_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x186,
        0,
        0,
        4,
        soc_OAMP_BFD_IPV4_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_ONE_HOP_TOSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2f,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_ONE_HOP_TOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x194,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x415,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x415,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x415,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x194,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x412,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x415,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x415,
        0,
        0,
        3,
        soc_OAMP_BFD_IPV4_STATIC_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1ad,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORTr_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42c,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42c,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1ad,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42b,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42c,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42c,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42c,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x51e,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_IPV4_UDP_SPORT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x51e,
        0,
        0,
        1,
        soc_OAMP_BFD_IPV4_UDP_SPORT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_BFD_I_MPLS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROL_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x187,
        0,
        0,
        3,
        soc_OAMP_BFD_I_MPLS_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROL_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x187,
        0,
        0,
        3,
        soc_OAMP_BFD_I_MPLS_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROL_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x162,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_BFD_I_MPLS_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROL_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x182,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_BFD_I_MPLS_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROL_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x187,
        0,
        0,
        3,
        soc_OAMP_BFD_I_MPLS_CONTROL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROL_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x187,
        0,
        0,
        3,
        soc_OAMP_BFD_I_MPLS_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_MPLS_CONTROL_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x187,
        0,
        0,
        3,
        soc_OAMP_BFD_I_MPLS_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x163,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFD_I_PWE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROL_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x188,
        0,
        0,
        2,
        soc_OAMP_BFD_I_PWE_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROL_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x188,
        0,
        0,
        2,
        soc_OAMP_BFD_I_PWE_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROL_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x163,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFD_I_PWE_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROL_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFD_I_PWE_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROL_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x188,
        0,
        0,
        2,
        soc_OAMP_BFD_I_PWE_CONTROL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROL_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x188,
        0,
        0,
        2,
        soc_OAMP_BFD_I_PWE_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_I_PWE_CONTROL_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x188,
        0,
        0,
        2,
        soc_OAMP_BFD_I_PWE_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_DST_IPr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1af,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_MPLS_DST_IPr_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_DST_IP_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1af,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_MPLS_DST_IP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_DST_IP_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42d,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_MPLS_DST_IP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1ae,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORTr_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42f,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42d,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42d,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42f,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42f,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1ae,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42c,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42d,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42d,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42d,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x51f,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_MPLS_UDP_SPORT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x51f,
        0,
        0,
        1,
        soc_OAMP_BFD_MPLS_UDP_SPORT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_STARTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x15b,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_STARTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x184,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x184,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x184,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x15b,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16e,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x182,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x181,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x181,
        0,
        0,
        1,
        soc_OAMP_BFD_MY_DISCRIMINATOR_RANGE_START_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x192,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OAMP_BFD_PDU_STATIC_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x192,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00180000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_PDU_STATIC_REGISTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_BFD_PDU_STATIC_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CWr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b0,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_PWE_CWr_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b0,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42f,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x430,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x431,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x430,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x430,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x430,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b0,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x520,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_0_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x520,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x431,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42f,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42f,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x431,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x431,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42f,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42f,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x521,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_1_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x521,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x432,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x430,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x430,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x432,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x432,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x430,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x430,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x522,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_2_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x522,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x433,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x431,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x431,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x433,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x433,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x431,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x431,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x523,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_3_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x523,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b0,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_CW_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42e,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_PWE_CW_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x42f,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERTr_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x434,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x432,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x432,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x434,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x434,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x432,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x432,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x432,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x524,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_PWE_ROUTER_ALERT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x524,
        0,
        0,
        1,
        soc_OAMP_BFD_PWE_ROUTER_ALERT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x12345678, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1c3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x438,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x435,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x435,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x438,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x438,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1c3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x430,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x435,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x435,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x435,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x528,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x528,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_REQ_INTERVAL_POINTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOPr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x184,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFD_TX_IPV4_MULTI_HOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x404,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x404,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x184,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x404,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x404,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x404,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x404,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_IPV4_MULTI_HOP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFD_TX_MPLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLS_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_MPLS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLS_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_MPLS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLS_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x185,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFD_TX_MPLS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLS_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_BFD_TX_MPLS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLS_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_MPLS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLS_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_MPLS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_MPLS_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        0,
        0,
        2,
        soc_OAMP_BFD_TX_MPLS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_BFD_TX_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFD_TX_RATE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x405,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_BFD_TX_RATE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_BFM_UDP_SRC_PORTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb27,
        0,
        0,
        2,
        soc_OAMP_BFM_UDP_SRC_PORTr_fields,
        SOC_RESET_VAL_DEC(0x12b00ec8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_BFM_UDP_SRC_PORT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb28,
        0,
        0,
        2,
        soc_OAMP_BFM_UDP_SRC_PORT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x12b00ec8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SAr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_CCM_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_CCM_MAC_SA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_CCM_MAC_SA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_CCM_MAC_SA_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        3,
        soc_OAMP_CCM_MAC_SA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAPr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10a,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_CCM_TPID_MAP_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_CCM_TPID_MAP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_CCM_TX_RATEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_OAMP_CCM_TX_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_CCM_TX_RATE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_OAMP_CCM_TX_RATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_CCM_TX_RATE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_OAMP_CCM_TX_RATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_CCM_TX_RATE_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_OAMP_CCM_TX_RATE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_CCM_TX_RATE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_OAMP_CCM_TX_RATE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_CFG_SAT_TX_WRAP_AROUND_NUMr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb17,
        0,
        0,
        1,
        soc_OAMP_CFG_SAT_TX_WRAP_AROUND_NUMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_CPUPORTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        19,
        soc_OAMP_CPUPORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        41,
        soc_OAMP_CPUPORT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        37,
        soc_OAMP_CPUPORT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        37,
        soc_OAMP_CPUPORT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        41,
        soc_OAMP_CPUPORT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        41,
        soc_OAMP_CPUPORT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        19,
        soc_OAMP_CPUPORT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        34,
        soc_OAMP_CPUPORT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        37,
        soc_OAMP_CPUPORT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        37,
        soc_OAMP_CPUPORT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        37,
        soc_OAMP_CPUPORT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        41,
        soc_OAMP_CPUPORT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_CPUPORT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        41,
        soc_OAMP_CPUPORT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e3,
        0,
        0,
        4,
        soc_OAMP_DMA_ARBITER_WEIGHTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e2,
        0,
        0,
        5,
        soc_OAMP_DMA_ARBITER_WEIGHT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e3,
        0,
        0,
        4,
        soc_OAMP_DMA_ARBITER_WEIGHT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e3,
        0,
        0,
        4,
        soc_OAMP_DMA_ARBITER_WEIGHT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e2,
        0,
        0,
        5,
        soc_OAMP_DMA_ARBITER_WEIGHT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e2,
        0,
        0,
        5,
        soc_OAMP_DMA_ARBITER_WEIGHT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e3,
        0,
        0,
        4,
        soc_OAMP_DMA_ARBITER_WEIGHT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e3,
        0,
        0,
        4,
        soc_OAMP_DMA_ARBITER_WEIGHT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66d,
        0,
        0,
        5,
        soc_OAMP_DMA_ARBITER_WEIGHT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_DMA_ARBITER_WEIGHT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66d,
        0,
        0,
        5,
        soc_OAMP_DMA_ARBITER_WEIGHT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAPr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e4,
        0,
        0,
        8,
        soc_OAMP_DMA_COS_MAPr_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAP_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e3,
        0,
        0,
        9,
        soc_OAMP_DMA_COS_MAP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAP_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e4,
        0,
        0,
        8,
        soc_OAMP_DMA_COS_MAP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAP_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e4,
        0,
        0,
        8,
        soc_OAMP_DMA_COS_MAP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAP_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e3,
        0,
        0,
        9,
        soc_OAMP_DMA_COS_MAP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAP_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e3,
        0,
        0,
        9,
        soc_OAMP_DMA_COS_MAP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAP_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e4,
        0,
        0,
        8,
        soc_OAMP_DMA_COS_MAP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAP_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e4,
        0,
        0,
        8,
        soc_OAMP_DMA_COS_MAP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAP_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66e,
        0,
        0,
        9,
        soc_OAMP_DMA_COS_MAP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_DMA_COS_MAP_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66e,
        0,
        0,
        9,
        soc_OAMP_DMA_COS_MAP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_DMA_FIFO_MAPr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e5,
        0,
        0,
        5,
        soc_OAMP_DMA_FIFO_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_DMA_FIFO_MAP_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e5,
        0,
        0,
        5,
        soc_OAMP_DMA_FIFO_MAP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_DMA_FIFO_MAP_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e5,
        0,
        0,
        5,
        soc_OAMP_DMA_FIFO_MAP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_DMA_FIFO_MAP_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e5,
        0,
        0,
        5,
        soc_OAMP_DMA_FIFO_MAP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_DMA_FIFO_MAP_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e5,
        0,
        0,
        5,
        soc_OAMP_DMA_FIFO_MAP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e6,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROL_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e4,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROL_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e6,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROL_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e6,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROL_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e4,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROL_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e4,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROL_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e6,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROL_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e6,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROL_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66f,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_DMA_TX_CONTROL_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66f,
        0,
        0,
        2,
        soc_OAMP_DMA_TX_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCHr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x188,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_DOWN_PTCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x406,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x406,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x188,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x406,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x406,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x406,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x406,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_DOWN_PTCH_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        0,
        0,
        2,
        soc_OAMP_DOWN_PTCH_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x555,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x578,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x529,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x529,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x578,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x578,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x529,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x529,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x529,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x669,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_DROPPED_EVENTS_COUNT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x669,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OAMP_DROPPED_EVENTS_COUNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2009400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ECC_1B_ERR_CNT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OAMP_ECC_1B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2009600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ECC_2B_ERR_CNT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OAMP_ECC_2B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_INITIATEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_INITIATE_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200a400,
        0,
        0,
        7,
        soc_OAMP_ECC_ERR_1B_INITIATE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_INITIATE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_1B_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2009a00,
        0,
        0,
        7,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        65,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        70,
        soc_OAMP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_INITIATEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_INITIATE_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200a600,
        0,
        0,
        7,
        soc_OAMP_ECC_ERR_2B_INITIATE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_INITIATE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_2B_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2009c00,
        0,
        0,
        7,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        53,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        65,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        70,
        soc_OAMP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_MONITOR_MEM_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        2,
        soc_OAMP_ECC_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000012, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        2,
        soc_OAMP_ECC_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000012, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        2,
        soc_OAMP_ECC_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000012, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2000700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2001700,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OAMP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2001f00,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OAMP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001900,
        0,
        0,
        1,
        soc_CMIC_BS0_HEARTBEAT_CTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008400,
        0,
        0,
        1,
        soc_DCL_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x143,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16c,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16c,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16c,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x143,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x156,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x169,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x169,
        0,
        0,
        5,
        soc_OAMP_ENABLE_INTERRUPT_MESSAGE_EVENT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATAr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200a300,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OAMP_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ETH_1731_MEP_PROFILEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        80,
        soc_OAMP_ETH_1731_MEP_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ETH_MAID_MISS_INFOr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_OAMP_ETH_MAID_MISS_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ETH_MAID_MISS_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_OAMP_ETH_MAID_MISS_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ETH_MDL_MISS_INFOr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb09,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_ETH_MDL_MISS_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ETH_MDL_MISS_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb09,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_ETH_MDL_MISS_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x160,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_ETH_OAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        1,
        soc_OAMP_ETH_OAM_CONTROL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x185,
        0,
        0,
        4,
        soc_OAMP_ETH_OAM_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x185,
        0,
        0,
        4,
        soc_OAMP_ETH_OAM_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        1,
        soc_OAMP_ETH_OAM_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        0,
        0,
        1,
        soc_OAMP_ETH_OAM_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x160,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_ETH_OAM_CONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x180,
        SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_ETH_OAM_CONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x185,
        0,
        0,
        4,
        soc_OAMP_ETH_OAM_CONTROL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x185,
        0,
        0,
        4,
        soc_OAMP_ETH_OAM_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x185,
        0,
        0,
        4,
        soc_OAMP_ETH_OAM_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        1,
        soc_OAMP_ETH_OAM_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ETH_OAM_CONTROL_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x192,
        0,
        0,
        1,
        soc_OAMP_ETH_OAM_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ETH_PERIOD_MISS_INFOr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_ETH_PERIOD_MISS_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ETH_PERIOD_MISS_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_ETH_PERIOD_MISS_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_FLEX_CRC_MISS_INFOr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_FLEX_CRC_MISS_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_FLEX_CRC_MISS_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_FLEX_CRC_MISS_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_GACH_CHAN_TYPESr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x199,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_GACH_CHAN_TYPESr_fields,
        SOC_RESET_VAL_DEC(0x000c0007, 0x000b000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_GACH_CHAN_TYPES_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x199,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_GACH_CHAN_TYPES_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c0007, 0x000b000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_GACH_CHAN_TYPES_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x199,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_GACH_CHAN_TYPES_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000c0007, 0x000b000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_GACH_CHAN_TYPES_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x196,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_GACH_CHAN_TYPES_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000c0007, 0x000b000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_GACH_CHAN_TYPES_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x196,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_GACH_CHAN_TYPES_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000c0007, 0x000b000a)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_GLOBAL_Fr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        6,
        soc_OAMP_GLOBAL_Fr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c00f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_F_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        6,
        soc_OAMP_GLOBAL_F_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c00f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_MEM_OPTIONSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_MEM_OPTIONS_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200c000,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_MEM_OPTIONS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_MEM_OPTIONS_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_OAMP_GLOBAL_MEM_OPTIONS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_OAMP_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_OAMP_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_SYS_HEADER_CFGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc5,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_SYS_HEADER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_SYS_HEADER_CFG_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200c500,
        0,
        0,
        4,
        soc_ECI_GLOBAL_SYS_HEADER_CFG_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc5,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc5,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc4,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc5,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc5,
        0,
        0,
        4,
        soc_OAMP_GLOBAL_SYS_HEADER_CFG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATIONr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xd0,
        0,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008800,
        0,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xd0,
        0,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xd0,
        0,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_GTIMER_CONFIGURATION_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_OAMP_GTIMER_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_CYCLEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_OAMP_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_GTIMER_CYCLE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_OAMP_GTIMER_CYCLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xd1,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGER_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_BRDC_CCS_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xd1,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_GTIMER_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xd1,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_GTIMER_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_GTIMER_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_HEADER_CONFIGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x123,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_HEADER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_HEADER_CONFIG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x123,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_HEADER_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x144,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x153,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x144,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x157,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_1_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        10,
        soc_OAMP_ICC_MAP_REG_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x153,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x166,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x17a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x179,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_ICC_MAP_REG_2_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x179,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_ICC_MAP_REG_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMANDr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008100,
        0,
        0,
        2,
        soc_DCL_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OAMP_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008000,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OAMP_INDIRECT_COMMAND_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008200,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2006000,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2004100,
        0,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WIDE_MEM_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2002000,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008300,
        0,
        0,
        4,
        soc_DCL_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_FORCE_BUBBLE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OAMP_INDIRECT_FORCE_BUBBLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2004000,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        0,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INDIRECT_WR_MASK_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_INDIRECT_WR_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INITIATE_ECC_ERR_0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        2,
        soc_OAMP_INITIATE_ECC_ERR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x24000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INITIATE_ECC_ERR_0_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        2,
        soc_OAMP_INITIATE_ECC_ERR_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x24000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INITIATE_ECC_ERR_0_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        2,
        soc_OAMP_INITIATE_ECC_ERR_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x24000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INITIATE_PAR_ERR_0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_INITIATE_PAR_ERR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INITIATE_PAR_ERR_0_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_INITIATE_PAR_ERR_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INITIATE_PAR_ERR_0_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_64_BITS,
        0,
        38,
        soc_OAMP_INITIATE_PAR_ERR_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLVr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x439,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLVr_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x441,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43e,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43e,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x441,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x441,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43e,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43e,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43e,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x531,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INTERFACE_STAT_TLV_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x531,
        0,
        0,
        1,
        soc_OAMP_INTERFACE_STAT_TLV_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00040001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        3,
        soc_OAMP_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2001000,
        0,
        0,
        3,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        8,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        8,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        8,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        3,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        3,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        10,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        10,
        soc_OAMP_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGEr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x142,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x142,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x142,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x13d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_MESSAGE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x13d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        1,
        soc_OAMP_INTERRUPT_MESSAGE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2000000,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OAMP_INTERRUPT_REGISTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_INTERRUPT_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OAMP_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OAMP_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OAMP_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OAMP_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OAMP_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        10,
        soc_OAMP_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        10,
        soc_OAMP_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TESTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2001800,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OAMP_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x416,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x414,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x414,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x416,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x416,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x413,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x414,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x414,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x414,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        256,
        0,
        0x416,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_IPV4_SRC_ADDR_SELECT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        256,
        0,
        0x416,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_IPV4_SRC_ADDR_SELECT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1a5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x426,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x424,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x424,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x426,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x426,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1a5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x423,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x424,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x424,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x424,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x516,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_IPV4_TOS_TTL_SELECT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x516,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_IPV4_TOS_TTL_SELECT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUIr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_LMM_DA_OUIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x442,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x442,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x442,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x532,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_LMM_DA_OUI_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x532,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        8,
        soc_OAMP_LMM_DA_OUI_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_MAP_OAM_IDr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb17,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_MAP_OAM_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_MAP_OAM_ID_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb18,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_MAP_OAM_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_MDB_APP_DBr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb28,
        0,
        0,
        4,
        soc_OAMP_MDB_APP_DBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_MDB_APP_DB_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb29,
        0,
        0,
        4,
        soc_OAMP_MDB_APP_DB_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_MEMORY_HAZARD_PROTECTION_ENr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb45,
        0,
        0,
        3,
        soc_OAMP_MEMORY_HAZARD_PROTECTION_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_MEP_DB_FULL_ENTRY_THRESHOLDr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb29,
        0,
        0,
        1,
        soc_OAMP_MEP_DB_FULL_ENTRY_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_MEP_DB_FULL_ENTRY_THRESHOLD_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2a,
        0,
        0,
        1,
        soc_OAMP_MEP_DB_FULL_ENTRY_THRESHOLD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x455,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x456,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x455,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x455,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x456,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x456,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x455,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x455,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZE_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x547,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_MIN_NET_PKT_SIZE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x547,
        0,
        0,
        1,
        soc_OAMP_MIN_NET_PKT_SIZE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_MODE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003c, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010000,
        0,
        0,
        1,
        soc_OAMP_MODE_REGISTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000200, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        7,
        soc_OAMP_MODE_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        7,
        soc_OAMP_MODE_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        7,
        soc_OAMP_MODE_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        7,
        soc_OAMP_MODE_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        7,
        soc_OAMP_MODE_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_MODE_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003c, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OAMP_MODE_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007c, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        7,
        soc_OAMP_MODE_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        7,
        soc_OAMP_MODE_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        7,
        soc_OAMP_MODE_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        9,
        soc_OAMP_MODE_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000108, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_MODE_REGISTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x100,
        0,
        0,
        10,
        soc_OAMP_MODE_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000108, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x189,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x189,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x407,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x408,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_MPLS_PWE_PROFILE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OAMP_MPLS_PWE_PROFILE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_MY_DISC_MISS_INFOr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_MY_DISC_MISS_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_MY_DISC_MISS_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_MY_DISC_MISS_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_NIBBLE_SELECT_FOR_PEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x480,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        32,
        soc_OAMP_NIBBLE_SELECT_FOR_PEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPSr_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e0,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e0,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e0,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e0,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e0,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5e0,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e0,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e0,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e0,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66a,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_NUMBER_OF_RMEPS_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x66a,
        0,
        0,
        1,
        soc_OAMP_NUMBER_OF_RMEPS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OAMP_OAMP_RAM_CTRL_0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010100,
        0,
        0,
        3,
        soc_OAMP_OAMP_RAM_CTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OAMP_OAMP_RAM_CTRL_1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010200,
        0,
        0,
        3,
        soc_OAMP_OAMP_RAM_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OAMP_OAMP_RAM_CTRL_2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010300,
        0,
        0,
        2,
        soc_OAMP_OAMP_RAM_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_OAMP_RAM_CTRL_3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2030000,
        0,
        0,
        1,
        soc_OAMP_OAMP_RAM_CTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_OAMP_RAM_CTRL_4r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2030100,
        0,
        0,
        1,
        soc_OAMP_OAMP_RAM_CTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_OAMP_RAM_CTRL_0_BCM56270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010100,
        0,
        0,
        2,
        soc_OAMP_OAMP_RAM_CTRL_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_OAMP_RAM_CTRL_1_BCM56270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010200,
        0,
        0,
        2,
        soc_OAMP_OAMP_RAM_CTRL_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_OAMP_RAM_CTRL_2_BCM56270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010300,
        0,
        0,
        2,
        soc_OAMP_OAMP_RAM_CTRL_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_OAM_TS_OFFSET_PROFILEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x455,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        64,
        soc_OAMP_OAM_TS_OFFSET_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x454,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x455,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIG_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x454,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIG_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x454,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIG_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x455,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x455,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIG_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x454,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIG_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x454,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x546,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_OPCODE_CONFIG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x546,
        0,
        0,
        1,
        soc_OAMP_OPCODE_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_FOR_COUNTr */
        soc_block_list[22],
        soc_genreg,
        6,
        0,
        0xb2e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_OAMP_OPCODE_FOR_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_OPCODE_FOR_COUNT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        6,
        0,
        0xb30,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        3,
        soc_OAMP_OPCODE_FOR_COUNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFOr */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x456,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFO_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x457,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFO_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFO_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x456,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFO_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFO_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x456,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFO_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFO_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x457,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFO_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFO_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x457,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFO_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFO_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x456,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFO_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFO_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x456,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFO_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFO_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x548,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFO_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_OPCODE_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x548,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_OPCODE_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_PAR_0_ERR_MONITOR_MEM_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_PAR_0_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_PAR_0_ERR_MONITOR_MEM_MASK_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_64_BITS,
        0,
        33,
        soc_OAMP_PAR_0_ERR_MONITOR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PAR_0_ERR_MONITOR_MEM_MASK_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_64_BITS,
        0,
        38,
        soc_OAMP_PAR_0_ERR_MONITOR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_INITIATEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_INITIATE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_INITIATE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_INITIATE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_MEM_MASKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_MEM_MASK_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_MEM_MASK_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_MEM_MASK_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PER_MEP_PROFILE_RX_COUNTER_CFGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2b,
        0,
        0,
        2,
        soc_OAMP_PER_MEP_PROFILE_RX_COUNTER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PER_MEP_PROFILE_RX_COUNTER_CFG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2c,
        0,
        0,
        2,
        soc_OAMP_PER_MEP_PROFILE_RX_COUNTER_CFG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PER_MEP_PROFILE_TX_COUNTER_CFGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2c,
        0,
        0,
        2,
        soc_OAMP_PER_MEP_PROFILE_TX_COUNTER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PER_MEP_PROFILE_TX_COUNTER_CFG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2d,
        0,
        0,
        2,
        soc_OAMP_PER_MEP_PROFILE_TX_COUNTER_CFG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PE_CONSTr */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4af,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x2011d00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4bb,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4af,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4af,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4bb,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4bb,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4af,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4af,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x5ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PE_CONST_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x5ac,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_CONST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x50b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OAMP_PE_FEM_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x502,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_PE_FEM_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_1_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2015e00,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_PE_FEM_CFG_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_1_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4f0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_PE_FEM_CFG_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_1_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4f0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_PE_FEM_CFG_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_1_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4f0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_PE_FEM_CFG_1_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_1_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4f0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_PE_FEM_CFG_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_1_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4f0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_PE_FEM_CFG_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_2_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2017000,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_PE_FEM_CFG_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_2_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x502,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_PE_FEM_CFG_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_2_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x502,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_PE_FEM_CFG_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_2_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x502,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_PE_FEM_CFG_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_CFG_2_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x502,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_PE_FEM_CFG_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_MAPr */
        soc_block_list[22],
        soc_genreg,
        31,
        0,
        0x4fc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_FEM_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_MAP_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        31,
        0,
        0x4fc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_FEM_MAP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PE_FEM_MAP_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        31,
        0,
        0x4fc,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_FEM_MAP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PE_FEM_MAP_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        31,
        0,
        0x5ed,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_FEM_MAP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PE_FEM_MAP_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        31,
        0,
        0x5ed,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_FEM_MAP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PE_FIRST_INSTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        18,
        soc_OAMP_PE_FIRST_INSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PE_INSTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4ef,
        0,
        0,
        2,
        soc_OAMP_PE_INSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2015d00,
        0,
        0,
        2,
        soc_OAMP_PE_INST_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4fb,
        0,
        0,
        3,
        soc_OAMP_PE_INST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4ef,
        0,
        0,
        2,
        soc_OAMP_PE_INST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4ef,
        0,
        0,
        2,
        soc_OAMP_PE_INST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4fb,
        0,
        0,
        3,
        soc_OAMP_PE_INST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4fb,
        0,
        0,
        3,
        soc_OAMP_PE_INST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4ef,
        0,
        0,
        2,
        soc_OAMP_PE_INST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4ef,
        0,
        0,
        2,
        soc_OAMP_PE_INST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5ec,
        0,
        0,
        3,
        soc_OAMP_PE_INST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PE_INST_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5ec,
        0,
        0,
        3,
        soc_OAMP_PE_INST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PE_PROFr */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x46f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROFr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PE_PROF_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x470,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROF_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PE_PROF_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x46f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PE_PROF_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x46f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PE_PROF_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x470,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PE_PROF_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x470,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PE_PROF_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x46f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PE_PROF_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x46f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PE_PROF_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x561,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROF_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PE_PROF_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x561,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_PE_PROF_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PE_PTRr */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4cf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x2013d00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4db,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4cf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4cf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4db,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4db,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4cf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x4cf,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x5cc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PE_PTR_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        32,
        0,
        0x5cc,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_PE_PTR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x511,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_OAMP_PE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x559,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x55e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_1_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x559,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_1_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x559,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_1_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x64a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_1_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x64a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_2_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x55e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_2_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x55e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_2_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x64f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_2_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x64f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OAMP_PE_STATUS_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2017f00,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_OAMP_PE_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x511,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_OAMP_PE_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x511,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_OAMP_PE_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x511,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_OAMP_PE_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PE_STATUS_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x511,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        8,
        soc_OAMP_PE_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLVr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x438,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_PORT_STAT_TLVr_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x440,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43d,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43d,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x440,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x440,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43d,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43d,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x43d,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x530,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PORT_STAT_TLV_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x530,
        0,
        0,
        1,
        soc_OAMP_PORT_STAT_TLV_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00020001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONFr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x554,
        0,
        0,
        2,
        soc_OAMP_PROTECTION_PACKET_CONFr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x577,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x528,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x528,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x577,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x577,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x528,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x528,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x528,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x668,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_CONF_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x668,
        0,
        0,
        3,
        soc_OAMP_PROTECTION_PACKET_CONF_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x240,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x563,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x563,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x563,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x240,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x540,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x514,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x654,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x654,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_NUM_OF_BYTESr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x254,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_NUM_OF_BYTESr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_PROTECTION_PACKET_HEADER_NUM_OF_BYTES_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x254,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_PROTECTION_PACKET_HEADER_NUM_OF_BYTES_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDPr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_PR_2_FWDDPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FWDDP_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        8,
        soc_OAMP_PR_2_FWDDP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTCr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_PR_2_FW_DTCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PR_2_FW_DTC_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x10e,
        0,
        0,
        8,
        soc_OAMP_PR_2_FW_DTC_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLINGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        28,
        soc_OAMP_PUNT_EVENT_HENDLINGr_fields,
        SOC_RESET_VAL_DEC(0x2a0540a8, 0x00000150)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x185,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        28,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2a0540a8, 0x00000150)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        28,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2a0540a8, 0x00000150)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x185,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x185,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        28,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x2a0540a8, 0x00000150)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        28,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2a0540a8, 0x00000150)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x183,
        SOC_REG_FLAG_64_BITS,
        0,
        28,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2a0540a8, 0x00000150)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x182,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PUNT_EVENT_HENDLING_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x182,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        7,
        soc_OAMP_PUNT_EVENT_HENDLING_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_PUNT_PKT_SYS_HDRr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        0,
        0,
        11,
        soc_OAMP_PUNT_PKT_SYS_HDRr_fields,
        SOC_RESET_VAL_DEC(0x005c0001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_PUNT_PKT_SYS_HDR_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        0,
        0,
        11,
        soc_OAMP_PUNT_PKT_SYS_HDR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x005c0001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_PUNT_PKT_SYS_HDR_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        0,
        0,
        11,
        soc_OAMP_PUNT_PKT_SYS_HDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x005c0001, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_PUNT_PKT_SYS_HDR_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        0,
        0,
        11,
        soc_OAMP_PUNT_PKT_SYS_HDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00b80001, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_PUNT_PKT_SYS_HDR_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x110,
        0,
        0,
        11,
        soc_OAMP_PUNT_PKT_SYS_HDR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00b80001, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0085r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0086r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0087r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0087r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0090r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0091r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0092r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0093r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_0098r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OAMP_REG_0098r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_0127r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_64_BITS,
        0,
        16,
        soc_OAMP_REG_0127r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_0129r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        18,
        soc_OAMP_REG_0129r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REG_0130r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_64_BITS,
        0,
        16,
        soc_OAMP_REG_0130r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0141r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x141,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_0141r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0142r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x142,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_0142r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0154r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_0154r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0155r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x155,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_0155r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_0165r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x165,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_0165r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_0167r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_0167r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REG_0168r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0168r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REG_0169r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x169,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_0169r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_0199r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x199,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        17,
        soc_OAMP_REG_0199r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_0201r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REG_0201r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_0085_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008500,
        0,
        0,
        2,
        soc_CCS_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REG_0085_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_REG_0085_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REG_0085_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_REG_0085_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0085_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_REG_0085_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0085_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_REG_0085_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REG_0085_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_REG_0085_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REG_0085_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_REG_0085_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REG_0085_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_REG_0085_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_0086_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008600,
        0,
        0,
        1,
        soc_OAMP_REG_0086_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REG_0086_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_REG_0086_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REG_0086_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_REG_0086_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0086_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0086_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0086_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0086_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REG_0086_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_REG_0086_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REG_0086_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_REG_0086_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REG_0086_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_REG_0086_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_0087_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2008700,
        0,
        0,
        1,
        soc_OCCG_REG_0087r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REG_0087_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_REG_0087_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REG_0087_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_REG_0087_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0087_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0087_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0087_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0087_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REG_0087_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_REG_0087_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REG_0087_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_REG_0087_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REG_0087_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_REG_0087_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_0090_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2009000,
        0,
        0,
        1,
        soc_OAMP_REG_0090_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REG_0090_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_REG_0090_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REG_0090_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_REG_0090_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0090_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0090_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0090_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REG_0090_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_REG_0090_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REG_0090_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_REG_0090_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REG_0090_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_REG_0090_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_0091_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2009100,
        0,
        0,
        1,
        soc_OAMP_REG_0091_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REG_0091_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_REG_0091_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REG_0091_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_REG_0091_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0091_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0091_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REG_0091_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_REG_0091_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REG_0091_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_REG_0091_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REG_0091_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_REG_0091_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_0092_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2009200,
        0,
        0,
        1,
        soc_OAMP_REG_0092_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REG_0092_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_REG_0092_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REG_0092_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_REG_0092_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0092_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0092_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0092_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REG_0092_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_REG_0092_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REG_0092_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_REG_0092_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REG_0092_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_REG_0092_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_0093_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2009300,
        0,
        0,
        1,
        soc_OAMP_REG_0093_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_REG_0098_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OAMP_REG_0098_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_00A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_REG_00A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_00A4r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        65,
        soc_OAMP_REG_00A4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_00A6r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        65,
        soc_OAMP_REG_00A6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_REG_00A0_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OAMP_REG_00A0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_00AAr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OAMP_REG_00AAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_00ADr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200ad00,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_00AEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200ae00,
        0,
        0,
        6,
        soc_OAMP_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_00AFr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OAMP_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_00AF_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OAMP_REG_00AF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_00AF_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OAMP_REG_00AF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_00B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_OAMP_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_00B1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_00B2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        1,
        soc_OAMP_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_00B3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_00B0_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_OAMP_REG_00B0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_00B1_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_REG_00B1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_00B2_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        1,
        soc_OAMP_REG_00B2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_00B3_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_00B3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_00C2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_OAMP_REG_00C2r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_REG_00C6r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc6,
        0,
        0,
        4,
        soc_OAMP_REG_00C6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_REG_00C2_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_OAMP_REG_00C2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_REG_00C6_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc6,
        0,
        0,
        4,
        soc_OAMP_REG_00C6_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_00CFr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        6,
        soc_OAMP_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c00f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_011Br */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2011b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_011Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_REG_011Cr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2011c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_011Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_REG_0127_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_64_BITS,
        0,
        16,
        soc_OAMP_REG_0127_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_REG_0129_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        18,
        soc_OAMP_REG_0129_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REG_0130_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_64_BITS,
        0,
        16,
        soc_OAMP_REG_0130_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0141_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x141,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_0141_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0142_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x142,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REG_0142_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_REG_0165_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x165,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_0165_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_REG_0167_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x167,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_0167_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REG_0168_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0168_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REG_0168_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0168_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REG_0168_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0168_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REG_0168_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x168,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REG_0168_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REG_0169_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x169,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_0169_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REG_0169_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x169,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_0169_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REG_0169_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x169,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_0169_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REG_0169_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x169,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_0169_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REG_016Ar */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_016Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REG_016A_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_016A_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REG_016A_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_016A_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REG_016Br */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_016Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REG_016B_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_016B_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REG_016B_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x16b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REG_016B_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_REG_0199_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x199,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        17,
        soc_OAMP_REG_0199_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_0201_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REG_0201_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_0201_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REG_0201_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REG_020Dr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REG_020Dr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REG_020D_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REG_020D_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REG_020D_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REG_020D_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_CAM_ENTRIES_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20d,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DEFRAG_CONFIGURATION_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_ACCESSED_MODE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEXr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_INDEX_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEYr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_KEY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_LOOKUP_RESULT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_DIAGNOSTICS_READ_RESULT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ENTRIES_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_CAM_TABLE_FULL_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_ERROR_TABLE_COHERENCY_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        4,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_GENERAL_EM_CONFIGURATION_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        0,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_MASK_REGISTER_ONE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_INTERRUPT_REGISTER_ONE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMITr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00006000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00006000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KEY_TABLE_ENTRY_LIMIT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_KILL_RESET_SEQUENCE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003e00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003e00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003e00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILUREr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_MANAGEMENT_UNIT_FAILURE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_REQUESTS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_RESET_STATUS_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_REMOTE_MEP_EXACT_MATCH_WARNING_INSERTED_EXISTING_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MIRROR_ADDRr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MIRROR_ADDR_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_RESERVED_MIRROR_ADDR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MIRROR_ADDR_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OAMP_RESERVED_MIRROR_ADDR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCDr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCD_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCD_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCD_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OAMP_RESERVED_MTCD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCPr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCP_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_MTCP_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OAMP_RESERVED_MTCP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_0_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_0_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_1_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_1_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_2_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_2_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RESERVED_SPARE_3_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OAMP_RESERVED_SPARE_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OAMP_RFC_6374_DM_PDU_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x451,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x451,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x451,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x542,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PDU_HEADER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x542,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_DM_PDU_HEADER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CWr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x433,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CWr_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CW_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x435,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CW_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CW_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x433,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CW_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x433,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CW_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x435,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CW_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x435,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CW_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x433,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CW_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x433,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CW_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x525,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CW_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_DM_PWE_CW_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x525,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_DM_PWE_CW_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_FIX_QUALIFIERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x191,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_RFC_6374_FIX_QUALIFIERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_FIX_QUALIFIER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_OAMP_RFC_6374_FIX_QUALIFIER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_FIX_QUALIFIER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_OAMP_RFC_6374_FIX_QUALIFIER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_FIX_QUALIFIER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_OAMP_RFC_6374_FIX_QUALIFIER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_FIX_QUALIFIER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_OAMP_RFC_6374_FIX_QUALIFIER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_FIX_QUALIFIER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x194,
        0,
        0,
        2,
        soc_OAMP_RFC_6374_FIX_QUALIFIER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNOREDr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNOREDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNORED_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x19b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNORED_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNORED_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNORED_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNORED_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNORED_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNORED_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x19b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNORED_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNORED_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x19b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNORED_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNORED_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNORED_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNORED_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNORED_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNORED_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x198,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNORED_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_IGNORED_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x198,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RFC_6374_IGNORED_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x445,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OAMP_RFC_6374_LM_PDU_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x44a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        6,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x53e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PDU_HEADER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x53e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        4,
        soc_OAMP_RFC_6374_LM_PDU_HEADER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CWr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x434,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CWr_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x436,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_0r_fields,
        SOC_RESET_VAL_DEC(0x1000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x437,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_1r_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_0_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x436,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_0_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x436,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_0_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x526,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_0_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x526,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_1_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x437,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_1_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x437,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_1_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x527,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_1_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x527,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x434,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x434,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x434,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RFC_6374_LM_PWE_CW_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x434,
        0,
        0,
        1,
        soc_OAMP_RFC_6374_LM_PWE_CW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_CAM_ENTRIES_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RMAPEM_CAM_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_CAM_ENTRIES_COUNTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RMAPEM_CAM_ENTRIES_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_CAM_ENTRIES_COUNTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x215,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RMAPEM_CAM_ENTRIES_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_RMAPEM_DIAGNOSTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODE_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x208,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_DIAGNOSTICS_ACCESSED_MODE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_RMAPEM_DIAGNOSTICS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x207,
        0,
        0,
        3,
        soc_OAMP_RMAPEM_DIAGNOSTICS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_INDEXr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_DIAGNOSTICS_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_INDEX_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_DIAGNOSTICS_INDEX_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_INDEX_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x209,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_DIAGNOSTICS_INDEX_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_KEYr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_DIAGNOSTICS_KEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_KEY_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_DIAGNOSTICS_KEY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_KEY_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20a,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_DIAGNOSTICS_KEY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_RMAPEM_DIAGNOSTICS_LOOKUP_RESULT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_READ_RESULTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_DIAGNOSTICS_READ_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_READ_RESULT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_DIAGNOSTICS_READ_RESULT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_DIAGNOSTICS_READ_RESULT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20c,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_DIAGNOSTICS_READ_RESULT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ENTRIES_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RMAPEM_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ENTRIES_COUNTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RMAPEM_ENTRIES_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ENTRIES_COUNTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x214,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RMAPEM_ENTRIES_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x212,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_CAM_TABLE_FULL_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x211,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20f,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_ERROR_TABLE_COHERENCY_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        4,
        soc_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        4,
        soc_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x202,
        0,
        0,
        5,
        soc_OAMP_RMAPEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONE_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_RMAPEM_INTERRUPT_MASK_REGISTER_ONE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x1b,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_INTERRUPT_REGISTER_ONE_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMITr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMIT_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMIT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMIT_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x204,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_KEY_TABLE_ENTRY_LIMIT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUPr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LAST_LOOKUP_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x221,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RMAPEM_LAST_LOOKUP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x220,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_LOOKUP_ARBITER_LOOKUP_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x203,
        0,
        0,
        3,
        soc_OAMP_RMAPEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MANAGEMENT_UNIT_FAILUREr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_RMAPEM_MANAGEMENT_UNIT_FAILUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MANAGEMENT_UNIT_FAILURE_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_RMAPEM_MANAGEMENT_UNIT_FAILURE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x205,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_RMAPEM_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MNGMNT_SER_INDICATIONr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x217,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_MNGMNT_SER_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MNGMNT_SER_INDICATION_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x217,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_MNGMNT_SER_INDICATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_MNGMNT_SER_INDICATION_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x217,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RMAPEM_MNGMNT_SER_INDICATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_REQUESTS_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_RMAPEM_REQUESTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_REQUESTS_COUNTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_RMAPEM_REQUESTS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_REQUESTS_COUNTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x20e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_RMAPEM_REQUESTS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_RESET_STATUS_REGISTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RMAPEM_RESET_STATUS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_RESET_STATUS_REGISTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RMAPEM_RESET_STATUS_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_RESET_STATUS_REGISTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RMAPEM_RESET_STATUS_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_SER_DISABLES_MNGMNTr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x216,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_SER_DISABLES_MNGMNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_SER_DISABLES_MNGMNT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x216,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_SER_DISABLES_MNGMNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_SER_DISABLES_MNGMNT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x216,
        0,
        0,
        1,
        soc_OAMP_RMAPEM_SER_DISABLES_MNGMNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTER_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTER_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x213,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OAMP_RMAPEM_WARNING_INSERTED_EXISTING_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RMEP_PUNT_GOOD_TIMERr */
        soc_block_list[22],
        soc_genreg,
        7,
        1,
        0xb34,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_RMEP_PUNT_GOOD_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RMEP_PUNT_GOOD_TIMER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        7,
        1,
        0xb36,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_RMEP_PUNT_GOOD_TIMER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RSP_PKT_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b2,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_RSP_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RSP_PKT_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b2,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_RSP_PKT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RSP_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b2,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_RSP_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RSP_PKT_COUNTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a3,
        SOC_REG_FLAG_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        3,
        soc_OAMP_RSP_PKT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RSP_PKT_COUNTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a3,
        SOC_REG_FLAG_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        3,
        soc_OAMP_RSP_PKT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x186,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_RXB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x198,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x198,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x198,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RXB_DEBUG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x195,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OAMP_RXB_DEBUG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RXB_PKT_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b4,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_RXB_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RXB_PKT_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b4,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_RXB_PKT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RXB_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b4,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_RXB_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RXB_PKT_COUNTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a5,
        SOC_REG_FLAG_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        4,
        soc_OAMP_RXB_PKT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RXB_PKT_COUNTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a5,
        SOC_REG_FLAG_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        4,
        soc_OAMP_RXB_PKT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RX_PKT_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x19c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_RX_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RX_PKT_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x19c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_RX_PKT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RX_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x19c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        5,
        soc_OAMP_RX_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RX_PKT_COUNTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x19a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        5,
        soc_OAMP_RX_PKT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RX_PKT_COUNTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x19a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        5,
        soc_OAMP_RX_PKT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x709,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x71d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x731,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_4r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x745,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2019200,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f5,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x67f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_0_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x67f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201a600,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x707,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x709,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x709,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x707,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x707,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x709,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x709,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x693,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_1_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x693,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201ba00,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x71b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x71d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x71d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x71b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x71b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x71d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x71d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6a7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_2_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6a7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201ce00,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x72f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x731,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x731,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x72f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x72f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x731,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x731,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6bb,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_3_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6bb,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_4_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x201e200,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_4_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x743,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_4_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_4_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x745,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_4_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x745,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_4_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x743,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_4_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_4_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x743,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_4_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_4_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x745,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RX_STATS_DATA_4_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x745,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_RX_STATS_DATA_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_RX_TRAP_CODESr */
        soc_block_list[22],
        soc_genreg,
        4,
        0,
        0x188,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        8,
        soc_OAMP_RX_TRAP_CODESr_fields,
        SOC_RESET_VAL_DEC(0xe3e2e1e0, 0xe7e6e5e4)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_RX_TRAP_CODES_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        4,
        0,
        0x18c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_RX_TRAP_CODES_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xe3e2e1e0, 0xe7e6e5e4)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_RX_TRAP_CODES_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        4,
        0,
        0x18c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_RX_TRAP_CODES_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xe3e2e1e0, 0xe7e6e5e4)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_RX_TRAP_CODES_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        4,
        0,
        0x18c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_RX_TRAP_CODES_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0xe3e2e1e0, 0xe7e6e5e4)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_RX_TRAP_CODES_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        4,
        0,
        0x18c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_RX_TRAP_CODES_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xe3e2e1e0, 0xe7e6e5e4)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_RX_TRAP_CODES_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        4,
        0,
        0x18c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        8,
        soc_OAMP_RX_TRAP_CODES_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xe3e2e1e0, 0xe7e6e5e4)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_R_MEP_DB_FULL_ENTRY_THRESHOLDr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2a,
        0,
        0,
        1,
        soc_OAMP_R_MEP_DB_FULL_ENTRY_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_R_MEP_DB_FULL_ENTRY_THRESHOLD_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2b,
        0,
        0,
        1,
        soc_OAMP_R_MEP_DB_FULL_ENTRY_THRESHOLD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x7d9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_SAT_EVC_RATE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x2027600,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x7d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x7d9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x7d9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x7d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x7d7,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x7d9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x7d9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        9,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x6cf,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SAT_EVC_RATE_CONTROL_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x6cf,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        10,
        soc_OAMP_SAT_EVC_RATE_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e7,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_SAT_GEN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0xffe0000f, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2018400,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_SAT_GEN_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0xffe0000f, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e5,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_GEN_CONFIG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0xffe0000f, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e7,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_SAT_GEN_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffe0000f, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e7,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_SAT_GEN_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffe0000f, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e5,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_GEN_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffe0000f, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e5,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_GEN_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffe0000f, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e7,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_SAT_GEN_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffe0000f, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e7,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_SAT_GEN_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffe0000f, 0x001fffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x670,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OAMP_SAT_GEN_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_CONFIG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x670,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_GEN_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000000f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_RATE_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x759,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        20,
        soc_OAMP_SAT_GEN_RATE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_RATE_CONTROL_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x201f600,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        20,
        soc_OAMP_SAT_GEN_RATE_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_RATE_CONTROL_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x757,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        20,
        soc_OAMP_SAT_GEN_RATE_CONTROL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_RATE_CONTROL_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x759,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        20,
        soc_OAMP_SAT_GEN_RATE_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_RATE_CONTROL_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x759,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        20,
        soc_OAMP_SAT_GEN_RATE_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_RATE_CONTROL_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x757,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        20,
        soc_OAMP_SAT_GEN_RATE_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_RATE_CONTROL_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x757,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        20,
        soc_OAMP_SAT_GEN_RATE_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_RATE_CONTROL_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x759,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        20,
        soc_OAMP_SAT_GEN_RATE_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_SAT_GEN_RATE_CONTROL_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x759,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        20,
        soc_OAMP_SAT_GEN_RATE_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e9,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2018600,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e9,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e9,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e9,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6e9,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x673,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SAT_RX_CONFIG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x673,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        12,
        soc_OAMP_SAT_RX_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STATr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f3,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2019000,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f1,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f3,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f3,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f1,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f1,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f3,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x6f3,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x67d,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00001fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SAT_RX_STAT_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x67d,
        SOC_REG_FLAG_64_BITS,
        0,
        7,
        soc_OAMP_SAT_RX_STAT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00001fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SAT_TX_CONFIGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x672,
        0,
        0,
        4,
        soc_OAMP_SAT_TX_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x02040810, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SAT_TX_CONFIG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x672,
        0,
        0,
        4,
        soc_OAMP_SAT_TX_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x02040810, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SAT_TX_EVC_CNTRr */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x80f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OAMP_SAT_TX_EVC_CNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SAT_TX_EVC_CNTR_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x80f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OAMP_SAT_TX_EVC_CNTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SAT_TX_EVC_CNTR_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x80f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OAMP_SAT_TX_EVC_CNTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SAT_TX_EVC_CNTR_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x8ef,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_OAMP_SAT_TX_EVC_CNTR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SAT_TX_EVC_CNTR_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0x8ef,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_OAMP_SAT_TX_EVC_CNTR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SAT_TX_GEN_CNTRr */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x7ef,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OAMP_SAT_TX_GEN_CNTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SAT_TX_GEN_CNTR_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x7ef,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OAMP_SAT_TX_GEN_CNTR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SAT_TX_GEN_CNTR_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        16,
        0,
        0x7ef,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OAMP_SAT_TX_GEN_CNTR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SAT_TX_GEN_CNTR_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x6ef,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_OAMP_SAT_TX_GEN_CNTR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SAT_TX_GEN_CNTR_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x6ef,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_OAMP_SAT_TX_GEN_CNTR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SAT_TX_GEN_FLOW_RATE_CONTROLr */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x900,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        22,
        soc_OAMP_SAT_TX_GEN_FLOW_RATE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SAT_TX_GEN_FLOW_RATE_CONTROL_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        64,
        0,
        0x900,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        22,
        soc_OAMP_SAT_TX_GEN_FLOW_RATE_CONTROL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SBUS_BROADCAST_IDr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SBUS_BROADCAST_ID_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_SBUS_BROADCAST_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SBUS_BROADCAST_ID_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OAMP_SBUS_BROADCAST_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SBUS_LAST_IN_CHAINr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SBUS_LAST_IN_CHAIN_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_SBUS_LAST_IN_CHAIN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SBUS_LAST_IN_CHAIN_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OAMP_SBUS_LAST_IN_CHAIN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SD_SF_SCANNER_CFGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        9,
        soc_OAMP_SD_SF_SCANNER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SD_SF_SCANNER_CFG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        9,
        soc_OAMP_SD_SF_SCANNER_CFG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SD_SF_SCANNER_CFG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x81f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        9,
        soc_OAMP_SD_SF_SCANNER_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SD_SF_SHARE_CFGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x825,
        0,
        0,
        2,
        soc_OAMP_SD_SF_SHARE_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SD_SF_SHARE_CFG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x825,
        0,
        0,
        2,
        soc_OAMP_SD_SF_SHARE_CFG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SD_SF_SHARE_CFG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x825,
        0,
        0,
        2,
        soc_OAMP_SD_SF_SHARE_CFG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SD_SF_SHARE_CFG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x8ff,
        0,
        0,
        2,
        soc_OAMP_SD_SF_SHARE_CFG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SD_SF_SHARE_CFG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x8ff,
        0,
        0,
        2,
        soc_OAMP_SD_SF_SHARE_CFG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SD_SF_Y_1711_CONFr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x824,
        0,
        0,
        4,
        soc_OAMP_SD_SF_Y_1711_CONFr_fields,
        SOC_RESET_VAL_DEC(0x00002115, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SD_SF_Y_1711_CONF_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x824,
        0,
        0,
        4,
        soc_OAMP_SD_SF_Y_1711_CONF_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002115, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SD_SF_Y_1711_CONF_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x824,
        0,
        0,
        4,
        soc_OAMP_SD_SF_Y_1711_CONF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00002115, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SKIP_NEXT_BANKr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb46,
        0,
        0,
        4,
        soc_OAMP_SKIP_NEXT_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x46e,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x46f,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIG_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x46e,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIG_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x46e,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIG_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x46f,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x46f,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIG_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x46e,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIG_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x46e,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x560,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SLM_CONFIG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x560,
        0,
        0,
        1,
        soc_OAMP_SLM_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SLM_MEASUREMENT_PERIOD_TIMERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2d,
        0,
        0,
        1,
        soc_OAMP_SLM_MEASUREMENT_PERIOD_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SLM_MEASUREMENT_PERIOD_TIMER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb2e,
        0,
        0,
        1,
        soc_OAMP_SLM_MEASUREMENT_PERIOD_TIMER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_SPARE_REGISTER_3r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OAMP_SPARE_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf8f8f8f9, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_SPARE_REGISTER_3_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_SPARE_REGISTER_3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SPECIAL_CLOCK_CONTROLSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_OAMP_SPECIAL_CLOCK_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SRC_IP_MISS_INFOr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb11,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OAMP_SRC_IP_MISS_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SRC_IP_MISS_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb11,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OAMP_SRC_IP_MISS_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_SRC_PORT_MISS_INFOr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb15,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OAMP_SRC_PORT_MISS_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_SRC_PORT_MISS_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb15,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OAMP_SRC_PORT_MISS_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x122,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_STATUS_1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x122,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x122,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_STATUS_1_REG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff000ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        5,
        soc_OAMP_STATUS_1_REG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_STATUS_1_REG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        5,
        soc_OAMP_STATUS_1_REG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffffffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_STATUS_2_REG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007f8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_STATUS_2_REG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_STATUS_2_REG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGEr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010700,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x156,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x156,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x156,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_STAT_INTERRUPT_MESSAGE_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        1,
        soc_OAMP_STAT_INTERRUPT_MESSAGE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIGr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x123,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_TIMER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00196e6a, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM56260_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x2010500,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_OAMP_TIMER_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00124f80, 0x000aba95)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_OAMP_TIMER_CONFIG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_TIMER_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x04924f80, 0x0aba9500)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_TIMER_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x04924f80, 0x0aba9500)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_OAMP_TIMER_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_OAMP_TIMER_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x123,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_TIMER_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00196e6a, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x123,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_TIMER_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00196e6a, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_TIMER_CONFIG_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x04924f80, 0x0aba9500)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_TIMER_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x04924f80, 0x0aba9500)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OAMP_TIMER_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x04924f80, 0x0aba9500)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_OAMP_TIMER_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_TIMER_CONFIG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_OAMP_TIMER_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_TRAP_CODE_MISS_INFOr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_TRAP_CODE_MISS_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_TRAP_CODE_MISS_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_TRAP_CODE_MISS_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TST_LBM_CTRLr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x47a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        13,
        soc_OAMP_TST_LBM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TST_LBM_PACKET_HEADERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x465,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_TST_LBM_PACKET_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TST_LBM_PACKET_HEADER_NUM_OF_BYTESr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x479,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_TST_LBM_PACKET_HEADER_NUM_OF_BYTESr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TST_LBM_STATUSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x47d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OAMP_TST_LBM_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_TXM_BANK_SCAN_CONFIGr */
        soc_block_list[22],
        soc_genreg,
        12,
        0,
        0x136,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_OAMP_TXM_BANK_SCAN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x124f8012, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_TXM_BANK_SCAN_CONFIG_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        12,
        0,
        0x136,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_OAMP_TXM_BANK_SCAN_CONFIG_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x124f8012, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_TXM_BANK_SCAN_CONFIG_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        12,
        0,
        0x136,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_OAMP_TXM_BANK_SCAN_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x124f8012, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_TXM_BANK_SCAN_CONFIG_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        12,
        0,
        0x131,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        4,
        soc_OAMP_TXM_BANK_SCAN_CONFIG_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x186a0012, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_TXM_BANK_SCAN_CONFIG_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        12,
        0,
        0x131,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OAMP_TXM_BANK_SCAN_CONFIG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x30d40024, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_TXM_PKT_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b0,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_TXM_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_TXM_PKT_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b0,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_TXM_PKT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_TXM_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b0,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_TXM_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_TXM_PKT_COUNTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a1,
        SOC_REG_FLAG_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        3,
        soc_OAMP_TXM_PKT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_TXM_PKT_COUNTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a1,
        SOC_REG_FLAG_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        3,
        soc_OAMP_TXM_PKT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_TXM_SLM_MEASUREMENT_PERIOD_TIMERr */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0xb3b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_TXM_SLM_MEASUREMENT_PERIOD_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_TXM_SLM_MEASUREMENT_PERIOD_TIMER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        8,
        0,
        0xb3d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OAMP_TXM_SLM_MEASUREMENT_PERIOD_TIMER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_TXO_PKT_COUNTERr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b9,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_TXO_PKT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_TXO_PKT_COUNTER_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b9,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_TXO_PKT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_TXO_PKT_COUNTER_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b9,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OAMP_TXO_PKT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_TXO_PKT_COUNTER_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5aa,
        SOC_REG_FLAG_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        3,
        soc_OAMP_TXO_PKT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_TXO_PKT_COUNTER_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5aa,
        SOC_REG_FLAG_64_BITS,
        SOC_REG_FLAG_COUNTER_FEILDS,
        3,
        soc_OAMP_TXO_PKT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_FIFO_DATAr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_TXO_REQ_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_FIFO_DATA_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_TXO_REQ_FIFO_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_FIFO_DATA_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_TXO_REQ_FIFO_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_FIFO_DATA_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_TXO_REQ_FIFO_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_FIFO_DATA_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a7,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_TXO_REQ_FIFO_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_STATUSr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b8,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_TXO_REQ_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_STATUS_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b8,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_TXO_REQ_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_STATUS_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x4b8,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_TXO_REQ_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_STATUS_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a9,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_TXO_REQ_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_TXO_REQ_STATUS_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x5a9,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OAMP_TXO_REQ_STATUS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_TX_JR_2_AS_OAMr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x126,
        0,
        0,
        1,
        soc_OAMP_TX_JR_2_AS_OAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_TX_JR_2_AS_OAM_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x126,
        0,
        0,
        1,
        soc_OAMP_TX_JR_2_AS_OAM_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_TX_PPHr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_TX_PPHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_TX_PPH_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_TX_PPH_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_TX_PPH_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_TX_PPH_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_TX_PPH_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_64_BITS,
        0,
        16,
        soc_OAMP_TX_PPH_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_TX_PPH_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_TX_PPH_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_TX_PPH_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OAMP_TX_PPH_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_TX_PPH_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_TX_PPH_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_TX_PPH_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_TX_PPH_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_TX_PPH_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_64_BITS,
        0,
        8,
        soc_OAMP_TX_PPH_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_UDHr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb16,
        0,
        0,
        2,
        soc_OAMP_UDHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_UDH_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb16,
        0,
        0,
        2,
        soc_OAMP_UDH_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_UP_PTCHr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x407,
        0,
        0,
        3,
        soc_OAMP_UP_PTCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_UP_PTCH_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x409,
        0,
        0,
        3,
        soc_OAMP_UP_PTCH_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_UP_PTCH_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x407,
        0,
        0,
        3,
        soc_OAMP_UP_PTCH_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_UP_PTCH_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x407,
        0,
        0,
        3,
        soc_OAMP_UP_PTCH_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_UP_PTCH_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x409,
        0,
        0,
        3,
        soc_OAMP_UP_PTCH_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_UP_PTCH_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x409,
        0,
        0,
        3,
        soc_OAMP_UP_PTCH_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_UP_PTCH_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x407,
        0,
        0,
        3,
        soc_OAMP_UP_PTCH_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_UP_PTCH_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x407,
        0,
        0,
        3,
        soc_OAMP_UP_PTCH_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_UP_PTCH_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x409,
        0,
        0,
        3,
        soc_OAMP_UP_PTCH_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_UP_PTCH_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x409,
        0,
        0,
        3,
        soc_OAMP_UP_PTCH_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKYr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x11a,
        SOC_REG_FLAG_SIGNAL,
        0,
        14,
        soc_OAMP_VALIDITY_CHECK_STICKYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x122,
        0,
        0,
        17,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x11f,
        0,
        0,
        15,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x11f,
        0,
        0,
        15,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x122,
        0,
        0,
        17,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x122,
        0,
        0,
        17,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x11a,
        SOC_REG_FLAG_SIGNAL,
        0,
        14,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x11e,
        SOC_REG_FLAG_SIGNAL,
        0,
        14,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x11f,
        0,
        0,
        15,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x11f,
        0,
        0,
        15,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x11f,
        0,
        0,
        15,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x122,
        0,
        0,
        17,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_VALIDITY_CHECK_STICKY_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x122,
        0,
        0,
        17,
        soc_OAMP_VALIDITY_CHECK_STICKY_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_YOUR_DISC_MISS_INFOr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_YOUR_DISC_MISS_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_YOUR_DISC_MISS_INFO_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0xb0f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OAMP_YOUR_DISC_MISS_INFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACHr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x190,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACHr_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40f,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40f,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x190,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40e,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40f,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40f,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40f,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GACH_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x411,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GACH_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GALr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18f,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GALr_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40e,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40e,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x18f,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40d,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40e,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40e,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40e,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_MPLSTP_GAL_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_MPLSTP_GAL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACHr */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x191,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACHr_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88270_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x412,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88375_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88375_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88470_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x412,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88470_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x412,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88650_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x191,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88660_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x40f,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88675_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88675_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88680_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x410,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88690_A0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x412,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OAMP_Y_1731O_PWE_GACH_BCM88690_B0r */
        soc_block_list[22],
        soc_genreg,
        1,
        0,
        0x412,
        0,
        0,
        1,
        soc_OAMP_Y_1731O_PWE_GACH_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x1000acac, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80015,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OAM_CCM_COUNT_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001200,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OAM_CCM_COUNT_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001300,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OAM_CCM_COUNT_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000100,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OAM_CCM_COUNT_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80601,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OAM_CCM_COUNT_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000100,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OAM_CCM_COUNT_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2010600,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OAM_CCM_COUNT_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80310,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OAM_CCM_COUNT_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OAM_CCM_COUNT_64_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x770e0000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_OAM_CCM_COUNT_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002f00,
        0,
        0,
        1,
        soc_EGR_OAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_CONTROL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e002100,
        0,
        0,
        1,
        soc_EGR_OAM_ERROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OAM_CONTROL_1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32001200,
        0,
        0,
        1,
        soc_OAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OAM_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002700,
        0,
        0,
        1,
        soc_OAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002700,
        0,
        0,
        1,
        soc_EGR_OAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa002f00,
        0,
        0,
        1,
        soc_OAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_COPYTO_CPU_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008200,
        0,
        0,
        3,
        soc_OAM_COPYTO_CPU_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_COPYTO_CPU_CONTROL_FP_MEPSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e005200,
        0,
        0,
        3,
        soc_OAM_COPYTO_CPU_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_CURRENT_TIMEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa080020,
        0,
        0,
        1,
        soc_OAM_CURRENT_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32000800,
        0,
        0,
        1,
        soc_OAM_CURRENT_TIME_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36000800,
        0,
        0,
        1,
        soc_OAM_CURRENT_TIME_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e001200,
        0,
        0,
        1,
        soc_OAM_CURRENT_TIME_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd080020,
        0,
        0,
        1,
        soc_OAM_CURRENT_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080612,
        0,
        0,
        1,
        soc_OAM_CURRENT_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e001200,
        0,
        0,
        1,
        soc_OAM_CURRENT_TIME_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_CURRENT_TIME_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a000c00,
        0,
        0,
        1,
        soc_OAM_CURRENT_TIME_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_C_INTERFACE_DROP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e001d00,
        0,
        0,
        9,
        soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_C_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008500,
        SOC_REG_FLAG_64_BITS,
        0,
        13,
        soc_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_DROP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa080022,
        0,
        0,
        1,
        soc_OAM_DROP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x32000900,
        0,
        0,
        1,
        soc_OAM_DROP_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x36000900,
        0,
        0,
        1,
        soc_OAM_DROP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e005300,
        0,
        0,
        1,
        soc_OAM_DROP_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xd080022,
        0,
        0,
        1,
        soc_OAM_DROP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xb080616,
        0,
        0,
        1,
        soc_OAM_DROP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e001600,
        0,
        0,
        1,
        soc_OAM_DROP_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_DROP_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2a000d00,
        0,
        0,
        1,
        soc_OAM_DROP_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_ERROR_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008300,
        0,
        0,
        1,
        soc_OAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_ERROR_CONTROL_FP_MEPSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e005100,
        0,
        0,
        1,
        soc_OAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_FLEXIBLE_DOMAIN_CONTROL_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e018100,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_INTF_PROC_SELECT_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008100,
        SOC_REG_FLAG_64_BITS,
        0,
        10,
        soc_EGR_OAM_INTF_PROC_SELECT_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000088)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_KEY_SELECT_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008000,
        SOC_REG_FLAG_64_BITS,
        0,
        9,
        soc_EGR_OAM_KEY_SELECT_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000008)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_LM_CNG_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e005100,
        0,
        0,
        3,
        soc_OAM_LM_CNG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_0_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019200,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019300,
        0,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_0_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019400,
        0,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_1_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019500,
        0,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_1_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019600,
        0,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_1_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e019700,
        0,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46011500,
        0,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42011600,
        0,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46011600,
        0,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42011700,
        0,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42011f00,
        0,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42011900,
        0,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8e,
        0,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080d8f,
        0,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x1108005e,
        0,
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42006700,
        0,
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009800,
        0,
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM53570_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x42009c00,
        0,
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46006700,
        0,
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e005000,
        0,
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xf080680,
        0,
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3e005000,
        0,
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x3a005600,
        0,
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x46007a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_OAM_LM_CPU_DATA_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OAM_LPR_TM_CONTROL_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e018500,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_EGR_OAM_LPR_TM_CONTROL_0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_LPR_TM_CONTROL_0_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e018500,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_EGR_OAM_LPR_TM_CONTROL_0_64_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_LSP_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008a00,
        SOC_REG_FLAG_64_BITS,
        0,
        13,
        soc_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_OPCODE_CONTROL_PROFILE_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e018400,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_OPCODE_GROUP_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e018300,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_PORT_INTERFACE_DROP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e001c00,
        0,
        0,
        9,
        soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_PORT_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008400,
        SOC_REG_FLAG_64_BITS,
        0,
        13,
        soc_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_PW_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008b00,
        SOC_REG_FLAG_64_BITS,
        0,
        13,
        soc_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_SECTION_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008900,
        SOC_REG_FLAG_64_BITS,
        0,
        13,
        soc_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_SEC_NS_COUNTER_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80016,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_OAM_SEC_NS_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_SEC_NS_COUNTER_64_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8070d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        0,
        2,
        soc_OAM_SEC_NS_COUNTER_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_SEC_NS_COUNTER_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80017,
        0,
        0,
        1,
        soc_OAM_SEC_NS_COUNTER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_SEC_NS_COUNTER_ENABLE_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8070e,
        0,
        0,
        1,
        soc_OAM_SEC_NS_COUNTER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_SVP_INTERFACE_DROP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e002000,
        0,
        0,
        9,
        soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_S_C_INTERFACE_DROP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e001f00,
        0,
        0,
        9,
        soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_S_C_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008700,
        SOC_REG_FLAG_64_BITS,
        0,
        13,
        soc_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_S_INTERFACE_DROP_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e001e00,
        0,
        0,
        9,
        soc_OAM_C_INTERFACE_DROP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_S_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008600,
        SOC_REG_FLAG_64_BITS,
        0,
        13,
        soc_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e002200,
        0,
        0,
        2,
        soc_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008c00,
        0,
        0,
        3,
        soc_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x808000f,
        0,
        0,
        3,
        soc_OAM_TIMER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8080147,
        0,
        0,
        3,
        soc_OAM_TIMER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2011200,
        0,
        0,
        3,
        soc_OAM_TIMER_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2011300,
        0,
        0,
        3,
        soc_OAM_TIMER_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x808015f,
        0,
        0,
        3,
        soc_OAM_TIMER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2010f00,
        0,
        0,
        3,
        soc_OAM_TIMER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2010700,
        0,
        0,
        3,
        soc_OAM_TIMER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80311,
        0,
        0,
        3,
        soc_OAM_TIMER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OAM_TIMER_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x770f0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_OAM_TIMER_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OAM_TX_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80014,
        0,
        0,
        3,
        soc_OAM_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001100,
        0,
        0,
        3,
        soc_OAM_TX_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001200,
        0,
        0,
        3,
        soc_OAM_TX_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001100,
        0,
        0,
        3,
        soc_OAM_TX_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000000,
        0,
        0,
        3,
        soc_OAM_TX_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x80600,
        0,
        0,
        3,
        soc_OAM_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000000,
        0,
        0,
        3,
        soc_OAM_TX_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2010500,
        0,
        0,
        3,
        soc_OAM_TX_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8030f,
        0,
        0,
        3,
        soc_OAM_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_OAM_TX_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x770d0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_OAM_TX_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OAM_VP_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e008800,
        SOC_REG_FLAG_64_BITS,
        0,
        13,
        soc_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x000e01c1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_BANKS_FULL_TH_REGISTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        2,
        soc_OCB_BANKS_FULL_TH_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x0000c190, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_BANKS_FULL_TH_REGISTER_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        2,
        soc_OCB_BANKS_FULL_TH_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000c190, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_BANK_ORDER_FIFO_STATUSr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x245,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_BANK_ORDER_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_BANK_ORDER_FIFO_STATUS_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x245,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_BANK_ORDER_FIFO_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_BANK_ORDER_FIFO_STATUS_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x245,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_BANK_ORDER_FIFO_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_BANK_ORDER_FIFO_STATUS_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x245,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_BANK_ORDER_FIFO_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_BANK_ORDER_FIFO_STATUS_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x245,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_BANK_ORDER_FIFO_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_DEBUG_CRC_FORCE_ERRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        5,
        soc_OCB_DEBUG_CRC_FORCE_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_DEBUG_CRC_FORCE_ERR_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        5,
        soc_OCB_DEBUG_CRC_FORCE_ERR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_DEBUG_CRC_FORCE_ERR_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        5,
        soc_OCB_DEBUG_CRC_FORCE_ERR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_DEBUG_CRC_FORCE_ERR_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        5,
        soc_OCB_DEBUG_CRC_FORCE_ERR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_DEBUG_CRC_FORCE_ERR_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x201,
        0,
        0,
        5,
        soc_OCB_DEBUG_CRC_FORCE_ERR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_DISABLE_BANK_DBGr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x140,
        0,
        0,
        1,
        soc_OCB_DISABLE_BANK_DBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_DISABLE_BANK_DBG_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x142,
        0,
        0,
        1,
        soc_OCB_DISABLE_BANK_DBG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_DISABLE_REQ_DBGr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x141,
        0,
        0,
        2,
        soc_OCB_DISABLE_REQ_DBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_DISABLE_REQ_DBG_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x143,
        0,
        0,
        2,
        soc_OCB_DISABLE_REQ_DBG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_DYNAMIC_CONFIGURATIONr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        2,
        soc_OCB_DYNAMIC_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_DYNAMIC_CONFIGURATION_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x105,
        0,
        0,
        2,
        soc_OCB_DYNAMIC_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ECC_1B_ERR_CNTr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ECC_1B_ERR_CNT_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_1B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OCB_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_ECC_1B_ERR_CNT_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OCB_ECC_1B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ECC_2B_ERR_CNTr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ECC_2B_ERR_CNT_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_2B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OCB_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_ECC_2B_ERR_CNT_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OCB_ECC_2B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_INITIATEr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_INITIATE_1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        2,
        soc_OCB_ECC_ERR_1B_INITIATE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        2,
        soc_OCB_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        0,
        49,
        soc_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        177,
        soc_OCB_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_INITIATEr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_INITIATE_1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        2,
        soc_OCB_ECC_ERR_2B_INITIATE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        2,
        soc_OCB_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        1,
        soc_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        0,
        49,
        soc_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        177,
        soc_OCB_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        2,
        soc_OCB_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        2,
        soc_OCB_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OCB_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OCB_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OCB_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OCB_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_ERROR_INITIATION_DATAr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OCB_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OCB_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OCB_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_ERROR_INITIATION_DATA_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OCB_ERROR_INITIATION_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OCB_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OCB_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OCB_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_FBC_BANK_CFGr */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x106,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OCB_FBC_BANK_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00fff000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_FBC_BANK_CFG_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x108,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OCB_FBC_BANK_CFG_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00fff000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_FBC_BANK_INTERRUPT_REGISTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        16,
        soc_OCB_FBC_BANK_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_FBC_BANK_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        16,
        soc_OCB_FBC_BANK_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_FBC_BANK_INTERRUPT_REGISTER_MASKr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        16,
        soc_OCB_FBC_BANK_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_FBC_BANK_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x103,
        0,
        0,
        16,
        soc_OCB_FBC_BANK_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_FBC_BANK_INTERRUPT_REGISTER_TESTr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x102,
        0,
        0,
        1,
        soc_OCB_FBC_BANK_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_FBC_BANK_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x104,
        0,
        0,
        1,
        soc_OCB_FBC_BANK_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_FREE_BUFFERS_BANK_STATUS_REGISTERr */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x120,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_OCB_FREE_BUFFERS_BANK_STATUS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_FREE_BUFFERS_BANK_STATUS_REGISTER_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x122,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_OCB_FREE_BUFFERS_BANK_STATUS_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_FREE_BUFFERS_STATUS_REGISTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x11e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_OCB_FREE_BUFFERS_STATUS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_FREE_BUFFERS_STATUS_REGISTER_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        3,
        soc_OCB_FREE_BUFFERS_STATUS_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_FREE_ERRORr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x142,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OCB_FREE_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_FREE_ERROR_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x144,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        2,
        soc_OCB_FREE_ERROR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_GENERAL_CONFIGr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        2,
        soc_OCB_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000010a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000017f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_GENERAL_CONFIG_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        2,
        soc_OCB_GENERAL_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000010a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000017f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_GENERAL_CONFIG_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        2,
        soc_OCB_GENERAL_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000010a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000017f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_GENERAL_CONFIG_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        2,
        soc_OCB_GENERAL_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000010a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000017f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_GENERAL_CONFIG_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        2,
        soc_OCB_GENERAL_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000010a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000017f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_GLOBALFr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        1,
        soc_OCB_GLOBALFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_GLOBALF_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        3,
        soc_OCB_GLOBALF_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_OCB_GLOBAL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000040, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_1_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_OCB_GLOBAL_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000040, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_GENERAL_CFG_3r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc3,
        0,
        0,
        3,
        soc_OCB_GLOBAL_GENERAL_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000201, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000209, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_GENERAL_CFG_3_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc3,
        0,
        0,
        3,
        soc_OCB_GLOBAL_GENERAL_CFG_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000201, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000209, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_GLOBAL_GENERAL_CFG_3_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc3,
        0,
        0,
        3,
        soc_OCB_GLOBAL_GENERAL_CFG_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000201, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000209, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_GLOBAL_GENERAL_CFG_3_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc3,
        0,
        0,
        3,
        soc_OCB_GLOBAL_GENERAL_CFG_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000201, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000209, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_GENERAL_CFG_3_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc3,
        0,
        0,
        3,
        soc_OCB_GLOBAL_GENERAL_CFG_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000201, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000209, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_MEM_OPTIONSr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OCB_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OCB_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OCB_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OCB_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OCB_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_OCB_BANK_RANGEr */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0xd2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OCB_GLOBAL_OCB_BANK_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_OCB_BANK_RANGE_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0xd2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OCB_GLOBAL_OCB_BANK_RANGE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_GLOBAL_OCB_BANK_RANGE_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0xd2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OCB_GLOBAL_OCB_BANK_RANGE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_GLOBAL_OCB_BANK_RANGE_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0xd2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OCB_GLOBAL_OCB_BANK_RANGE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_GLOBAL_OCB_BANK_RANGE_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0xd2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        2,
        soc_OCB_GLOBAL_OCB_BANK_RANGE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATIONr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_GTIMER_CONFIGURATION_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_OCB_GTIMER_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_GTIMER_CYCLEr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_OCB_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_GTIMER_CYCLE_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_OCB_GTIMER_CYCLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGER_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_GTIMER_TRIGGER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGER_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_GTIMER_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGER_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_GTIMER_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGER_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_GTIMER_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMANDr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OCB_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OCB_INDIRECT_COMMAND_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WIDE_MEM_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OCB_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_FORCE_BUBBLE_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OCB_INDIRECT_FORCE_BUBBLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_FORCE_BUBBLE_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OCB_INDIRECT_FORCE_BUBBLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_FORCE_BUBBLE_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OCB_INDIRECT_FORCE_BUBBLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_FORCE_BUBBLE_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OCB_INDIRECT_FORCE_BUBBLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_FORCE_BUBBLE_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OCB_INDIRECT_FORCE_BUBBLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_FORCE_BUBBLE_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OCB_INDIRECT_FORCE_BUBBLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_READ_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_READ_DATA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_0_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_READ_DATA_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_0_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_READ_DATA_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_0_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_READ_DATA_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_1_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_READ_DATA_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_1_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_READ_DATA_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_READ_DATA_1_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_READ_DATA_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_WRITE_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_WRITE_DATA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_0_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_WRITE_DATA_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_0_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_WRITE_DATA_0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_0_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_WRITE_DATA_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_1_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_WRITE_DATA_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_1_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_WRITE_DATA_1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_INDIRECT_WRITE_DATA_1_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCB_INDIRECT_WRITE_DATA_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_MASK_REGISTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OCB_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OCB_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OCB_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OCB_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OCB_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        3,
        soc_OCB_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        3,
        soc_OCB_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_OCB_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OCB_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OCB_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OCB_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OCB_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OCB_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_OCB_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_OCB_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_TESTr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OCB_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OCB_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OCB_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OCB_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OCB_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OCB_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OCB_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_ADDRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_ADDR_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_LAST_RD_ADDR_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_LAST_RD_ADDR_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_ADDR_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_BANKr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_BANK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_BANK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_LAST_RD_BANK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_BANK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_LAST_RD_BANK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_BANK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_BANK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_BANK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_DBUFF_POINTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_DBUFF_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_DBUFF_POINTER_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_DBUFF_POINTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_LAST_RD_DBUFF_POINTER_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_DBUFF_POINTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_LAST_RD_DBUFF_POINTER_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_DBUFF_POINTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_DBUFF_POINTER_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_DBUFF_POINTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_OFFSETr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_OFFSET_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_OFFSET_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_LAST_RD_OFFSET_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_OFFSET_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_LAST_RD_OFFSET_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_OFFSET_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_LAST_RD_OFFSET_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_RD_OFFSET_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_ADDRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x268,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_ADDR_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x268,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_LAST_WR_ADDR_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x268,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_LAST_WR_ADDR_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x268,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_ADDR_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x268,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_BANKr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x269,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_BANK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x269,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_BANK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_LAST_WR_BANK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x269,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_BANK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_LAST_WR_BANK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x269,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_BANK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_BANK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x269,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_BANK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_DBUFF_POINTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x266,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_DBUFF_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_DBUFF_POINTER_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x266,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_DBUFF_POINTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_LAST_WR_DBUFF_POINTER_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x266,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_DBUFF_POINTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_LAST_WR_DBUFF_POINTER_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x266,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_DBUFF_POINTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_DBUFF_POINTER_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x266,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_DBUFF_POINTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_OFFSETr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x267,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_OFFSET_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x267,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_OFFSET_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_LAST_WR_OFFSET_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x267,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_OFFSET_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_LAST_WR_OFFSET_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x267,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_OFFSET_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_LAST_WR_OFFSET_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x267,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_LAST_WR_OFFSET_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_MASK_ECC_PER_BANKr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26e,
        0,
        0,
        2,
        soc_OCB_MASK_ECC_PER_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_MASK_ECC_PER_BANK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26e,
        0,
        0,
        2,
        soc_OCB_MASK_ECC_PER_BANK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_MASK_ECC_PER_BANK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26e,
        0,
        0,
        2,
        soc_OCB_MASK_ECC_PER_BANK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_MASK_ECC_PER_BANK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26e,
        0,
        0,
        2,
        soc_OCB_MASK_ECC_PER_BANK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_MASK_ECC_PER_BANK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x26e,
        0,
        0,
        2,
        soc_OCB_MASK_ECC_PER_BANK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_OCB_BANK_CRC_ERRr */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x205,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_BANK_CRC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_OCB_BANK_CRC_ERR_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x205,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_BANK_CRC_ERR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_OCB_BANK_CRC_ERR_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x205,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_BANK_CRC_ERR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_OCB_BANK_CRC_ERR_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x205,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_BANK_CRC_ERR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_OCB_BANK_CRC_ERR_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x205,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_BANK_CRC_ERR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_OCB_CONFIGURATION_REGISTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        1,
        soc_OCB_OCB_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000010, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_OCB_CONFIGURATION_REGISTER_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        1,
        soc_OCB_OCB_CONFIGURATION_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000010, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_OCB_CONFIGURATION_REGISTER_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        1,
        soc_OCB_OCB_CONFIGURATION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000010, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x200,
        0,
        0,
        1,
        soc_OCB_OCB_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000010, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_OCB_CRC_ERRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x204,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_CRC_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_OCB_CRC_ERR_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x204,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_CRC_ERR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_OCB_CRC_ERR_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x204,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_CRC_ERR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_OCB_CRC_ERR_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x204,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_CRC_ERR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_OCB_CRC_ERR_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x204,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_CRC_ERR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_RD_CTRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x204,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_EVEN_RD_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_RD_CTR_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x204,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_EVEN_RD_CTR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_RD_CTR_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x204,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_EVEN_RD_CTR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_RD_CTR_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x204,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_EVEN_RD_CTR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_WR_CTRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_EVEN_WR_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_WR_CTR_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_EVEN_WR_CTR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_WR_CTR_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_EVEN_WR_CTR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_EVEN_WR_CTR_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_EVEN_WR_CTR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_OCB_ODD_RD_CTRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x202,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_ODD_RD_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_OCB_ODD_RD_CTR_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x202,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_ODD_RD_CTR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_OCB_ODD_RD_CTR_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x202,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_ODD_RD_CTR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_ODD_RD_CTR_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x202,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_ODD_RD_CTR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_OCB_ODD_WR_CTRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x201,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_ODD_WR_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_OCB_ODD_WR_CTR_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x201,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_ODD_WR_CTR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_OCB_ODD_WR_CTR_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x201,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_ODD_WR_CTR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_OCB_ODD_WR_CTR_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x201,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_OCB_ODD_WR_CTR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTR_BANKr */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x225,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTR_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTR_BANK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x225,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTR_BANK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTR_BANK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x225,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTR_BANK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTR_BANK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x225,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTR_BANK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTR_BANK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x225,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTR_BANK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTR_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTR_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTR_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_OCB_RD_CTR_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x203,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_RD_CTR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x202,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTR_BANKr */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTR_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTR_BANK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTR_BANK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTR_BANK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTR_BANK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTR_BANK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTR_BANK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTR_BANK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x215,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTR_BANK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTR_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x202,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTR_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x202,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTR_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x202,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_OCB_WR_CTR_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x202,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_OCB_WR_CTR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_PARITY_ERR_CNTr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCB_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_PAR_ERR_INITIATEr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_PAR_ERR_MEM_MASKr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OCB_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_OCB_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_OCB_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_2r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_3r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_OCB_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_4r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_OCB_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_0_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_OCB_PCMI_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_0_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_0_S_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_0_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_0_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_OCB_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_0_T_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_OCB_PCMI_0_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_1_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_OCB_PCMI_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_1_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_1_S_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_1_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_1_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_OCB_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_1_T_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_OCB_PCMI_1_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_2_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_PCMI_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_2_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_2_S_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_2_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_2_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_OCB_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_2_T_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_OCB_PCMI_2_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_3_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_OCB_PCMI_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_3_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_3_S_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_3_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_3_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_OCB_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_3_T_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_OCB_PCMI_3_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_4_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_OCB_PCMI_4_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_4_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_4_S_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_PCMI_4_S_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_PCMI_4_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_OCB_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_PCMI_4_T_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_OCB_PCMI_4_T_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANKr */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x235,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x235,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x235,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x235,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x235,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_RD_ADDR_FIFO_ALMOST_FULL_BANK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_READ_ADDR_FIFO_STATUS_BANKr */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x246,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_ADDR_FIFO_STATUS_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_READ_ADDR_FIFO_STATUS_BANK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x246,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_ADDR_FIFO_STATUS_BANK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_READ_ADDR_FIFO_STATUS_BANK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x246,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_ADDR_FIFO_STATUS_BANK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_READ_ADDR_FIFO_STATUS_BANK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x246,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_ADDR_FIFO_STATUS_BANK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_READ_ADDR_FIFO_STATUS_BANK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x246,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_ADDR_FIFO_STATUS_BANK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_READ_DATA_FIFO_STATUS_BANKr */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x256,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_DATA_FIFO_STATUS_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_READ_DATA_FIFO_STATUS_BANK_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x256,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_DATA_FIFO_STATUS_BANK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_READ_DATA_FIFO_STATUS_BANK_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x256,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_DATA_FIFO_STATUS_BANK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_READ_DATA_FIFO_STATUS_BANK_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x256,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_DATA_FIFO_STATUS_BANK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_READ_DATA_FIFO_STATUS_BANK_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        16,
        0,
        0x256,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_READ_DATA_FIFO_STATUS_BANK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_0020r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_OCB_REG_0020r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_0040r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_REG_0040r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_0085r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_0086r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_0087r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0087r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_0090r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_0091r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_0092r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_0093r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_0020_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_OCB_REG_0020_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_0020_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_OCB_REG_0020_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0020_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x20,
        0,
        0,
        1,
        soc_OCB_REG_0020_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_0040_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_REG_0040_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_0040_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_REG_0040_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0040_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_REG_0040_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_0085_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_REG_0085_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_0085_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_REG_0085_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0085_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_REG_0085_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_0086_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0086_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_0086_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0086_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0086_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0086_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_0087_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0087_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_0087_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0087_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0087_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0087_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_0090_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0090_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_0090_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0090_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0090_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_0091_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0091_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_0091_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0091_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_0092_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0092_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_0092_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0092_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0092_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_0093_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0093_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_0093_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0093_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_0093_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OCB_REG_0093_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_REG_00A4r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        0,
        49,
        soc_OCB_REG_00A4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_REG_00A6r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        0,
        49,
        soc_OCB_REG_00A6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_00AFr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OCB_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_00AF_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OCB_REG_00AF_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_00AF_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OCB_REG_00AF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00AF_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OCB_REG_00AF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_00B4r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        0,
        0,
        1,
        soc_OCB_REG_00B4r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_00B5r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_REG_00B5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_00B6r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_REG_00B6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_00B7r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_REG_00B7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_00B4_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        0,
        0,
        1,
        soc_OCB_REG_00B4_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_00B4_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        0,
        0,
        1,
        soc_OCB_REG_00B4_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00B4_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        0,
        0,
        1,
        soc_OCB_REG_00B4_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_00B5_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_REG_00B5_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_00B5_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_REG_00B5_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00B5_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_REG_00B5_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_00B6_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_REG_00B6_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_00B6_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_REG_00B6_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00B6_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_REG_00B6_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_OCB_REG_00B7_BCM88202_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_REG_00B7_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_00B7_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_REG_00B7_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OCB_REG_00B7_BCM88660_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_REG_00B7_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_00C1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_OCB_REG_00C1r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000040, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_REG_00C2r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_OCB_REG_00C2r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_00C1_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_OCB_REG_00C1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000040, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_REG_00C2_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_OCB_REG_00C2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OCB_REG_00CFr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        1,
        soc_OCB_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OCB_REG_00CF_BCM88650_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xcf,
        0,
        0,
        1,
        soc_OCB_REG_00CF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00004000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MIRROR_ADDRr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_RESERVED_MIRROR_ADDR_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCB_RESERVED_MIRROR_ADDR_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCDr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OCB_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OCB_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OCB_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OCB_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OCB_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OCB_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCD_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OCB_RESERVED_MTCD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCPr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OCB_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OCB_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OCB_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OCB_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OCB_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OCB_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_RESERVED_MTCP_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OCB_RESERVED_MTCP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_1r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_2r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_3r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_4r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb0,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_0_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_S_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_0_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_S_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_0_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_S_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_0_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_S_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_0_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_0_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_T_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_0_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_T_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_0_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_T_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_0_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_0_T_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb2,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_0_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb3,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_1_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_S_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_1_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_S_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_1_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_S_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_1_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_S_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_1_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_1_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_T_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_1_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_T_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_1_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_T_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_1_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_1_T_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb5,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_1_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb6,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_2_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_S_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_2_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_S_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_2_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_S_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_2_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_S_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_2_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_2_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_T_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_2_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_T_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_2_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_T_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_2_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_2_T_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb8,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_2_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xb9,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_3_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_S_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_3_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_S_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_3_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_S_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_3_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_S_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_3_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_3_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_T_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_3_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_T_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_3_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_T_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_3_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_3_T_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbb,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_3_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_4_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_4_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_4_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbc,
        0,
        0,
        1,
        soc_OCB_RESERVED_PCMI_4_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_Sr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_4_Sr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_S_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_4_S_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_S_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_4_S_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_S_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_4_S_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_S_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OCB_RESERVED_PCMI_4_S_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_Tr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_4_Tr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_T_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_4_T_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_T_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_4_T_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_T_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_4_T_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_PCMI_4_T_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xbe,
        0,
        0,
        2,
        soc_OCB_RESERVED_PCMI_4_T_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_1r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_2r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_3r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_0_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_1_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_2_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_RESERVED_SPARE_3_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OCB_RESERVED_SPARE_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_RESET_STATUS_REGISTERr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_RESET_STATUS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_RESET_STATUS_REGISTER_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCB_RESET_STATUS_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_SBUS_BROADCAST_IDr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OCB_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OCB_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OCB_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OCB_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OCB_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OCB_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_SBUS_BROADCAST_ID_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OCB_SBUS_BROADCAST_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OCB_SBUS_LAST_IN_CHAINr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OCB_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OCB_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OCB_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OCB_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OCB_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OCB_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OCB_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OCB_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OCB_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OCB_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_SBUS_LAST_IN_CHAIN_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OCB_SBUS_LAST_IN_CHAIN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_SPECIAL_CLOCK_CONTROLSr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_OCB_SPECIAL_CLOCK_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OCB_STATISTICS_COUNTERSr */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x116,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        4,
        soc_OCB_STATISTICS_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OCB_STATISTICS_COUNTERS_BCM88690_B0r */
        soc_block_list[51],
        soc_genreg,
        1,
        0,
        0x118,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        4,
        soc_OCB_STATISTICS_COUNTERS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_ECC_INTERRUPT_REGISTERr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OCCG_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OCCG_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OCCG_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_GTIMER_CONFIGURATIONr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_CCS_GTIMER_CONFIGURATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_GTIMER_TRIGGERr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_BRDC_CCS_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_MASK_REGISTERr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        6,
        soc_OCCG_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000009f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_MASK_REGISTER_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        7,
        soc_OCCG_INTERRUPT_MASK_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_MASK_REGISTER_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        7,
        soc_OCCG_INTERRUPT_MASK_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_REGISTERr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        0,
        6,
        soc_OCCG_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000009f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_REGISTER_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        7,
        soc_OCCG_INTERRUPT_REGISTER_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_REGISTER_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        7,
        soc_OCCG_INTERRUPT_REGISTER_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_REGISTER_TESTr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_CCS_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_INTERRUPT_REGISTER_TEST_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OCCG_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0050r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x50,
        0,
        0,
        1,
        soc_ECI_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0051r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x51,
        0,
        0,
        1,
        soc_ECI_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0052r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x52,
        0,
        0,
        1,
        soc_ECI_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0053r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x53,
        0,
        0,
        1,
        soc_ECI_REG_0053r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0055r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x55,
        0,
        0,
        1,
        soc_DCMA_REG_0055r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0056r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x56,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OCCG_REG_0056r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0059r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x59,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_OCCG_REG_0059r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0062r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x62,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OCCG_REG_0062r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0063r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x63,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        21,
        soc_OCCG_REG_0063r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0067r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x67,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OCCG_REG_0062r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0068r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x68,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OCCG_REG_0068r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_0078r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x78,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCCG_REG_0078r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_0087r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OCCG_REG_0087r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0100r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OCCG_REG_0100r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0104r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS,
        0,
        5,
        soc_OCCG_REG_0104r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0106r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        17,
        soc_OCCG_REG_0106r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0110r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        21,
        soc_OCCG_REG_0110r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0114r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x114,
        0,
        0,
        2,
        soc_OCCG_REG_0114r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0115r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x115,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OCCG_REG_0115r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0117r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x117,
        0,
        0,
        2,
        soc_OCCG_REG_0117r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0118r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x118,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCCG_REG_0118r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0120r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCCG_REG_0120r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0130r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_64_BITS,
        0,
        6,
        soc_OCCG_REG_0130r_fields,
        SOC_RESET_VAL_DEC(0x190000c8, 0x00032000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0132r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x132,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OCCG_REG_0132r_fields,
        SOC_RESET_VAL_DEC(0x190000c8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_0056_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x56,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        16,
        soc_OCCG_REG_0056_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_0059_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x59,
        0,
        0,
        5,
        soc_OCCG_REG_0059_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_005Ar */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x5a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        17,
        soc_OCCG_REG_005Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_005A_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x5a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        17,
        soc_OCCG_REG_005A_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_005Er */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x5e,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OCCG_REG_005Er_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_005E_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x5e,
        0,
        0,
        4,
        soc_OCCG_REG_005E_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x80007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_005Fr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x5f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        22,
        soc_OCCG_REG_005Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_005F_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x5f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        19,
        soc_OCCG_REG_005F_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_0062_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x62,
        0,
        0,
        2,
        soc_OCCG_REG_0062_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_0063_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x63,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        21,
        soc_OCCG_REG_0063_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_0067_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x67,
        0,
        0,
        2,
        soc_OCCG_REG_0062_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_0068_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x68,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OCCG_REG_0068_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_006Ar */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x6a,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OCCG_REG_0062r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_006A_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x6a,
        0,
        0,
        2,
        soc_OCCG_REG_0062_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_006Br */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x6b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_DCL_REG_00AAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_006B_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x6b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OCCG_REG_006Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_006Fr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x6f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCCG_REG_006Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_REG_006F_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x6f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OCCG_REG_006F_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_REG_007Cr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x7c,
        0,
        0,
        1,
        soc_OCCG_REG_007Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_0087_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OCCG_REG_0087_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_010Ar */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x10a,
        0,
        0,
        4,
        soc_OCCG_REG_010Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x803fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_010Br */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x10b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        19,
        soc_OCCG_REG_010Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_REG_010Fr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        2,
        soc_OCCG_REG_010Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_MIRROR_ADDRr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_CCS_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_MIRROR_ADDR_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OCCG_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_SPARE_0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_CCS_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_SPARE_1r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_CCS_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_SPARE_2r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_CCS_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_SPARE_3r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_CCS_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_SPARE_0_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OCCG_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_SPARE_1_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OCCG_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_SPARE_2_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OCCG_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_RESERVED_SPARE_3_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OCCG_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_SBUS_BROADCAST_IDr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_DCMC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_SBUS_BROADCAST_ID_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OCCG_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_SYNC_TEST_MODE_OPERATIONr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x7a,
        0,
        0,
        3,
        soc_OCCG_SYNC_TEST_MODE_OPERATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_SYNC_TEST_MODE_OPERATION_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x12f,
        0,
        0,
        3,
        soc_OCCG_SYNC_TEST_MODE_OPERATION_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_SYNC_TEST_MODE_OPERATION_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x7a,
        0,
        0,
        3,
        soc_OCCG_SYNC_TEST_MODE_OPERATION_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_REGr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x73,
        0,
        0,
        6,
        soc_OCCG_TEST_MODE_CMD_REGr_fields,
        SOC_RESET_VAL_DEC(0x00001eff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_REG_BCM88754_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x73,
        0,
        0,
        8,
        soc_OCCG_TEST_MODE_CMD_REG_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffdeff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_REG_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x128,
        0,
        0,
        9,
        soc_OCCG_TEST_MODE_CMD_REG_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x007fdf83, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_REG_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x73,
        0,
        0,
        8,
        soc_OCCG_TEST_MODE_CMD_REG_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x007fdeff, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_RESULT_REGr */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x74,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        6,
        soc_OCCG_TEST_MODE_CMD_RESULT_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_RESULT_REG_BCM88790_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_OCCG_TEST_MODE_CMD_RESULT_REG_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_OCCG_TEST_MODE_CMD_RESULT_REG_BCM88950_A0r */
        soc_block_list[98],
        soc_genreg,
        1,
        0,
        0x74,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        7,
        soc_OCCG_TEST_MODE_CMD_RESULT_REG_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_APP_DB_TO_APP_DB_INDEX_MAPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_APP_DB_TO_APP_DB_INDEX_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_APP_DB_TO_APP_DB_INDEX_MAP_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_APP_DB_TO_APP_DB_INDEX_MAP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_APP_DB_TO_APP_DB_INDEX_MAP_FOR_ROUTINGr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x159,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_APP_DB_TO_APP_DB_INDEX_MAP_FOR_ROUTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_AUTO_DOC_NAME_0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x12b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_AUTO_DOC_NAME_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_AUTO_DOC_NAME_1r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x12f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OLP_AUTO_DOC_NAME_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_AUTO_DOC_NAME_2r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_AUTO_DOC_NAME_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_AUTO_DOC_NAME_3r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OLP_AUTO_DOC_NAME_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_AUTO_DOC_NAME_0_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x12b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_AUTO_DOC_NAME_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_AUTO_DOC_NAME_1_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x12f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OLP_AUTO_DOC_NAME_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_AUTO_DOC_NAME_2_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x133,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_AUTO_DOC_NAME_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_AUTO_DOC_NAME_3_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x134,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OLP_AUTO_DOC_NAME_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_CFG_JR_2_CMD_TO_JR_CMD_MAPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        0,
        0,
        8,
        soc_OLP_CFG_JR_2_CMD_TO_JR_CMD_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00f2b431, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_CFG_JR_2_CMD_TO_JR_CMD_MAP_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        0,
        0,
        8,
        soc_OLP_CFG_JR_2_CMD_TO_JR_CMD_MAP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00f2b431, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_CFG_JR_CMD_TO_JR_2_CMD_MAPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        0,
        0,
        8,
        soc_OLP_CFG_JR_CMD_TO_JR_2_CMD_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00e6e8c2, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_CFG_JR_CMD_TO_JR_2_CMD_MAP_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        0,
        0,
        8,
        soc_OLP_CFG_JR_CMD_TO_JR_2_CMD_MAP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00e6e8c2, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_CFG_JR_LOGICAL_DB_TYPEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        0,
        0,
        1,
        soc_OLP_CFG_JR_LOGICAL_DB_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_CFG_JR_LOGICAL_DB_TYPE_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        0,
        0,
        1,
        soc_OLP_CFG_JR_LOGICAL_DB_TYPE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_CFG_JR_TO_JR_2_AGEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        0,
        0,
        1,
        soc_OLP_CFG_JR_TO_JR_2_AGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_CFG_JR_TO_JR_2_AGE_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        0,
        0,
        1,
        soc_OLP_CFG_JR_TO_JR_2_AGE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_CFG_JR_TO_JR_2_APP_DBr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        0,
        0,
        1,
        soc_OLP_CFG_JR_TO_JR_2_APP_DBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_CFG_JR_TO_JR_2_APP_DB_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        0,
        0,
        1,
        soc_OLP_CFG_JR_TO_JR_2_APP_DB_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_CFG_JR_TO_JR_2_KEY_MASKr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        0,
        0,
        1,
        soc_OLP_CFG_JR_TO_JR_2_KEY_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_CFG_JR_TO_JR_2_KEY_MASK_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        0,
        0,
        1,
        soc_OLP_CFG_JR_TO_JR_2_KEY_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_CFG_JR_TO_JR_2_VMVr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x124,
        0,
        0,
        1,
        soc_OLP_CFG_JR_TO_JR_2_VMVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_CFG_JR_TO_JR_2_VMV_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x124,
        0,
        0,
        1,
        soc_OLP_CFG_JR_TO_JR_2_VMV_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_CONFIGS_GENERALr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OLP_CONFIGS_GENERALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_CONFIGS_GENERAL_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OLP_CONFIGS_GENERAL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_CONFIGS_GENERAL_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OLP_CONFIGS_GENERAL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x113,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x135,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_DSP_ENGINE_CONFIGURATION_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x135,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        5,
        soc_OLP_DSP_ENGINE_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00003002, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_DSP_HEADERr */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_DSP_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x137,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_DSP_HEADER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x137,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_DSP_HEADER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_ECC_1B_ERR_CNT_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OLP_ECC_1B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_ECC_2B_ERR_CNT_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OLP_ECC_2B_ERR_CNT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_INITIATEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_INITIATE_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_INITIATE_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_INITIATE_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_INITIATE_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_INITIATE_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_INITIATE_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_INITIATE_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        6,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9a,
        0,
        0,
        6,
        soc_OLP_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_INITIATEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_INITIATE_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_INITIATE_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_INITIATE_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_INITIATE_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_INITIATE_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_INITIATE_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_INITIATE_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        4,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        6,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x9c,
        0,
        0,
        6,
        soc_OLP_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x17,
        0,
        0,
        3,
        soc_OLP_ECC_INTERRUPT_REGISTER_MASK_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x1f,
        0,
        0,
        1,
        soc_OLP_ECC_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x84,
        0,
        0,
        1,
        soc_OLP_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12c,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14e,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_EP_TRANSACTION_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14e,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_EP_TRANSACTION_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATAr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_ERROR_INITIATION_DATA_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa3,
        0,
        0,
        1,
        soc_OLP_ERROR_INITIATION_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x121,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x121,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x121,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x149,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_FIFO_0_EVENT_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x149,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_FIFO_0_EVENT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x122,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x122,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x122,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14a,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_FIFO_1_EVENT_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14a,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_FIFO_1_EVENT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14b,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_FIFO_DMA_EVENT_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14b,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_FIFO_DMA_EVENT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_MEM_OPTIONSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OLP_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_MEM_OPTIONS_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_OLP_GLOBAL_MEM_OPTIONS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_MEM_OPTIONS_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OLP_GLOBAL_MEM_OPTIONS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_GLOBAL_MEM_OPTIONS_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OLP_GLOBAL_MEM_OPTIONS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_MEM_OPTIONS_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_OLP_GLOBAL_MEM_OPTIONS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_GLOBAL_MEM_OPTIONS_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        6,
        soc_OLP_GLOBAL_MEM_OPTIONS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_GLOBAL_MEM_OPTIONS_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OLP_GLOBAL_MEM_OPTIONS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_MEM_OPTIONS_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc0,
        0,
        0,
        4,
        soc_OLP_GLOBAL_MEM_OPTIONS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_PP_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xe7,
        0,
        0,
        6,
        soc_OLP_GLOBAL_PP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_PP_1_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xe7,
        0,
        0,
        6,
        soc_OLP_GLOBAL_PP_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_PP_1_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xe7,
        0,
        0,
        6,
        soc_OLP_GLOBAL_PP_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_GLOBAL_PP_1_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xe7,
        0,
        0,
        6,
        soc_OLP_GLOBAL_PP_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_PP_1_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xe7,
        0,
        0,
        6,
        soc_OLP_GLOBAL_PP_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_GLOBAL_PP_1_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xe7,
        0,
        0,
        6,
        soc_OLP_GLOBAL_PP_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_GLOBAL_PP_1_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xe7,
        0,
        0,
        6,
        soc_OLP_GLOBAL_PP_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_PP_1_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xe7,
        0,
        0,
        6,
        soc_OLP_GLOBAL_PP_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_GLOBAL_REGISTER_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OLP_GLOBAL_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_GLOBAL_REGISTER_1_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OLP_GLOBAL_REGISTER_1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_GTIMER_CONFIGURATION_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATION_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATION_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_GTIMER_CONFIGURATION_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_GTIMER_CONFIGURATION_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATION_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATION_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATION_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATION_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_GTIMER_CONFIGURATION_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        0,
        0,
        3,
        soc_OLP_GTIMER_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_GTIMER_CYCLEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_OLP_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_GTIMER_CYCLE_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x88,
        0,
        0,
        1,
        soc_OLP_GTIMER_CYCLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x3b9aca00, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_GTIMER_TRIGGERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_GTIMER_TRIGGER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_GTIMER_TRIGGER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_GTIMER_TRIGGER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_GTIMER_TRIGGER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_GTIMER_TRIGGER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_GTIMER_TRIGGER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_GTIMER_TRIGGER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_GTIMER_TRIGGER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_GTIMER_TRIGGER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_GTIMER_TRIGGER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_GTIMER_TRIGGER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_GTIMER_TRIGGER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_GTIMER_TRIGGER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_GTIMER_TRIGGER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFOr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x153,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x153,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_INIT_ON_READ,
        1,
        soc_OLP_HEAD_OF_CPU_DSPG_CMD_FIFO_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x127,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12e,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x150,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        2,
        soc_OLP_INCOMING_BAD_PACKET_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x125,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x147,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INCOMING_EVENT_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x147,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_INCOMING_EVENT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x128,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12f,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x151,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_INCOMING_VALID_DSP_COMMANDS_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12d,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14f,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_INCOMING_VALID_PACKET_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMANDr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x81,
        0,
        0,
        2,
        soc_OLP_INDIRECT_COMMAND_ADDRESS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x80,
        0,
        0,
        5,
        soc_OLP_INDIRECT_COMMAND_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0e000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_DATA_INCREMENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_RD_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WIDE_MEM_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_COMMAND_WR_DATA_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLE_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLE_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLE_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLE_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLE_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLE_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLE_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLE_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_FORCE_BUBBLE_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x83,
        0,
        0,
        4,
        soc_OLP_INDIRECT_FORCE_BUBBLE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_WR_MASKr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INDIRECT_WR_MASK_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_WR_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INDIRECT_WR_MASK_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        0,
        1,
        soc_OLP_INDIRECT_WR_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_MASK_REGISTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10,
        0,
        0,
        2,
        soc_OLP_INTERRUPT_MASK_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT,
        0,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        SOC_REG_FLAG_CLEAR_BITS_ON_WRITE,
        2,
        soc_OLP_INTERRUPT_REGISTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TESTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_INTERRUPT_REGISTER_TEST_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x18,
        0,
        0,
        1,
        soc_OLP_INTERRUPT_REGISTER_TEST_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x124,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14d,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_IP_TRANSACTION_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14d,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_IP_TRANSACTION_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_LARGE_EM_MRQ_CONFIGURATIONr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x123,
        0,
        0,
        1,
        soc_OLP_LARGE_EM_MRQ_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_LARGE_EM_MRQ_CONFIGURATION_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x123,
        0,
        0,
        1,
        soc_OLP_LARGE_EM_MRQ_CONFIGURATION_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_DESTINATION_OFFSETr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11b,
        0,
        0,
        1,
        soc_OLP_LEARN_CMD_DESTINATION_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_DESTINATION_OFFSET_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11b,
        0,
        0,
        1,
        soc_OLP_LEARN_CMD_DESTINATION_OFFSET_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_EEI_AND_FEC_JR_2_LEARN_PAYLOAD_INITIAL_VALUEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x117,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_LEARN_CMD_EEI_AND_FEC_JR_2_LEARN_PAYLOAD_INITIAL_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_EEI_AND_FEC_JR_2_LEARN_PAYLOAD_INITIAL_VALUE_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x117,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_LEARN_CMD_EEI_AND_FEC_JR_2_LEARN_PAYLOAD_INITIAL_VALUE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_EEI_OFFSETr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11d,
        0,
        0,
        1,
        soc_OLP_LEARN_CMD_EEI_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_EEI_OFFSET_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11d,
        0,
        0,
        1,
        soc_OLP_LEARN_CMD_EEI_OFFSET_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_FEC_OFFSETr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11e,
        0,
        0,
        1,
        soc_OLP_LEARN_CMD_FEC_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_FEC_OFFSET_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11e,
        0,
        0,
        1,
        soc_OLP_LEARN_CMD_FEC_OFFSET_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_LIF_AND_DESTINATION_JR_2_LEARN_INFO_DATA_INITIAL_VALUEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x119,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_LEARN_CMD_LIF_AND_DESTINATION_JR_2_LEARN_INFO_DATA_INITIAL_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_LIF_AND_DESTINATION_JR_2_LEARN_INFO_DATA_INITIAL_VALUE_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x119,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OLP_LEARN_CMD_LIF_AND_DESTINATION_JR_2_LEARN_INFO_DATA_INITIAL_VALUE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_OUT_LIF_OFFSETr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11c,
        0,
        0,
        1,
        soc_OLP_LEARN_CMD_OUT_LIF_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_LEARN_CMD_OUT_LIF_OFFSET_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x11c,
        0,
        0,
        1,
        soc_OLP_LEARN_CMD_OUT_LIF_OFFSET_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x120,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x126,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x148,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_LPBK_EVENT_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x148,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_LPBK_EVENT_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_OLP_GLOBAL_REGISTERS_0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xf0,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_OLP_GLOBAL_REGISTERS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_OLP_GLOBAL_REGISTERS_0_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xf0,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_OLP_GLOBAL_REGISTERS_0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_OLP_LEARN_PAYLOAD_STRENGTH_SIZEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x15d,
        0,
        0,
        1,
        soc_OLP_OLP_LEARN_PAYLOAD_STRENGTH_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x123,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x123,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x123,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x12a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14c,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_PACKET_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x14c,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_OUTGOING_PACKET_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x129,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x130,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x152,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_OUTGOING_REQUEST_COUNTER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x152,
        SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS,
        1,
        soc_OLP_OUTGOING_REQUEST_COUNTER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_PARITY_ERR_CNT_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OLP_PARITY_ERR_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_INITIATE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_INITIATE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_INITIATE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_INITIATE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_INITIATE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_PAR_ERR_INITIATE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_PAR_ERR_INITIATE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_INITIATE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_INITIATE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_INITIATE_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_INITIATE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASKr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_PAR_ERR_MEM_MASK_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_PAR_ERR_MEM_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_PIPE_SELECTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_PIPE_SELECT_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_PIPE_SELECT_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_PIPE_SELECT_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_PIPE_SELECT_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_PIPE_SELECT_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_PIPE_SELECT_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_PIPE_SELECT_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_PIPE_SELECT_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_PIPE_SELECT_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x10f,
        0,
        0,
        3,
        soc_OLP_PIPE_SELECT_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_REG_0041r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_REG_0041r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_0085r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_0090r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_0091r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_0092r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_0093r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_REG_0098r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OLP_REG_0098r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_0100r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OLP_REG_0100r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_0109r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_REG_0109r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_REG_0111r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0111r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_REG_0112r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0112r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_REG_0041_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x41,
        0,
        0,
        1,
        soc_OLP_REG_0041_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_REG_0085_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_REG_0085_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0085_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_REG_0085_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_REG_0090_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0090_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0090_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_REG_0091_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0091_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0091_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0091_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_REG_0092_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0092_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0092_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0092_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_REG_0093_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0093_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0093_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0093_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_REG_0098_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        SOC_REG_FLAG_COUNTER_FEILDS |
                          SOC_REG_FLAG_INIT_ON_READ,
        4,
        soc_OLP_REG_0098_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_REG_00A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_REG_00A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_REG_00A4r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa4,
        0,
        0,
        6,
        soc_OLP_REG_00A4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_REG_00A6r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa6,
        0,
        0,
        6,
        soc_OLP_REG_00A6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_REG_00A0_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xa0,
        0,
        0,
        1,
        soc_OLP_REG_00A0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_REG_00AAr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xaa,
        0,
        0,
        1,
        soc_OLP_REG_00AAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_00BFr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xbf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OLP_REG_00BFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_REG_00BF_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xbf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OLP_REG_00BF_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_00BF_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xbf,
        SOC_REG_FLAG_SIGNAL,
        0,
        6,
        soc_OLP_REG_00BF_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_REG_00C2r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_OLP_REG_00C2r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_REG_00C3r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc3,
        0,
        0,
        3,
        soc_OLP_REG_00C3r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_REG_00C2_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc2,
        0,
        0,
        6,
        soc_OLP_REG_00C2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_REG_00C3_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc3,
        0,
        0,
        3,
        soc_OLP_REG_00C3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_REG_00E7r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xe7,
        0,
        0,
        6,
        soc_OLP_REG_00E7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_00F0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xf0,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0109_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0109_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0109_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0109_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0109_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_REG_0109_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_REG_0109_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0109_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0109_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_REG_0109_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x109,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0109_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_REG_010Br */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_REG_010Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_REG_010B_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_REG_010B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_REG_010B_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        0,
        1,
        soc_OLP_REG_010B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_REG_010Dr */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_010Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_REG_010D_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_010D_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_REG_010D_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_010D_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_REG_010D_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_010D_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_REG_010D_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_010D_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_REG_010D_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_010D_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_REG_010D_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_010D_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_REG_010D_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        2,
        0,
        0x10d,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_010D_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_REG_0111_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0111_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_REG_0111_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0111_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_REG_0111_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0111_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_REG_0111_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0111_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_REG_0111_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0111_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_REG_0111_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0111_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_REG_0111_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x111,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0111_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_REG_0112_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0112_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_REG_0112_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0112_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_REG_0112_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0112_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_REG_0112_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0112_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_REG_0112_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0112_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_REG_0112_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0112_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_REG_0112_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_REG_0112_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MIRROR_ADDRr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MIRROR_ADDR_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_RESERVED_MIRROR_ADDR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MIRROR_ADDR_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_RESERVED_MIRROR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MIRROR_ADDR_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_RESERVED_MIRROR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MIRROR_ADDR_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_RESERVED_MIRROR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MIRROR_ADDR_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_RESERVED_MIRROR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MIRROR_ADDR_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_RESERVED_MIRROR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MIRROR_ADDR_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_RESERVED_MIRROR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MIRROR_ADDR_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x85,
        0,
        0,
        2,
        soc_OLP_RESERVED_MIRROR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCDr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCD_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCD_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCD_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCD_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCD_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCD_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCD_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCD_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCD_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCD_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xae,
        0,
        0,
        6,
        soc_OLP_RESERVED_MTCD_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCPr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCP_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCP_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCP_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCP_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCP_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCP_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCP_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCP_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_RESERVED_MTCP_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_64_BITS,
        0,
        17,
        soc_OLP_RESERVED_MTCP_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_0_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x90,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_0_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_1_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x91,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_1_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_2_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x92,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_2_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_RESERVED_SPARE_3_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x93,
        0,
        0,
        1,
        soc_OLP_RESERVED_SPARE_3_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICEr_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x103,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x104,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_ARAD_DSP_SOURCE_DEVICE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_BCM_86650_DSP_SOURCE_DEVICEr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_BCM_86650_DSP_SOURCE_DEVICEr_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_BCM_86650_DSP_SOURCE_DEVICE_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x112,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_BCM_86650_DSP_SOURCE_DEVICE_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIERr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIERr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x101,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x102,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x110,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_OLP_RX_CONFIGS_DSP_IDENTIFIER_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERALr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x105,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OLP_RX_CONFIGS_GENERALr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x105,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x105,
        SOC_REG_FLAG_SIGNAL,
        0,
        2,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x114,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_RX_CONFIGS_GENERAL_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x114,
        0,
        0,
        1,
        soc_OLP_RX_CONFIGS_GENERAL_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_IDr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_SBUS_BROADCAST_ID_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x86,
        0,
        0,
        1,
        soc_OLP_SBUS_BROADCAST_ID_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAINr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_SBUS_LAST_IN_CHAIN_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x87,
        0,
        0,
        1,
        soc_OLP_SBUS_LAST_IN_CHAIN_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_SPECIAL_CLOCK_CONTROLSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0xc1,
        0,
        0,
        1,
        soc_OLP_SPECIAL_CLOCK_CONTROLSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGSr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARADr */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x106,
        SOC_REG_FLAG_SIGNAL,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88675_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_ARAD_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_ARAD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM88270_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM88375_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM88375_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM88470_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM88470_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM88675_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM88680_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x108,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM88690_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x116,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x116,
        0,
        0,
        1,
        soc_OLP_TX_CONFIGS_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM_86650r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x115,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_BCM_86650r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_BCM_86650_BCM88690_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x115,
        0,
        0,
        3,
        soc_OLP_TX_CONFIGS_BCM_86650_BCM88690_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_PETRA_Br */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OLP_TX_CONFIGS_PETRA_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_PETRA_B_BCM88650_B0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OLP_TX_CONFIGS_PETRA_B_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_OLP_TX_CONFIGS_PETRA_B_BCM88660_A0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0,
        0x107,
        SOC_REG_FLAG_SIGNAL,
        0,
        4,
        soc_OLP_TX_CONFIGS_PETRA_B_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16080540,
        SOC_REG_FLAG_64_BITS,
        0,
        10,
        soc_OOBFC_CHANNEL_BASE_64r_fields,
        SOC_RESET_VAL_DEC(0x0f030840, 0x00000070)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006000,
        SOC_REG_FLAG_64_BITS,
        0,
        10,
        soc_OOBFC_CHANNEL_BASE_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0f030840, 0x00000070)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16080540,
        SOC_REG_FLAG_64_BITS,
        0,
        10,
        soc_OOBFC_CHANNEL_BASE_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0c000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006000,
        SOC_REG_FLAG_64_BITS,
        0,
        10,
        soc_OOBFC_CHANNEL_BASE_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0f030840, 0x00000070)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006000,
        SOC_REG_FLAG_64_BITS,
        0,
        10,
        soc_OOBFC_CHANNEL_BASE_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x0d02a580, 0x00000030)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96006000,
        SOC_REG_FLAG_64_BITS,
        0,
        10,
        soc_OOBFC_CHANNEL_BASE_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0f030840, 0x00000070)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006000,
        SOC_REG_FLAG_64_BITS,
        0,
        10,
        soc_OOBFC_CHANNEL_BASE_64_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0d02a580, 0x00000030)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006000,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        12,
        soc_OOBFC_CHANNEL_BASE_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0d230600, 0x00000030)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56965_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006000,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        10,
        soc_OOBFC_CHANNEL_BASE_64_BCM56965_A0r_fields,
        SOC_RESET_VAL_DEC(0x0d230600, 0x00000030)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080050,
        SOC_REG_FLAG_64_BITS,
        0,
        15,
        soc_OOBFC_CHIF_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a000,
        0,
        0,
        7,
        soc_OOBFC_CHIF_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a100,
        0,
        0,
        7,
        soc_OOBFC_CHIF_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a200,
        0,
        0,
        7,
        soc_OOBFC_CHIF_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a300,
        0,
        0,
        7,
        soc_OOBFC_CHIF_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a000,
        0,
        0,
        7,
        soc_OOBFC_CHIF_CFG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG0_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601a000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_OOBFC_CHIF_CFG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG1_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a100,
        0,
        0,
        7,
        soc_OOBFC_CHIF_CFG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG1_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601a100,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_OOBFC_CHIF_CFG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG2_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a200,
        0,
        0,
        7,
        soc_OOBFC_CHIF_CFG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG2_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601a200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_OOBFC_CHIF_CFG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG3_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a300,
        0,
        0,
        7,
        soc_OOBFC_CHIF_CFG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG3_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601a300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_OOBFC_CHIF_CFG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002100,
        0,
        0,
        5,
        soc_OOBFC_CHIF_CFG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002100,
        0,
        0,
        5,
        soc_OOBFC_CHIF_CFG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002100,
        0,
        0,
        5,
        soc_OOBFC_CHIF_CFG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_CHIF_CFG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x9a002100,
        0,
        0,
        5,
        soc_OOBFC_CHIF_CFG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN2r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006600,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ENG_PORT_EN2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN0_64_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN0_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN0_64_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006400,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ENG_PORT_EN0_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006400,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN1_64_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006400,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN1_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN1_64_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006500,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ENG_PORT_EN0_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN2_BCM56870_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006600,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ENG_PORT_EN2_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_29r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006200,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN_29r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_41r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006200,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN_41r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96006200,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16080570,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN_0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_0_64_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16080570,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN_0_64_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16080580,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN_0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_EN_29_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006200,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_EN_29_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL2r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006900,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ENG_PORT_QSEL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006500,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_QSEL0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL0_64_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006500,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_QSEL0_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL0_64_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006700,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ENG_PORT_QSEL0_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006a00,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_QSEL1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL1_64_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006a00,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_QSEL1_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL1_64_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006800,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ENG_PORT_QSEL0_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL2_BCM56870_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006900,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ENG_PORT_QSEL2_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_ENG_PORT_QSEL_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96006300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ENG_PORT_QSEL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_GCSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16080590,
        0,
        0,
        2,
        soc_OOBFC_GCSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_GCS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006400,
        0,
        0,
        2,
        soc_OOBFC_GCS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_GCS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006400,
        0,
        0,
        2,
        soc_OOBFC_GCS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_GCS_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006600,
        0,
        0,
        2,
        soc_OOBFC_GCS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_GCS_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96006400,
        0,
        0,
        2,
        soc_OOBFC_GCS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_GCS_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006600,
        0,
        0,
        2,
        soc_OOBFC_GCS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_GCS_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006a00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_OOBFC_GCS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OOBFC_INGRES_PORT_PG_PORT_ENA_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16080550,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_INGRES_PORT_PG_PORT_ENA_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN2r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ING_PORT_EN2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN0_64_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN0_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN0_64_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006100,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ING_PORT_EN0_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006200,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN1_64_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006200,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN1_64_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN1_64_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006200,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ING_PORT_EN0_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN2_BCM56870_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_ING_PORT_EN2_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_29r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN_29r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_41r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN_41r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96006100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16080550,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN_0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x16080560,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN_0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_ING_PORT_EN_29_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006100,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_ING_PORT_EN_29_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080080,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OOBFC_MSG_CRC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a800,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a900,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00aa00,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00ab00,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a800,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT0_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601a800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT1_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00a900,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT1_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601a900,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT2_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00aa00,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT2_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601aa00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT3_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00ab00,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT3_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601ab00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002200,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002200,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_CRC_CNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x9a002200,
        0,
        0,
        1,
        soc_OOBFC_MSG_CRC_CNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080090,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x220800a0,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_MSG_REG0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x9a002300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002300,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG0_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6012300,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002400,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_MSG_REG1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002400,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002400,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x9a002400,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002400,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_REG1_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6012400,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_MSG_REG0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x9a002600,
        0,
        0,
        1,
        soc_OOBFC_MSG_RX_TOT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00b000,
        0,
        0,
        1,
        soc_ETU_RRFE_WAIT_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00b100,
        0,
        0,
        1,
        soc_ETU_RRFE_WAIT_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00b200,
        0,
        0,
        1,
        soc_ETU_RRFE_WAIT_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00b300,
        0,
        0,
        1,
        soc_ETU_RRFE_WAIT_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT0_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00b000,
        0,
        0,
        1,
        soc_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT0_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601b000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT1_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00b100,
        0,
        0,
        1,
        soc_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT1_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601b100,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT2_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00b200,
        0,
        0,
        1,
        soc_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT2_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601b200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT3_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e00b300,
        0,
        0,
        1,
        soc_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT3_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x601b300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002600,
        0,
        0,
        1,
        soc_OOBFC_MSG_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_MSG_RX_TOT_CNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002600,
        0,
        0,
        1,
        soc_OOBFC_MSG_RX_TOT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_MSG_TX_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96006600,
        0,
        0,
        1,
        soc_OOBFC_MSG_RX_TOT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_MSG_TX_CNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006600,
        0,
        0,
        1,
        soc_OOBFC_MSG_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_MSG_TX_CNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006600,
        0,
        0,
        1,
        soc_OOBFC_MSG_RX_TOT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_MSG_TX_CNT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006800,
        0,
        0,
        1,
        soc_OOBFC_MSG_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_MSG_TX_CNT_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006800,
        0,
        0,
        1,
        soc_OOBFC_MSG_RX_TOT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_MSG_TX_CNT_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006c00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_MSG_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_STSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x160805a0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OOBFC_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_STS_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OOBFC_STS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_STS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OOBFC_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_STS_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OOBFC_STS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_STS_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96006500,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OOBFC_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_STS_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OOBFC_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OOBFC_STS_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006b00,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_OOBFC_STS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_STS_BCM56970_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006b00,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_OOBFC_STS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBFC_TX_IDLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x160805b0,
        0,
        0,
        1,
        soc_OOBFC_TX_IDLEr_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBFC_TX_IDLE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006700,
        0,
        0,
        1,
        soc_OOBFC_TX_IDLE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBFC_TX_IDLE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006700,
        0,
        0,
        1,
        soc_OOBFC_TX_IDLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBFC_TX_IDLE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006900,
        0,
        0,
        1,
        soc_OOBFC_TX_IDLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBFC_TX_IDLE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x96006700,
        0,
        0,
        1,
        soc_OOBFC_TX_IDLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBFC_TX_IDLE_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a006900,
        0,
        0,
        1,
        soc_OOBFC_TX_IDLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBFC_TX_IDLE_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6006d00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_TX_IDLE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OOBFC_TX_MESSAGE_GAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x160805b0,
        0,
        0,
        1,
        soc_OOBFC_TX_MESSAGE_GAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OOBIF_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x220800b0,
        0,
        0,
        6,
        soc_OOBIF_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OOBIF_DEBUG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002500,
        0,
        0,
        4,
        soc_OOBIF_DEBUG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OOBIF_DEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xce002500,
        0,
        0,
        4,
        soc_OOBIF_DEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBIF_DEBUG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002500,
        0,
        0,
        3,
        soc_OOBIF_DEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OOBIF_DEBUG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x9a002500,
        0,
        0,
        4,
        soc_OOBIF_DEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBIF_DEBUG_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002500,
        0,
        0,
        3,
        soc_OOBIF_DEBUG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBIF_DEBUG_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6012500,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_OOBIF_DEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBIF_RX_TESTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e005000,
        0,
        0,
        4,
        soc_OOBIF_RX_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBIF_RX_TEST_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e005000,
        0,
        0,
        4,
        soc_OOBIF_RX_TEST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OOBIF_RX_TEST_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6015000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_OOBIF_RX_TEST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBIF_RX_TEST_BCM56970_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x6015000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_OOBIF_RX_TEST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OOBIF_TX_TESTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a00a600,
        0,
        0,
        2,
        soc_OOBIF_TX_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OOBIF_TX_TEST_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5a00a600,
        0,
        0,
        2,
        soc_OOBIF_TX_TEST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OOBIF_TX_TEST_BCM56960_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x600a600,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_OOBIF_TX_TEST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOBIF_TX_TEST_BCM56970_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x600a600,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_OOBIF_TX_TEST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOB_STATS_MSG_TX_CNTr */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x600ac00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOB_STATS_MSG_TX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OOB_STATS_STSr */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x600ab00,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_OOBFC_STS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOB_STATS_STS_BCM56970_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x600ab00,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_OOBFC_STS_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOB_STATS_TX_IDLEr */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x600ad00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OOBFC_TX_IDLE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OOB_STATS_TX_TESTr */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x600a800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_OOBIF_TX_TEST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OOB_STATS_TX_TEST_BCM56970_A0r */
        soc_block_list[126],
        soc_genreg,
        1,
        0,
        0x600a800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_OOBIF_TX_TEST_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_OPAQUE_TAG_CONFIG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6001e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_OPAQUE_TAG_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_OPAQUE_TAG_CONFIG_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6001f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        4,
        soc_OPAQUE_TAG_CONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OPP_SCHED_CFGr */
        soc_block_list[125],
        soc_pipereg,
        1,
        0,
        0x39840300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_IS_OPP_SCHED_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00094000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OPP_SCHED_CFG_BCM56370_A0r */
        soc_block_list[125],
        soc_pipereg,
        1,
        0,
        0x15840500,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        9,
        soc_IS_OPP_SCHED_CFG_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x09200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OPP_SCHED_CFG_BCM56870_A0r */
        soc_block_list[125],
        soc_pipereg,
        1,
        0,
        0x15840400,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_IS_OPP_SCHED_CFG_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x0010c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OPP_SCHED_CFG_BCM56970_A0r */
        soc_block_list[125],
        soc_pipereg,
        1,
        0,
        0x15840300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        7,
        soc_IS_OPP_SCHED_CFG_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x0008c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_DROP_STATESr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe006c00,
        SOC_REG_FLAG_RO,
        0,
        12,
        soc_OP_BUFFER_DROP_STATESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_PRI0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000a,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_PRI0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_REDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080009,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_REDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080009,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080004,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080009,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000b00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000d00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000b00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000d00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080008,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELLIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000a00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELLI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000a00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELLI_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080004,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080004,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe000c00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x308000c,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080005,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080005,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080005,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000a,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_QENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000e00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_QENTRY_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000e00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_QENTRY_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2e080002,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000200,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000200,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000200,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000200,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2d080002,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000200,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000200,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RED_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_REDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000d,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_REDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000e,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080024,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080089,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008b00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008d00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008b00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008d00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080088,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELLIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008a00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELLI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008a00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELLI_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080024,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080024,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe008800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080088,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080025,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080025,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080025,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308008a,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008e00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_QENTRY_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008e00,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_QENTRY_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2e080006,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2d080006,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOWr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000c,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000d,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080022,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080085,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008800,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008800,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080084,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLI_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080022,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080022,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe008400,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080084,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080023,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080023,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080023,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080086,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008900,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRY_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008900,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRY_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2e080005,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2d080005,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOWr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080008,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080008,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080002,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080005,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000800,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000600,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000800,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080004,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELLIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELLI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000500,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELLI_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080002,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080002,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe000800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080008,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080003,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080003,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080003,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080006,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_QENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000900,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_QENTRY_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000900,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_QENTRY_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2e080001,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000100,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000100,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000100,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000100,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2d080001,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000100,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000100,
        0,
        0,
        1,
        soc_OP_BUFFER_LIMIT_YELLOW_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_MAX_TOTAL_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080048,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_MAX_TOTAL_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_MAX_TOTAL_COUNT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe004800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_MAX_TOTAL_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080020,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080005,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080005,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080041,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe004100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe004300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe004100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe004300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080040,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELLIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe004000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELLI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe004000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELLI_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe004000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080040,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080048,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_QENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe004800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_QENTRY_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe004800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_QENTRY_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2e080003,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2d080003,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_SHARED_COUNT_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080001,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000100,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000300,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000100,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000300,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELLIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELLI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELLI_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe000400,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080004,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080001,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080001,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080002,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_QENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_QENTRY_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe000400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_QENTRY_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUMEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000b,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080020,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080081,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008100,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008300,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008100,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008300,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080080,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELLI_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080020,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe008000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080080,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080021,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080021,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080082,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRY_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe008400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRY_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2e080004,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2d080004,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000400,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2e080000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xba000000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xca000000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2d080000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb6000000,
        0,
        0,
        1,
        soc_OP_BUFFER_SHARED_LIMIT_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080021,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_TOTAL_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080006,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_TOTAL_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080006,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_TOTAL_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_TOTAL_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_TOTAL_COUNT_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe004400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_TOTAL_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080044,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_TOTAL_COUNT_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080011,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_TOTAL_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080011,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_BUFFER_TOTAL_COUNT_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_CPU_QUEUE_BST_STATr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc048000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_CPU_QUEUE_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        66,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_CPU_QUEUE_BST_THRESHOLDr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc04c000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_CPU_QUEUE_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        66,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_CPU_QUEUE_BST_THRESHOLD_PROFILEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xe050000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_CPU_QUEUE_BST_THRESHOLD_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_CPU_QUEUE_BST_TRIGGERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe052000,
        0,
        0,
        1,
        soc_OP_CPU_QUEUE_BST_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_E2ECC_PORT_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000090,
        0,
        0,
        4,
        soc_OP_E2ECC_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_E2ECC_PORT_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xc009000,
        0,
        0,
        4,
        soc_OP_E2ECC_PORT_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        89,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_E2ECC_PORT_CONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xc009000,
        0,
        0,
        4,
        soc_OP_E2ECC_PORT_CONFIG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        96,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_E2ECC_PORT_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xc009000,
        0,
        0,
        4,
        soc_OP_E2ECC_PORT_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        78,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_EP_PORT_MAPPING_TABLE_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe080042,
        0,
        0,
        6,
        soc_FC_DST_PORT_MAPPING_TABLE_0r_fields,
        SOC_RESET_VAL_DEC(0x0c520c41, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_EP_PORT_MAPPING_TABLE_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe080043,
        0,
        0,
        6,
        soc_FC_DST_PORT_MAPPING_TABLE_1r_fields,
        SOC_RESET_VAL_DEC(0x18b52507, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_EP_PORT_MAPPING_TABLE_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe080044,
        0,
        0,
        4,
        soc_FC_DST_PORT_MAPPING_TABLE_2r_fields,
        SOC_RESET_VAL_DEC(0x00083dcd, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_COS_MIN_0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000035,
        0,
        0,
        32,
        soc_OP_EX_PORT_CONFIG_COS_MIN_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        36,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_COS_MIN_1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000036,
        0,
        0,
        32,
        soc_OP_EX_PORT_CONFIG_COS_MIN_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        36,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_COS_MIN_2r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000037,
        0,
        0,
        10,
        soc_OP_EX_PORT_CONFIG_COS_MIN_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300002c,
        0,
        0,
        16,
        soc_OP_EX_PORT_CONFIG_SPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300002d,
        0,
        0,
        16,
        soc_OP_EX_PORT_CONFIG_SPID_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_2r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000030,
        0,
        0,
        16,
        soc_OP_EX_PORT_CONFIG_SPID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_3r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000032,
        0,
        0,
        16,
        soc_OP_EX_PORT_CONFIG_SPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_4r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000034,
        0,
        0,
        10,
        soc_OP_EX_PORT_CONFIG_SPID_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        36,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_QUEUE_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        74,
        0,
        0x3000800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_EX_QUEUE_MIN_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        43,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_QUEUE_RESET_VALUE_CELLr */
        soc_block_list[4],
        soc_portreg,
        74,
        0,
        0x3000b00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OP_EX_QUEUE_RESET_VALUE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        43,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_QUEUE_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        74,
        0,
        0x3000900,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_EX_QUEUE_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        43,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_EX_QUEUE_TOTAL_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        74,
        0,
        0x3000a00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_EX_QUEUE_TOTAL_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        43,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_MCUC_SP_BST_STATr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe063c00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_CPU_QUEUE_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_MCUC_SP_BST_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe063800,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_MCUC_SP_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_MC_SP_BST_STATr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe064400,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_CPU_QUEUE_BST_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_MC_SP_BST_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe064000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_MCUC_SP_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000003,
        0,
        0,
        3,
        soc_OP_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG1_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000028,
        0,
        0,
        1,
        soc_OP_PORT_CONFIG1_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIG1_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xc003000,
        0,
        0,
        1,
        soc_OP_PORT_CONFIG1_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        57,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIGLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000004,
        0,
        0,
        4,
        soc_OP_PORT_CONFIGLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIGUr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000003,
        0,
        0,
        1,
        soc_OP_PORT_CONFIGUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000003,
        0,
        0,
        4,
        soc_OP_PORT_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000008,
        0,
        0,
        4,
        soc_OP_PORT_CONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000008,
        0,
        0,
        4,
        soc_OP_PORT_CONFIG_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xdfffbfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0xc002800,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_PORT_CONFIG_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        57,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x3000020,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_PORT_CONFIG_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000009,
        0,
        0,
        4,
        soc_OP_PORT_CONFIG_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_CONFIG_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000009,
        0,
        0,
        4,
        soc_OP_PORT_CONFIG_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x37ffdfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_BMPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080060,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_BMPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_BMP_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080007,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_BMP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_BMP_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080007,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_BMP_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080016,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_CELL_BMP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080017,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_CELL_BMP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0_64r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080060,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_CELL_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0_64_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe006000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_CELL_BMP0_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080016,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_CELL_BMP0_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1_64r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080064,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_CELL_BMP1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080017,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_CELL_BMP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080018,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_PACKET_BMP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080019,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_PACKET_BMP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP0_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080018,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_PACKET_BMP0_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP1_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080019,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_DROP_STATE_PACKET_BMP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005b4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005b5,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005b1,
        0,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005b3,
        0,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005b0,
        0,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005b2,
        0,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_COLOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x3000038,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_PORT_LIMIT_COLOR_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_COLOR_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0xc003800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_PORT_LIMIT_COLOR_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        57,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_PRI0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30000c4,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_PRI0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_REDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30000c3,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_REDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30000c3,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RED_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000c,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RED_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000c,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RED_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000c,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RED_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000d,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000d,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RED_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RED_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000d,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RED_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_COLOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x3000090,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_PORT_LIMIT_COLOR_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_COLOR_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0xc009000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_PORT_LIMIT_COLOR_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        57,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000028,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RESUME_RED_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000562,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RESUME_RED_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000029,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RESUME_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000563,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RESUME_RED_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000026,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RESUME_YELLOW_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000560,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000027,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RESUME_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000561,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOWr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30000c2,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_YELLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30000c2,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_YELLOW_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000a,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_YELLOW_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000a,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_YELLOW_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000a,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_YELLOW_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000b,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000b,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_YELLOW_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300000b,
        0,
        0,
        1,
        soc_OP_PORT_LIMIT_YELLOW_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe006800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_MC_RED_DROP_STATE_CELL_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe006400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_MC_YELLOW_DROP_STATE_CELL_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005f4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005f5,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_REDIRECT_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005f1,
        0,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005f3,
        0,
        0,
        1,
        soc_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_DISC_SET_THD_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005f0,
        0,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30005f2,
        0,
        0,
        1,
        soc_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_XQ_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x300061a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_REDIRECT_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000619,
        0,
        0,
        1,
        soc_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000618,
        0,
        0,
        1,
        soc_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        20,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000022,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30000c0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30000c0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_SHARED_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000012,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000012,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_SHARED_COUNT_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0xc005000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_SHARED_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        57,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x3000050,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_SHARED_COUNT_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000013,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_SHARED_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_SHARED_COUNT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000013,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_SHARED_COUNT_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000023,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_TOTAL_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30000c1,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_TOTAL_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x30000c1,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_TOTAL_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_TOTAL_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_TOTAL_COUNT_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xc005800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_TOTAL_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        57,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000015,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_TOTAL_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_PORT_TOTAL_COUNT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000015,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_TOTAL_COUNT_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000010,
        SOC_REG_FLAG_ARRAY,
        0,
        5,
        soc_OP_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000080,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_QUEUE_CONFIG1_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000080,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000080,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_QUEUE_CONFIG1_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56634_B0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000080,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_CELL_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc014000,
        SOC_REG_FLAG_ARRAY,
        0,
        7,
        soc_OP_QUEUE_CONFIG1_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000140,
        SOC_REG_FLAG_ARRAY,
        0,
        7,
        soc_OP_QUEUE_CONFIG1_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000100,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_QUEUE_CONFIG1_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000100,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000100,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_QUEUE_CONFIG1_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_PACKET_BCM56634_B0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000100,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_PACKET_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e080017,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba001700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba001700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6001700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6001700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2001700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2001700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca002700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca002700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca001700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c08001f,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b08001f,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d08001f,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG1_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIGLr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000060,
        SOC_REG_FLAG_ARRAY,
        0,
        7,
        soc_OP_QUEUE_CONFIGLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIGUr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000040,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_CONFIGUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        32,
        0,
        0x3000040,
        SOC_REG_FLAG_ARRAY,
        0,
        7,
        soc_OP_QUEUE_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000040,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_OP_QUEUE_CONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000040,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_OP_QUEUE_CONFIG_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xdfffbfff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000040,
        SOC_REG_FLAG_ARRAY,
        0,
        5,
        soc_OP_QUEUE_CONFIG_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc010000,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000100,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30000c0,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_OP_QUEUE_CONFIG_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30000c0,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_OP_QUEUE_CONFIG_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x37ffdfff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30000c0,
        SOC_REG_FLAG_ARRAY,
        0,
        5,
        soc_OP_QUEUE_CONFIG_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e08000f,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba000f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba000f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6000f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6000f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2000f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2000f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca001700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca001700,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca000f00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c080013,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2001300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2001300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b080013,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae001300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae001300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d080013,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6001300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6001300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_OP_QUEUE_CONFIG_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3000580,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3000590,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x30005a0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x30005a8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3000588,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3000598,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_COLOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000180,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_PORT_LIMIT_COLOR_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        38,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_COLOR_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc018000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_PORT_LIMIT_COLOR_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        62,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_PRI0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000280,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_PRI0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_REDr */
        soc_block_list[4],
        soc_portreg,
        32,
        0,
        0x3000240,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_REDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000240,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30001c0,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30001c0,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30001c0,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e080027,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba002700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba002700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6002700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6002700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2002700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2002700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca004700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca004700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca002700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c080037,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b080037,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d080037,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RED_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000500,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30004c0,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc044000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000440,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        38,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000540,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000500,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOWr */
        soc_block_list[4],
        soc_portreg,
        32,
        0,
        0x3000200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000140,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff8, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000140,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff8, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000140,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000180,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffc, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000180,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001ffc, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000180,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e08001f,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca001f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c08002b,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2002b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2002b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b08002b,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae002b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae002b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d08002b,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6002b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6002b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_LIMIT_YELLOW_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNTr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000030,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        32,
        0,
        0x3000100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000100,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_OP_QUEUE_MIN_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30002c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30002c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30002c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc024000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000240,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_EX_QUEUE_MIN_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e080047,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba004700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba004700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6004700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6004700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2004700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2004700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca008700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca008700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca004700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c080067,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2006700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2006700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b080067,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae006700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae006700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d080067,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6006700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6006700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_MIN_COUNT_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_CONFIG_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x30005c0,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_CONFIG_PACKETr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x30005d0,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_OP_QUEUE_REDIRECT_CONFIG_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x30005e0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x30005e8,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_REDIRECT_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x30005c8,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x30005d8,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3000600,
        SOC_REG_FLAG_ARRAY,
        0,
        4,
        soc_OP_QUEUE_REDIRECT_CONFIG_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3000610,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_REDIRECT_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x3000608,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        14,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSETr */
        soc_block_list[4],
        soc_portreg,
        32,
        0,
        0x3000080,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff0, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000080,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff0, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000240,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007ff0, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000240,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff0, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000240,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc020000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000280,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ffc, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000280,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000ffc, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000280,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_PACKET_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e08003f,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba003f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba003f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6003f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6003f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2003f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2003f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca007700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca007700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca003f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c08005b,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2005b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2005b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b08005b,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae005b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae005b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d08005b,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6005b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6005b00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_RED_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e08002f,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba002f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba002f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6002f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6002f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2002f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2002f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca005700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca005700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca002f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c080043,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2004300,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2004300,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b080043,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae004300,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae004300,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d080043,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6004300,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6004300,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e080037,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca006700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca006700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca003700,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c08004f,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2004f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2004f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b08004f,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae004f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae004f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d08004f,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6004f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6004f00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUEr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000070,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_OP_QUEUE_RESET_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        32,
        0,
        0x30001c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x30001c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000440,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000440,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007bfff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000440,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc03c000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OP_QUEUE_RESET_VALUE_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30003c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OP_QUEUE_RESET_VALUE_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000480,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007bfff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000480,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00079fff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000480,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007bfff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e08005f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba005f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba005f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6005f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6005f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2005f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2005f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca00b700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca00b700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca005f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c08008b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2008b00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2008b00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b08008b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae008b00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae008b00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDOEMA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d08008b,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6008b00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6008b00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        5,
        soc_OP_QUEUE_RESET_VALUE_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNTr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000040,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        32,
        0,
        0x3000140,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000140,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000340,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000340,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000340,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc02c000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30002c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_EX_QUEUE_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000380,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000380,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000380,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e08004f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba004f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba004f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6004f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6004f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2004f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2004f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca009700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca009700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca004f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c080073,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2007300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2007300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b080073,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae007300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae007300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d080073,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6007300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6007300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_SHARED_COUNT_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNTr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000050,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        32,
        0,
        0x3000180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        9,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000180,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        49,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30003c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30003c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_CELL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x30003c0,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0xc034000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        62,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000340,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_EX_QUEUE_TOTAL_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        38,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_PACKETr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x3000400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        12,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDOEMAr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x2e080057,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDOEMA_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba005700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDOEMA_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDOEMA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xba005700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6005700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc6005700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEIr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2005700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xc2005700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEQr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca00a700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORDEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xca00a700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORDEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xca005700,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORDEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEEr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2c08007f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORQEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2007f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORDEE_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb2007f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORDEEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEIr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2b08007f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae007f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORDEIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xae007f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDOEMAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEQr */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0x2d08007f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORQEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6007f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORQEQ_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        12,
        0,
        0xb6007f00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_QUEUE_TOTAL_COUNT_THDORQEQ_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x3080030,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x3080540,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xe00a000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x30800a0,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x3080038,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OP_RESUME_OFFSET_COLOR_PACKET_PROFILE_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x3080550,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_RESUME_OFFSET_COLOR_PACKET_PROFILE_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_SP_BST_THRESHOLD_SELr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe065100,
        0,
        0,
        8,
        soc_OP_SP_BST_THRESHOLD_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_THDU_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xaa001200,
        0,
        0,
        6,
        soc_OP_THDU_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_OP_THDU_CONFIG_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xaa001200,
        0,
        0,
        6,
        soc_OP_THDU_CONFIG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_THDU_CONFIG_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x3a001200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        6,
        soc_OP_THDU_CONFIG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OP_THR_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080002,
        0,
        0,
        5,
        soc_OP_THR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe001200,
        0,
        0,
        3,
        soc_OP_THR_CONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe001200,
        0,
        0,
        12,
        soc_OP_THR_CONFIG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080012,
        0,
        0,
        3,
        soc_OP_THR_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe001200,
        0,
        0,
        3,
        soc_OP_THR_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080007,
        0,
        0,
        3,
        soc_OP_THR_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080007,
        0,
        0,
        3,
        soc_OP_THR_CONFIG_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe001200,
        0,
        0,
        5,
        soc_OP_THR_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080002,
        0,
        0,
        6,
        soc_OP_THR_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080012,
        0,
        0,
        7,
        soc_OP_THR_CONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080002,
        0,
        0,
        2,
        soc_OP_THR_CONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_THR_CONFIG_PLUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080013,
        0,
        0,
        4,
        soc_OP_THR_CONFIG_PLUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_THR_CONFIG_PLUS_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe001300,
        0,
        0,
        4,
        soc_OP_THR_CONFIG_PLUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_PORT_BST_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xe063000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_UC_PORT_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_OP_UC_PORT_BST_THRESHOLD_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xaa083000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_PORT_BST_THRESHOLD_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xaa083000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_BST_THRESHOLD_BCM56870_A0r */
        soc_block_list[124],
        soc_xpereg,
        8,
        0,
        0x3a883000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OP_UC_PORT_BST_THRESHOLD_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        8,
        0,
        0x3a883000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_BST_THRESHOLD_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        8,
        0,
        0x3a883000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_CONFIG1_CELLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x3000029,
        0,
        0,
        12,
        soc_OP_UC_PORT_CONFIG1_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_CONFIG_CELLr */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x3000024,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_PORT_CONFIG_CELL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe061000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39861000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_CELL_BMP0_64r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x3080068,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_CELL_BMP0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_CELL_BMP1_64r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x308006c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_CELL_BMP1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_SPLIT0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39861000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_SPLIT1r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39862000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_SPLIT0_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39861000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39862000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_SPLIT1_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39862000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_SPLIT1_XPE0_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39862000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_Xr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa061000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_Xr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_X0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa061000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_X1r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa061800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_X1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39861000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_XPE1r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39861000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_XPE2r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39861000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_XPE3r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39861000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_PORT_DROP_STATE_Yr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa061800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_Xr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_LIMIT_COLOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x300003c,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_UC_PORT_LIMIT_COLOR_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x3000094,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_UC_PORT_LIMIT_COLOR_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe061800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39863000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_SPLIT0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39865000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_SPLIT1r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39866000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_SPLIT0_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39865000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_SPLIT1_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39866000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_SPLIT1_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39866000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_SPLIT1_XPE0_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39866000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_Xr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa063000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_Xr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_X0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa063000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_X1r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa063800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_X1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39863000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_XPE1r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39863000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_XPE2r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39863000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_XPE3r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39863000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_PORT_RED_DROP_STATE_Yr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa063800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_Xr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_PORT_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x3000054,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe061400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39862000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_SPLIT0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39863000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_SPLIT1r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39864000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_SPLIT0_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39863000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_SPLIT1_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39864000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_SPLIT1_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39864000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_SPLIT1_XPE0_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39864000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_Xr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa062000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_Xr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_X0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa062000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_X1r */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa062800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_X1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39862000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_XPE1r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39862000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_XPE2r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39862000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_XPE3r */
        soc_block_list[124],
        soc_pipereg,
        4,
        0,
        0x39862000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_PORT_YELLOW_DROP_STATE_Yr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xaa062800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_Xr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_BST_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xe062800,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_UC_PORT_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_OP_UC_QGROUP_BST_THRESHOLD_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xaa082800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_BST_THRESHOLD_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xaa082800,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_BST_THRESHOLD_BCM56870_A0r */
        soc_block_list[124],
        soc_xpereg,
        8,
        0,
        0x3a882800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_BST_THRESHOLD_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        8,
        0,
        0x3a882800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_BST_THRESHOLD_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        8,
        0,
        0x3a882800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe060000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39850000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_SPLIT0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39850000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_SPLIT1r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39851000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_SPLIT0_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39850000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_SPLIT1_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39851000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_SPLIT1_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39851000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_SPLIT1_XPE0_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39851000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_Xr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xaa050000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39850000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_XPE1r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39850000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_XPE2r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39850000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_XPE3r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39850000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_DROP_STATE_Yr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xaa051000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe060800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39854000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_SPLIT0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39854000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_SPLIT1r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39855000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_SPLIT0_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39854000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_SPLIT1_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39855000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_SPLIT1_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39855000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_SPLIT1_XPE0_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39855000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_Xr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xaa054000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39854000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_XPE1r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39854000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_XPE2r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39854000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_XPE3r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39854000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_RED_DROP_STATE_Yr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xaa055000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0xe060400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39852000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_SPLIT0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39852000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_SPLIT1r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39853000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_SPLIT0_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39852000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_SPLIT1_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39853000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_SPLIT1_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39853000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_SPLIT1_XPE0_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39853000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_SPLIT1_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_Xr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xaa052000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39852000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_XPE1r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39852000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_XPE2r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39852000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_XPE3r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x39852000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_DROP_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QGROUP_YELLOW_DROP_STATE_Yr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xaa053000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_BST_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xe062000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OP_UC_PORT_BST_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_OP_UC_QUEUE_BST_THRESHOLD_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xaa082000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_BST_THRESHOLD_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0xaa082000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_BST_THRESHOLD_BCM56870_A0r */
        soc_block_list[124],
        soc_xpereg,
        8,
        0,
        0x3a882000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_BST_THRESHOLD_BCM56960_A0r */
        soc_block_list[124],
        soc_xpereg,
        8,
        0,
        0x3a882000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_BST_THRESHOLD_BCM56970_A0r */
        soc_block_list[124],
        soc_xpereg,
        8,
        0,
        0x3a882000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_PORT_BST_THRESHOLD_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xe054000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        20,
        0,
        0x39810000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_BCM56870_A0r */
        soc_block_list[124],
        soc_pipereg,
        11,
        0,
        0x39810000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39810000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_Xr */
        soc_block_list[4],
        soc_genreg,
        24,
        0,
        0xaa010000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39810000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_XPE1r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39810000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_XPE2r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39810000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_XPE3r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39810000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_XPE0_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        20,
        0,
        0x39810000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_XPE0_BCM56870_A0r */
        soc_block_list[124],
        soc_pipereg,
        11,
        0,
        0x39810000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_DROP_STATE_Yr */
        soc_block_list[4],
        soc_genreg,
        24,
        0,
        0xaa018000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_QUEUE_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000280,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_EX_QUEUE_MIN_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        44,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xe05c000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        20,
        0,
        0x39830000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_BCM56870_A0r */
        soc_block_list[124],
        soc_pipereg,
        11,
        0,
        0x39830000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39830000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_Xr */
        soc_block_list[4],
        soc_genreg,
        24,
        0,
        0xaa030000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39830000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_XPE1r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39830000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_XPE2r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39830000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_XPE3r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39830000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_XPE0_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        20,
        0,
        0x39830000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_XPE0_BCM56870_A0r */
        soc_block_list[124],
        soc_pipereg,
        11,
        0,
        0x39830000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RED_DROP_STATE_Yr */
        soc_block_list[4],
        soc_genreg,
        24,
        0,
        0xaa038000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_QUEUE_RESET_VALUE_CELLr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000400,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        4,
        soc_OP_EX_QUEUE_RESET_VALUE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        44,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_QUEUE_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000300,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_EX_QUEUE_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        44,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_UC_QUEUE_TOTAL_COUNT_CELLr */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x3000380,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_EX_QUEUE_TOTAL_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        44,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATEr */
        soc_block_list[4],
        soc_genreg,
        16,
        0,
        0xe058000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        20,
        0,
        0x39820000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_BCM56870_A0r */
        soc_block_list[124],
        soc_pipereg,
        11,
        0,
        0x39820000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39820000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_Xr */
        soc_block_list[4],
        soc_genreg,
        24,
        0,
        0xaa020000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_XPE0r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39820000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_XPE1r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39820000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_XPE2r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39820000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_XPE3r */
        soc_block_list[124],
        soc_pipereg,
        6,
        0,
        0x39820000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_XPE0_BCM56370_A0r */
        soc_block_list[124],
        soc_pipereg,
        20,
        0,
        0x39820000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_XPE0_BCM56870_A0r */
        soc_block_list[124],
        soc_pipereg,
        11,
        0,
        0x39820000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QUEUE_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_OP_UC_QUEUE_YELLOW_DROP_STATE_Yr */
        soc_block_list[4],
        soc_genreg,
        24,
        0,
        0xaa028000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_UC_QGROUP_DROP_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_VOQ_MOP1B_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080015,
        0,
        0,
        8,
        soc_OP_VOQ_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OP_VOQ_PORT_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080014,
        0,
        0,
        8,
        soc_OP_VOQ_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_OSC_ENr */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0,
        0x1800f390,
        0,
        0,
        2,
        soc_OSC_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OTPC_2_CONTROLr */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x200d200,
        0,
        0,
        2,
        soc_OTPC_2_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OTPC_2_KEY0r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x200ce00,
        0,
        0,
        1,
        soc_OTPC_2_KEY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OTPC_2_KEY1r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x200cf00,
        0,
        0,
        1,
        soc_OTPC_2_KEY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OTPC_2_KEY2r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x200d000,
        0,
        0,
        1,
        soc_OTPC_2_KEY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OTPC_2_KEY3r */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x200d100,
        0,
        0,
        1,
        soc_OTPC_2_KEY0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_OTPC_2_STATUSr */
        soc_block_list[82],
        soc_genreg,
        1,
        0,
        0x200d300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_OTPC_2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OTPC_CMD_STARTr */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        2,
        soc_OTPC_CMD_STARTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CNTRL_0r */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        20,
        soc_OTPC_CNTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CNTRL_1r */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        8,
        soc_OTPC_CNTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OTPC_COMMANDr */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_OTPC_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CPUADDR_REGr */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        2,
        soc_OTPC_CPUADDR_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OTPC_CPUADDR_REG_BCM53400_A0r */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        2,
        soc_OTPC_CPUADDR_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CPU_DATAr */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OTPC_CPU_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OTPC_CPU_DATA_BCM53400_A0r */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OTPC_CPU_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CPU_STATUSr */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        17,
        soc_OTPC_CPU_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OTPC_CPU_STATUS_BCM53400_A0r */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OTPC_CPU_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_CPU_WRITE_REGr */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2022c00,
        0,
        0,
        1,
        soc_OTPC_CPU_WRITE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OTPC_CPU_WRITE_REG_BCM53400_A0r */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2022c00,
        0,
        0,
        1,
        soc_OTPC_CPU_WRITE_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_MODE_REGr */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        3,
        soc_OTPC_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OTPC_MODE_REG_BCM53400_A0r */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        4,
        soc_OTPC_MODE_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_OTPC_SOFT_RESET_CNTRLr */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        2,
        soc_OTPC_SOFT_RESET_CNTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_OTPC_SOFT_RESET_CNTRL_BCM53400_A0r */
        soc_block_list[122],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        2,
        soc_OTPC_SOFT_RESET_CNTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_OUTER_L2_FOR_IFP_AND_TRUNKr */
        soc_block_list[115],
        soc_genreg,
        1,
        0,
        0x2002500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        1,
        soc_OUTER_L2_FOR_IFP_AND_TRUNKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OUTER_TPID_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000e00,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OUTER_TPID_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000f00,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OUTER_TPID_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001000,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_OUTER_TPID_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001100,
        0,
        0,
        1,
        soc_EGR_LOOPBACK_PORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OUTER_TPID_0_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000e00,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OUTER_TPID_1_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000f00,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OUTER_TPID_2_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001000,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_OUTER_TPID_3_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2001100,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x6080040,
        0,
        0,
        1,
        soc_OUTPUT_PORT_RX_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080074,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OUTPUT_PORT_RX_ENABLE0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE0_64_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe007400,
        SOC_REG_FLAG_64_BITS,
        0,
        1,
        soc_OUTPUT_PORT_RX_ENABLE0_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x3080075,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OUTPUT_PORT_RX_ENABLE1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308001b,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OUTPUT_PORT_RX_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_64_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308001b,
        SOC_REG_FLAG_64_BITS,
        0,
        3,
        soc_OUTPUT_PORT_RX_ENABLE_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308001b,
        0,
        0,
        1,
        soc_OUTPUT_PORT_RX_ENABLE_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x6080090,
        0,
        0,
        1,
        soc_OUTPUT_PORT_RX_ENABLE_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x6080090,
        0,
        0,
        1,
        soc_OUTPUT_PORT_RX_ENABLE_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_OVERLAY_MODEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x8080071,
        0,
        0,
        1,
        soc_OVERLAY_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_OVF_L2_HITDA_ONLYr */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x1e001100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OVF_L2_HITDA_ONLYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_OVF_L2_HITDA_ONLY_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        2,
        0,
        0x1e001500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OVF_L2_HITDA_ONLYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_OVF_L2_HITSA_ONLYr */
        soc_block_list[5],
        soc_genreg,
        4,
        0,
        0x1e000d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OVF_L2_HITSA_ONLYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_OVF_L2_HITSA_ONLY_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0,
        0x1e001100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_OVF_L2_HITSA_ONLYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ADDRESS_RANGE_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080014,
        0,
        0,
        3,
        soc_OVQ_ADDRESS_RANGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ADDRESS_RANGE_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080018,
        0,
        0,
        3,
        soc_OVQ_ADDRESS_RANGE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ADDRESS_RANGE_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f08001c,
        0,
        0,
        3,
        soc_OVQ_ADDRESS_RANGE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ADDRESS_RANGE_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080020,
        0,
        0,
        3,
        soc_OVQ_ADDRESS_RANGE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_BLOCK_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f08000f,
        0,
        0,
        4,
        soc_OVQ_BLOCK_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_BLOCK_COUNTER_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e000f00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OVQ_BLOCK_COUNTER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_BUBBLE_SIZE_REGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080011,
        0,
        0,
        2,
        soc_OVQ_BUBBLE_SIZE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_BUBBLE_SIZE_REG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e001100,
        0,
        0,
        2,
        soc_OVQ_BUBBLE_SIZE_REG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_BUBBLE_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080010,
        0,
        0,
        2,
        soc_OVQ_BUBBLE_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_BUBBLE_THRESHOLD_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e001000,
        0,
        0,
        2,
        soc_OVQ_BUBBLE_THRESHOLD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DFTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080024,
        0,
        0,
        4,
        soc_OVQ_DFTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DFT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e002000,
        0,
        0,
        4,
        soc_OVQ_DFT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DISTRIBUTOR_DFTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080025,
        0,
        0,
        3,
        soc_OVQ_DISTRIBUTOR_DFTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DISTRIBUTOR_DFT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e002400,
        0,
        0,
        3,
        soc_OVQ_DISTRIBUTOR_DFT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080004,
        0,
        0,
        1,
        soc_OVQ_DROP_THRESHOLD0r_fields,
        SOC_RESET_VAL_DEC(0x00002ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e000400,
        0,
        0,
        1,
        soc_OVQ_DROP_THRESHOLD0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD_REGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080009,
        0,
        0,
        2,
        soc_OVQ_DROP_THRESHOLD_REGr_fields,
        SOC_RESET_VAL_DEC(0x00003f7f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD_REG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e000900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OVQ_DROP_THRESHOLD_REG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f7f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD_RESET_LIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f08000c,
        0,
        0,
        1,
        soc_OVQ_DROP_THRESHOLD_RESET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_DROP_THRESHOLD_RESET_LIMIT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e000c00,
        0,
        0,
        1,
        soc_OVQ_DROP_THRESHOLD_RESET_LIMIT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_ECC_BITMAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080038,
        SOC_REG_FLAG_64_BITS,
        0,
        11,
        soc_OVQ_ECC_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_ECC_BITMAP_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e015000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        0,
        11,
        soc_OVQ_ECC_BITMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_FLOWCONTROL_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f08000e,
        0,
        0,
        1,
        soc_OVQ_FLOWCONTROL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_FLOWCONTROL_COUNTER_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e010000,
        0,
        0,
        1,
        soc_OVQ_FLOWCONTROL_COUNTER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_FLOWCONTROL_THRESHOLDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080008,
        0,
        0,
        3,
        soc_OVQ_FLOWCONTROL_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0bffefff, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_FLOWCONTROL_THRESHOLD_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e000800,
        0,
        0,
        3,
        soc_OVQ_FLOWCONTROL_THRESHOLD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x03fff000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_LINKED_LIST_REGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080031,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OVQ_LINKED_LIST_REGr_fields,
        SOC_RESET_VAL_DEC(0x00fff02f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_LINKED_LIST_REG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e012000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_OVQ_LINKED_LIST_REG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00fff031, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_LINKED_LIST_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080002,
        0,
        0,
        1,
        soc_OVQ_LINKED_LIST_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_LINKED_LIST_SELECT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e000200,
        0,
        0,
        1,
        soc_OVQ_LINKED_LIST_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_LINKED_NEXTPTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f08000d,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OVQ_LINKED_NEXTPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_LINKED_NEXTPTR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e000d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OVQ_LINKED_NEXTPTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_LINKED_REGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080006,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OVQ_LINKED_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_LINKED_REG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e000600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OVQ_LINKED_REG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_MCQ_CREDITSr */
        soc_block_list[4],
        soc_portreg,
        5,
        0,
        0x1f000040,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OVQ_MCQ_CREDITSr_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        48,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_MCQ_CREDITS_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x7c100000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_OVQ_MCQ_CREDITS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        64,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_MCQ_STATEr */
        soc_block_list[4],
        soc_portreg,
        5,
        0,
        0x1f000050,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OVQ_MCQ_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        48,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_MCQ_STATE_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x7c110000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_OVQ_MCQ_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        64,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_SCANNER_MAX_POINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080030,
        0,
        0,
        2,
        soc_OVQ_SCANNER_MAX_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_SCANNER_MAX_POINTER_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e011000,
        0,
        0,
        2,
        soc_OVQ_SCANNER_MAX_POINTER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_OVQ_SCANNER_POINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1f080029,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OVQ_SCANNER_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_OVQ_SCANNER_POINTER_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7e006000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_OVQ_SCANNER_POINTER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OVR_SUB_GRP0_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x39841400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OVR_SUB_GRP1_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x39842000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OVR_SUB_GRP2_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x39842c00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OVR_SUB_GRP3_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x39843800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OVR_SUB_GRP4_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x39844400,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OVR_SUB_GRP5_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x39845000,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OVR_SUB_GRP6_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x39845c00,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OVR_SUB_GRP7_TBLr */
        soc_block_list[125],
        soc_pipereg,
        12,
        0,
        0x39846800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_IS_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_OVR_SUB_GRP_CFGr */
        soc_block_list[125],
        soc_pipereg,
        8,
        0,
        0x39840800,
        SOC_REG_FLAG_ARRAY |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_IS_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

