Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 15 14:24:58 2023
| Host         : DESKTOP-9B29274 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RCA_4_timing_summary_routed.rpt -pb RCA_4_timing_summary_routed.pb -rpx RCA_4_timing_summary_routed.rpx -warn_on_violation
| Design       : RCA_4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            C_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.675ns  (logic 3.983ns (31.420%)  route 8.693ns (68.580%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  A0_IBUF_inst/O
                         net (fo=4, routed)           1.582     2.530    A0_IBUF
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.124     2.654 r  S3_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.484     3.138    FA2_C
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.118     3.256 r  C_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.627     9.882    C_OUT_OBUF
    V7                   OBUF (Prop_obuf_I_O)         2.793    12.675 r  C_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.675    C_OUT
    V7                                                                r  C_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            S3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.197ns  (logic 3.825ns (31.358%)  route 8.372ns (68.642%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  A0_IBUF_inst/O
                         net (fo=4, routed)           1.582     2.530    A0_IBUF
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.124     2.654 r  S3_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.484     3.138    FA2_C
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.124     3.262 r  S3_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.306     9.568    S3_OBUF
    V8                   OBUF (Prop_obuf_I_O)         2.629    12.197 r  S3_OBUF_inst/O
                         net (fo=0)                   0.000    12.197    S3
    V8                                                                r  S3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            S1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.774ns  (logic 3.644ns (30.949%)  route 8.130ns (69.051%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    C16                  IBUF (Prop_ibuf_I_O)         0.922     0.922 r  B1_IBUF_inst/O
                         net (fo=3, routed)           1.785     2.708    B1_IBUF
    SLICE_X1Y112         LUT4 (Prop_lut4_I3_O)        0.124     2.832 r  S1_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.345     9.176    S1_OBUF
    V5                   OBUF (Prop_obuf_I_O)         2.597    11.774 r  S1_OBUF_inst/O
                         net (fo=0)                   0.000    11.774    S1
    V5                                                                r  S1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0
                            (input port)
  Destination:            S0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.734ns  (logic 3.878ns (33.049%)  route 7.856ns (66.951%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  B0 (IN)
                         net (fo=0)                   0.000     0.000    B0
    B16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  B0_IBUF_inst/O
                         net (fo=4, routed)           1.243     2.176    B0_IBUF
    SLICE_X1Y112         LUT2 (Prop_lut2_I0_O)        0.118     2.294 r  S0_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.613     8.907    S0_OBUF
    U7                   OBUF (Prop_obuf_I_O)         2.826    11.734 r  S0_OBUF_inst/O
                         net (fo=0)                   0.000    11.734    S0
    U7                                                                r  S0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            S2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.611ns  (logic 3.659ns (31.517%)  route 7.951ns (68.483%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    C16                  IBUF (Prop_ibuf_I_O)         0.922     0.922 r  B1_IBUF_inst/O
                         net (fo=3, routed)           1.754     2.676    B1_IBUF
    SLICE_X0Y112         LUT6 (Prop_lut6_I1_O)        0.124     2.800 r  S2_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.197     8.998    S2_OBUF
    U5                   OBUF (Prop_obuf_I_O)         2.613    11.611 r  S2_OBUF_inst/O
                         net (fo=0)                   0.000    11.611    S2
    U5                                                                r  S2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1
                            (input port)
  Destination:            S2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.221ns  (logic 1.345ns (31.870%)  route 2.876ns (68.130%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  A1 (IN)
                         net (fo=0)                   0.000     0.000    A1
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  A1_IBUF_inst/O
                         net (fo=3, routed)           0.421     0.592    A1_IBUF
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.045     0.637 r  S2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.454     3.091    S2_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.130     4.221 r  S2_OBUF_inst/O
                         net (fo=0)                   0.000     4.221    S2
    U5                                                                r  S2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1
                            (input port)
  Destination:            S1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.237ns  (logic 1.330ns (31.388%)  route 2.907ns (68.612%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  A1 (IN)
                         net (fo=0)                   0.000     0.000    A1
    B18                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  A1_IBUF_inst/O
                         net (fo=3, routed)           0.419     0.590    A1_IBUF
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.045     0.635 r  S1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.488     3.122    S1_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.115     4.237 r  S1_OBUF_inst/O
                         net (fo=0)                   0.000     4.237    S1
    V5                                                                r  S1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3
                            (input port)
  Destination:            S3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.368ns  (logic 1.353ns (30.974%)  route 3.015ns (69.026%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  A3 (IN)
                         net (fo=0)                   0.000     0.000    A3
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  A3_IBUF_inst/O
                         net (fo=2, routed)           0.560     0.723    A3_IBUF
    SLICE_X0Y112         LUT3 (Prop_lut3_I1_O)        0.045     0.768 r  S3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.455     3.223    S3_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.145     4.368 r  S3_OBUF_inst/O
                         net (fo=0)                   0.000     4.368    S3
    V8                                                                r  S3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A3
                            (input port)
  Destination:            C_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.573ns  (logic 1.378ns (30.140%)  route 3.195ns (69.860%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  A3 (IN)
                         net (fo=0)                   0.000     0.000    A3
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  A3_IBUF_inst/O
                         net (fo=2, routed)           0.560     0.723    A3_IBUF
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.046     0.769 r  C_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.635     3.403    C_OUT_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.170     4.573 r  C_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     4.573    C_OUT
    V7                                                                r  C_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A0
                            (input port)
  Destination:            S0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.575ns  (logic 1.426ns (31.175%)  route 3.149ns (68.825%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  A0 (IN)
                         net (fo=0)                   0.000     0.000    A0
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  A0_IBUF_inst/O
                         net (fo=4, routed)           0.438     0.615    A0_IBUF
    SLICE_X1Y112         LUT2 (Prop_lut2_I1_O)        0.046     0.661 r  S0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.711     3.372    S0_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.203     4.575 r  S0_OBUF_inst/O
                         net (fo=0)                   0.000     4.575    S0
    U7                                                                r  S0 (OUT)
  -------------------------------------------------------------------    -------------------





