function ctrl=elabMinResRX2FFT_CTRL(this,topNet,dataRate,blockInfo,...
    dIn_re,dIn_im,din_vld,...
    btfOut1_re,btfOut1_im,btfOut2_re,btfOut2_im,btfOutVld,...
    softReset,...
    dMem1_re,dMem1_im,dMem2_re,dMem2_im,...
    wrEnb1,wrEnb2,wrEnb3,rdEnb1,rdEnb2,rdEnb3,...
    btfInVld,vldOut,stage,rdy,initIC,unLoadPhase)%#ok<INUSL>







    FFTLENGTH=blockInfo.FFTLength;
    BITREVIN=blockInfo.BitReversedInput;
    BITREVOUT=blockInfo.BitReversedOutput;

    InportNames={dIn_re.Name,dIn_im.Name,din_vld.Name,btfOut1_re.Name,btfOut1_im.Name,btfOut2_re.Name,btfOut2_im.Name,btfOutVld.Name,softReset.Name};
    InportTypes=[dIn_re.Type,dIn_im.Type,din_vld.Type,btfOut1_re.Type,btfOut1_im.Type,btfOut2_re.Type,btfOut2_im.Type,btfOutVld.Type,softReset.Type];
    InportRates=[dataRate;dataRate;dataRate;dataRate;dataRate;dataRate;dataRate;dataRate;dataRate];

    OutportNames={dMem1_re.Name,dMem1_im.Name,dMem2_re.Name,dMem2_im.Name,...
    wrEnb1.Name,wrEnb2.Name,wrEnb3.Name,rdEnb1.Name,rdEnb2.Name,rdEnb3.Name,btfInVld.Name,vldOut.Name,stage.Name,rdy.Name,initIC.Name,unLoadPhase.Name};
    OutportTypes=[dMem1_re.Type,dMem1_im.Type,dMem2_re.Type,dMem2_im.Type,...
    wrEnb1.Type,wrEnb2.Type,wrEnb3.Type,rdEnb1.Type,rdEnb2.Type,rdEnb3.Type,btfInVld.Type,vldOut.Type,stage.Type,rdy.Type,initIC.Type,unLoadPhase.Type];
    ctrl=pirelab.createNewNetwork(...
    'Network',topNet,...
    'Name','MINRESRX2FFT_CTRL',...
    'InportNames',InportNames,...
    'InportTypes',InportTypes,...
    'InportRates',InportRates,...
    'OutportNames',OutportNames,...
    'OutportTypes',OutportTypes...
    );

    inputPort=ctrl.PirInputSignals;
    outputPort=ctrl.PirOutputSignals;

    dIn_re=inputPort(1);
    dIn_im=inputPort(2);
    din_vld=inputPort(3);
    btfOut1_re=inputPort(4);
    btfOut1_im=inputPort(5);
    btfOut2_re=inputPort(6);
    btfOut2_im=inputPort(7);
    btfOutVld=inputPort(8);
    softReset=inputPort(9);

    HASRESETPORT=blockInfo.inMode(2);
    if HASRESETPORT
        syncReset=softReset;
    else
        syncReset=ctrl.addSignal2('Type',pir_boolean_t(),'Name','syncReset');
        syncReset.SimulinkRate=dataRate;
        pirelab.getConstComp(ctrl,syncReset,0);
    end

    dMem1_re=outputPort(1);
    dMem1_im=outputPort(2);
    dMem2_re=outputPort(3);
    dMem2_im=outputPort(4);
    wrEnb1=outputPort(5);
    wrEnb2=outputPort(6);
    wrEnb3=outputPort(7);
    rdEnb1=outputPort(8);
    rdEnb2=outputPort(9);
    rdEnb3=outputPort(10);
    btfInVld=outputPort(11);
    vldOut=outputPort(12);
    stage=outputPort(13);
    rdy=outputPort(14);
    initIC=outputPort(15);
    unLoadPhase=outputPort(16);

    fid=fopen(fullfile(matlabroot,'toolbox','dsphdl','dsphdlutilities',...
    '+dsphdlsupport','+internal','@AbstractFFT','cgireml','minResRX2FFTCtrl.m'),'r');
    fcnBody=fread(fid,Inf,'char=>char')';
    fclose(fid);

    desc='minResRX2FFTCtrl';
    ctrl_inst=ctrl.addComponent2(...
    'kind','cgireml',...
    'Name','minResRX2FFTCtrl',...
    'InputSignals',[dIn_re,dIn_im,din_vld,...
    btfOut1_re,btfOut1_im,btfOut2_re,btfOut2_im,btfOutVld,syncReset],...
    'OutputSignals',[dMem1_re,dMem1_im,dMem2_re,dMem2_im,...
    wrEnb1,wrEnb2,wrEnb3,rdEnb1,rdEnb2,rdEnb3,btfInVld,...
    vldOut,stage,rdy,initIC,unLoadPhase],...
    'EMLFileName','minResRX2FFTCtrl',...
    'EMLFileBody',fcnBody,...
    'EMLParams',{FFTLENGTH,BITREVIN,BITREVOUT},...
    'ExternalSynchronousResetSignal','',...
    'EMLFlag_TreatInputIntsAsFixpt',true,...
    'EMLFlag_SaturateOnIntOverflow',false,...
    'EMLFlag_TreatInputBoolsAsUfix1',false,...
    'BlockComment',desc);

    ctrl_inst.runConcurrencyMaximizer(0);

end

