library IEEE;
use IEEE.STD_LOGIC_1164.all;

-- Entidade sem portos
entity Testbench is

end Testbench;


--		  clk		        : in  std_logic;
--		  resetSetIn     : in  std_logic; --KEY0
--		  jogarSetIn     : in  std_logic; --KEY1
--		  jogador1Ponto  : in  std_logic; --KEY2
--		  jogador2Ponto  : in  std_logic; --KEY3
--		  resetJogo      : in  std_logic; --SW0
--		  resetSetOutput : out std_logic;
--		  resetJogoOutput: out std_logic;
--		  jogador1Ganhou : out std_logic;
--		  jogador2Ganhou : out std_logic;
--		  initialState   : out std_logic);
        
        
architecture Stimulus of Testbench is

   -- Sinais para ligar às entradas da uut
   signal s_enable : std_logic;
   signal s_inputs : std_logic_vector(4 downto 0);
   -- Sinal para ligar às saídas da uut
   signal s_outputs : std_logic_vector(4 downto 0);
	signal s_clk : std_logic;
   
begin
   -- Instanciação da Unit Under Test (UUT)
   uut: entity work.StateMachine(Behavioral)
   port map(clk => s_clk,
            resetSetIn => s_inputs(0),
            jogarSetIn => s_inputs(1),
            jogador1Ponto => s_inputs(2),
            jogador2Ponto => s_inputs(3),
            resetJogo => s_inputs(4),
            
            resetSetOutput => s_outputs(0),
            resetJogoOutput => s_outputs(1),
            jogador1Ganhou => s_outputs(2),
            jogador2Ganhou => s_outputs(3)
            initialState => s_outputs(3));
            
   -- Process clock
   clock_proc : process
   begin
      s_clk <= '0'; wait for 100 ns;
      s_clk <= '1'; wait for 100 ns;
   end process;
            
   --Process stim
   stim_proc : process
   begin
      
		wait for 100 ns;
      
		s_enable <= '1';
		s_inputs <= "11
      
      wait for 100 ns;
      s_enable <= '1';
      
      wait for 100 ns;
      s_inputs <= "00";
      
      wait for 100 ns;
      s_inputs <= "10";
      
      wait for 100 ns;
      s_inputs <= "01";
      
      wait for 100 ns;
      s_inputs <= "11";
      
      wait for 100 ns;
   end process;
end Stimulus;