<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4194" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4194{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4194{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4194{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4194{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_4194{left:69px;bottom:1063px;letter-spacing:-0.13px;}
#t6_4194{left:95px;bottom:1063px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t7_4194{left:95px;bottom:1046px;letter-spacing:-0.18px;}
#t8_4194{left:69px;bottom:1022px;letter-spacing:-0.15px;}
#t9_4194{left:95px;bottom:1022px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#ta_4194{left:69px;bottom:972px;letter-spacing:-0.09px;}
#tb_4194{left:154px;bottom:972px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tc_4194{left:69px;bottom:949px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#td_4194{left:69px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_4194{left:69px;bottom:916px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tf_4194{left:742px;bottom:923px;}
#tg_4194{left:757px;bottom:916px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_4194{left:69px;bottom:899px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ti_4194{left:69px;bottom:840px;letter-spacing:0.13px;}
#tj_4194{left:151px;bottom:840px;letter-spacing:0.15px;word-spacing:0.01px;}
#tk_4194{left:69px;bottom:818px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tl_4194{left:69px;bottom:801px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_4194{left:69px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_4194{left:69px;bottom:762px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#to_4194{left:69px;bottom:745px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#tp_4194{left:69px;bottom:728px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tq_4194{left:69px;bottom:711px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_4194{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#ts_4194{left:69px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_4194{left:69px;bottom:651px;}
#tu_4194{left:95px;bottom:655px;letter-spacing:-0.32px;word-spacing:-0.29px;}
#tv_4194{left:69px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tw_4194{left:69px;bottom:615px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tx_4194{left:69px;bottom:598px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_4194{left:69px;bottom:581px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tz_4194{left:69px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_4194{left:69px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_4194{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t12_4194{left:69px;bottom:508px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_4194{left:69px;bottom:491px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_4194{left:69px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_4194{left:69px;bottom:442px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t16_4194{left:165px;bottom:442px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t17_4194{left:76px;bottom:419px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t18_4194{left:176px;bottom:419px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t19_4194{left:344px;bottom:419px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1a_4194{left:642px;bottom:419px;letter-spacing:-0.17px;}
#t1b_4194{left:75px;bottom:395px;}
#t1c_4194{left:170px;bottom:395px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_4194{left:322px;bottom:395px;letter-spacing:-0.11px;}
#t1e_4194{left:495px;bottom:395px;letter-spacing:-0.12px;}
#t1f_4194{left:75px;bottom:370px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t1g_4194{left:170px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_4194{left:322px;bottom:370px;letter-spacing:-0.11px;}
#t1i_4194{left:495px;bottom:370px;letter-spacing:-0.12px;}
#t1j_4194{left:75px;bottom:346px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1k_4194{left:170px;bottom:346px;letter-spacing:-0.11px;}
#t1l_4194{left:322px;bottom:346px;letter-spacing:-0.14px;}
#t1m_4194{left:495px;bottom:346px;letter-spacing:-0.12px;}
#t1n_4194{left:75px;bottom:322px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1o_4194{left:170px;bottom:322px;letter-spacing:-0.12px;}
#t1p_4194{left:75px;bottom:297px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1q_4194{left:170px;bottom:297px;letter-spacing:-0.11px;}
#t1r_4194{left:75px;bottom:273px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1s_4194{left:170px;bottom:273px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_4194{left:322px;bottom:273px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_4194{left:495px;bottom:273px;letter-spacing:-0.12px;}
#t1v_4194{left:75px;bottom:248px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1w_4194{left:322px;bottom:248px;letter-spacing:-0.14px;}
#t1x_4194{left:495px;bottom:248px;letter-spacing:-0.12px;}
#t1y_4194{left:75px;bottom:224px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1z_4194{left:322px;bottom:224px;letter-spacing:-0.14px;}
#t20_4194{left:495px;bottom:224px;letter-spacing:-0.12px;}
#t21_4194{left:75px;bottom:199px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t22_4194{left:170px;bottom:199px;letter-spacing:-0.13px;}
#t23_4194{left:322px;bottom:199px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_4194{left:495px;bottom:199px;letter-spacing:-0.12px;}

.s1_4194{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4194{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4194{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4194{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4194{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4194{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4194{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_4194{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4194{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_4194{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4194" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4194Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4194" style="-webkit-user-select: none;"><object width="935" height="1210" data="4194/4194.svg" type="image/svg+xml" id="pdf4194" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4194" class="t s1_4194">33-32 </span><span id="t2_4194" class="t s1_4194">Vol. 3C </span>
<span id="t3_4194" class="t s2_4194">INTEL® PROCESSOR TRACE </span>
<span id="t4_4194" class="t s3_4194">When restoring the trace configuration context, IA32_RTIT_CTL should be restored last: </span>
<span id="t5_4194" class="t s3_4194">1. </span><span id="t6_4194" class="t s3_4194">Read saved configuration MSR values, aside from IA32_RTIT_CTL, from memory, and restore them with </span>
<span id="t7_4194" class="t s3_4194">WRMSR </span>
<span id="t8_4194" class="t s3_4194">2. </span><span id="t9_4194" class="t s3_4194">Read saved IA32_RTIT_CTL value from memory, and restore with WRMSR. </span>
<span id="ta_4194" class="t s4_4194">33.3.5.2 </span><span id="tb_4194" class="t s4_4194">Trace Configuration Context Switch Using XSAVES/XRSTORS </span>
<span id="tc_4194" class="t s3_4194">On processors whose XSAVE feature set supports XSAVES and XRSTORS, the Trace configuration state can be </span>
<span id="td_4194" class="t s3_4194">saved using XSAVES and restored by XRSTORS, in conjunction with the bit field associated with supervisory state </span>
<span id="te_4194" class="t s3_4194">component in IA32_XSS. See Chapter 13, “Managing State Using the XSAVE Feature Set‚” of Intel </span>
<span id="tf_4194" class="t s5_4194">® </span>
<span id="tg_4194" class="t s3_4194">64 and IA-32 </span>
<span id="th_4194" class="t s3_4194">Architectures Software Developer’s Manual, Volume 1. </span>
<span id="ti_4194" class="t s6_4194">33.3.6 </span><span id="tj_4194" class="t s6_4194">Cycle-Accurate Mode </span>
<span id="tk_4194" class="t s3_4194">Intel PT can be run in a cycle-accurate mode which enables CYC packets (see Section 33.4.2.14) that provide low- </span>
<span id="tl_4194" class="t s3_4194">level information in the processor core clock domain. This cycle counter data in CYC packets can be used to </span>
<span id="tm_4194" class="t s3_4194">compute IPC (Instructions Per Cycle), or to track wall-clock time on a fine-grain level. </span>
<span id="tn_4194" class="t s3_4194">To enable cycle-accurate mode packet generation, software should set IA32_RTIT_CTL.CYCEn=1. It is recom- </span>
<span id="to_4194" class="t s3_4194">mended that software also set TSCEn=1 anytime cycle-accurate mode is in use. With this, all CYC-eligible packets </span>
<span id="tp_4194" class="t s3_4194">will be preceded by a CYC packet, the payload of which indicates the number of core clock cycles since the last CYC </span>
<span id="tq_4194" class="t s3_4194">packet. In cases where multiple CYC-eligible packets are generated in a single cycle, only a single CYC will be </span>
<span id="tr_4194" class="t s3_4194">generated before the CYC-eligible packets, otherwise each CYC-eligible packet will be preceded by its own CYC. The </span>
<span id="ts_4194" class="t s3_4194">CYC-eligible packets are: </span>
<span id="tt_4194" class="t s7_4194">• </span><span id="tu_4194" class="t s3_4194">TNT, TIP, TIP.PGE, TIP.PGD, MODE.EXEC, MODE.TSX, PIP, VMCS, OVF, MTC, TSC, PTWRITE, EXSTOP </span>
<span id="tv_4194" class="t s3_4194">TSC packets are generated when there is insufficient information to reconstruct wall-clock time, due to tracing </span>
<span id="tw_4194" class="t s3_4194">being disabled (TriggerEn=0), or power down scenarios like a transition to a deep-sleep MWAIT C-state. In this </span>
<span id="tx_4194" class="t s3_4194">case, the CYC that is generated along with the TSC will indicate the number of cycles actively tracing (those </span>
<span id="ty_4194" class="t s3_4194">powered up, with TriggerEn=1) executed between the last CYC packet and the TSC packet. And hence the amount </span>
<span id="tz_4194" class="t s3_4194">of time spent while tracing is inactive can be inferred from the difference in time between that expected based on </span>
<span id="t10_4194" class="t s3_4194">the CYC value, and the actual time indicated by the TSC. </span>
<span id="t11_4194" class="t s3_4194">Additional CYC packets may be sent stand-alone, so that the processor can ensure that the decoder is aware of the </span>
<span id="t12_4194" class="t s3_4194">number of cycles that have passed before the internal hardware counter wraps, or is reset due to other micro- </span>
<span id="t13_4194" class="t s3_4194">architectural condition. There is no guarantee at what intervals these standalone CYC packets will be sent, except </span>
<span id="t14_4194" class="t s3_4194">that they will be sent before the wrap occurs. An illustration is given below. </span>
<span id="t15_4194" class="t s8_4194">Example 33-1. </span><span id="t16_4194" class="t s8_4194">An Illustrative CYC Packet Example </span>
<span id="t17_4194" class="t s9_4194">Time (cycles) </span><span id="t18_4194" class="t s9_4194">Instruction Snapshot </span><span id="t19_4194" class="t s9_4194">Generated Packets </span><span id="t1a_4194" class="t s9_4194">Comment </span>
<span id="t1b_4194" class="t sa_4194">x </span><span id="t1c_4194" class="t sa_4194">call %eax </span><span id="t1d_4194" class="t sa_4194">CYC(?), TIP </span><span id="t1e_4194" class="t sa_4194">?Elapsed cycles from the previous CYC unknown </span>
<span id="t1f_4194" class="t sa_4194">x + 2 </span><span id="t1g_4194" class="t sa_4194">call %ebx </span><span id="t1h_4194" class="t sa_4194">CYC(2), TIP </span><span id="t1i_4194" class="t sa_4194">1 byte CYC packet; 2 cycles elapsed from the previous CYC </span>
<span id="t1j_4194" class="t sa_4194">x + 8 </span><span id="t1k_4194" class="t sa_4194">jnz Foo (not taken) </span><span id="t1l_4194" class="t sa_4194">CYC(6) </span><span id="t1m_4194" class="t sa_4194">1 byte CYC packet </span>
<span id="t1n_4194" class="t sa_4194">x + 9 </span><span id="t1o_4194" class="t sa_4194">ret (compressed) </span>
<span id="t1p_4194" class="t sa_4194">x + 12 </span><span id="t1q_4194" class="t sa_4194">jnz Bar (taken) </span>
<span id="t1r_4194" class="t sa_4194">x + 16 </span><span id="t1s_4194" class="t sa_4194">ret (uncompressed) </span><span id="t1t_4194" class="t sa_4194">TNT, CYC(8), TIP </span><span id="t1u_4194" class="t sa_4194">1 byte CYC packet </span>
<span id="t1v_4194" class="t sa_4194">x + 4111 </span><span id="t1w_4194" class="t sa_4194">CYC(4095) </span><span id="t1x_4194" class="t sa_4194">2 byte CYC packet </span>
<span id="t1y_4194" class="t sa_4194">x + 12305 </span><span id="t1z_4194" class="t sa_4194">CYC(8194) </span><span id="t20_4194" class="t sa_4194">3 byte CYC packet </span>
<span id="t21_4194" class="t sa_4194">x + 16332 </span><span id="t22_4194" class="t sa_4194">mov cr3, %ebx </span><span id="t23_4194" class="t sa_4194">CYC(4027), PIP </span><span id="t24_4194" class="t sa_4194">2 byte CYC packet </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
