Simulator of Part 2.
-----------------
Instruction Cache 1
-----------------
1000: ORI R1, R0, 24
1004: ORI R2, R0, 124
1008: L.D F2, 200(R0)
1012:  L.D F0, 0(R1)
1016: MUL.D F0, F0, F2
1020: L.D F4, 0(R2)
1024: ADD.D F0, F0, F4
1028: S.D F0, 0(R2)
1032: DADDI R1, R1, -8
1036: DADDI R2, R2, -8
1040: BNEZ R1, LOOP
-----------------
Instruction Cache 2
-----------------
1000: ORI R1, R0, 24
1004: ORI R2, R0, 124
1008: L.D F2, 200(R0)
1012:  L.D F0, 0(R1)
1016: MUL.D F0, F0, F2
1020: L.D F4, 0(R2)
1024: ADD.D F0, F0, F4
1028: S.D F0, 0(R2)
1032: DADDI R1, R1, -8
1036: DADDI R2, R2, -8
1040: BNEZ R1, LOOP
----------
Data Cache 1
----------
Mem(200) = 2.0
Mem(24) = 100.0
Mem(16) = 200.0
Mem(8) = 300.0
Mem(124) = 300.0
Mem(116) = 200.0
Mem(108) = 100.0
----------
Data Cache 2
----------
Mem(200) = 2.0
Mem(24) = 100.0
Mem(16) = 200.0
Mem(8) = 300.0
Mem(124) = 300.0
Mem(116) = 200.0
Mem(108) = 100.0
-----------
Code Lables 1
-----------
LOOP: 1012
-----------
Code Lables 2
-----------
LOOP: 1012

Cycle 1
Fetch begins ------------
Fetch instructions in program 1.
Fetched 1000:ORI R1, R0, 24
Fetched 1004:ORI R2, R0, 124
Fetched 1008:L.D F2, 200(R0)
Fetched 1012: L.D F0, 0(R1)
Fetch finished -----------
Decode begins -----------
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issue instructions in program 2.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
-----------------
Instruction Queue 2
-----------------
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers 1
-----------------
-----------------
Renaming Floating Pointer Registers 1
-----------------
-----------------
Renaming Integer Registers 2
-----------------
-----------------
Renaming Floating Pointer Registers 2
-----------------
-----------------
Integer Registers Status 1
-----------------
-----------------
Floating Point Registers Status 1
-----------------
-----------------
Integer Registers Status 2
-----------------
-----------------
Floating Point Registers Status 2
-----------------
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------

Cycle 2
Fetch begins ------------
Fetch instructions in program 2.
Fetched 1000:ORI R1, R0, 24
Fetched 1004:ORI R2, R0, 124
Fetched 1008:L.D F2, 200(R0)
Fetched 1012: L.D F0, 0(R1)
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decoded 1000:ORI R1, R0, 24 -> ORI, rd=1, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=24, target=0
Decoded 1004:ORI R2, R0, 124 -> ORI, rd=2, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=124, target=0
Decoded 1008:L.D F2, 200(R0) -> L_D, rd=-1, rs=0, rt=-1, fd=-1, fs=-1, ft=2, immediate=200, target=0
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Issue instructions in program 1.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1000: ORI
Instruction 1004: ORI
Instruction 1008: L_D
Instruction 1012: L_D
-----------------
Instruction Queue 2
-----------------
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers 1
-----------------
-----------------
Renaming Floating Pointer Registers 1
-----------------
-----------------
Renaming Integer Registers 2
-----------------
-----------------
Renaming Floating Pointer Registers 2
-----------------
-----------------
Integer Registers Status 1
-----------------
-----------------
Floating Point Registers Status 1
-----------------
-----------------
Integer Registers Status 2
-----------------
-----------------
Floating Point Registers Status 2
-----------------
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------

Cycle 3
Fetch begins ------------
Fetch instructions in program 1.
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Fetched 1028:S.D F0, 0(R2)
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decoded 1000:ORI R1, R0, 24 -> ORI, rd=1, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=24, target=0
Decoded 1004:ORI R2, R0, 124 -> ORI, rd=2, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=124, target=0
Decoded 1008:L.D F2, 200(R0) -> L_D, rd=-1, rs=0, rt=-1, fd=-1, fs=-1, ft=2, immediate=200, target=0
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issued instruction 1000: ORI
Issued instruction 1004: ORI
Issued instruction 1008: L_D
Issued instruction 1012: L_D
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
-----------------
Instruction Queue 2
-----------------
Instruction 1000: ORI
Instruction 1004: ORI
Instruction 1008: L_D
Instruction 1012: L_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1000			ORI		0		0		-1		-1			0			1		0
0		1004			ORI		0		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1008			L_D		0		0		0.0		-1		0			2			1		0
0		1012			L_D		0		0		0.0		0		0			3			0		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 2: value 0.000000
Renaming register number 3: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
-----------------
Renaming Floating Pointer Registers 2
-----------------
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 3
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Integer Registers Status 2
-----------------
-----------------
Floating Point Registers Status 2
-----------------
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	I	1		0	0	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1
2		1008	I	2		0	0	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------

Cycle 4
Fetch begins ------------
Fetch instructions in program 1.
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Decoded 1028:S.D F0, 0(R2) -> S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Issued instruction 1000: ORI
Issued instruction 1004: ORI
Stall during IssueUnit because Load buffer is full.
Issue instructions in program 1.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1000 in program 1 and ROB 0
Instruction ORI at address 1000 in program 1 entered INT unit.
instruction exceuting has address 1008 in program 1 and ROB 2
rsmem Dest 2
Instruction L_D at address 1008 in program 1 entered Load/Store unit.
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
-----------------
Instruction Queue 2
-----------------
Instruction 1008: L_D
Instruction 1012: L_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1000			ORI		0		0		-1		-1			0			1		1
0		1004			ORI		0		0		-1		-1			1			1		0
1		1000			ORI		0		0		-1		-1			0			1		0
1		1004			ORI		0		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1008			L_D		0		0		0.0		-1		0			2			1		1
0		1012			L_D		0		0		0.0		0		0			3			0		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 2: value 0.000000
Renaming register number 3: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 3
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 2
-----------------
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	I	1		0	0	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1
2		1008	I	2		0	0	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	I	1		0	0	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1

Cycle 5
Fetch begins ------------
Fetch instructions in program 2.
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Fetched 1028:S.D F0, 0(R2)
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decoded 1032:DADDI R1, R1, -8 -> DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1036:DADDI R2, R2, -8 -> DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1040:BNEZ R1, LOOP -> BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issued instruction 1016: MUL_D
Stall during IssueUnit because Load buffer is full.
Issue instructions in program 2.
Stall during IssueUnit because Load buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1004 in program 1 and ROB 1
Instruction ORI at address 1004 in program 1 entered INT unit.
instruction exceuting has address 1008 in program 1 and ROB 2
RS Dest 1008 0 2
rsmem Dest 2
Instruction L_D at address 1008 in program 1 entered MEM unit.
INT unit output Program 1 PC 1000: ORI, rd=1, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=24, target=0 with ROB number 0
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1000 to WriteBack Buffer with ROB no - 0  Output - 24
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1000  with ROB_number - 0 updated in reorder buffer 
Updating reservation stations with ROB - 0
Count on CDB for program 1 is 1
Commit instructions from program 2.
NB for second prog - 3commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
Instruction 1008: L_D
Instruction 1012: L_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1004			ORI		0		0		-1		-1			1			1		1
1		1000			ORI		0		0		-1		-1			0			1		0
1		1004			ORI		0		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1016			MUL_D		0.0		0.0		3		2			4			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1008			L_D		0		0		0.0		-1		0			2			1		2
0		1012			L_D		24		0		0.0		-1		0			3			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 1: value 0
Renaming register number 0: value 24
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 2: value 0.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 2
-----------------
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	W	1		0	1	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1
2		1008	I	2		0	0	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	I	1		0	0	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1

Cycle 6
Fetch begins ------------
Fetch instructions in program 2.
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Decoded 1028:S.D F0, 0(R2) -> S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Load buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because Load buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1000 in program 2 and ROB 0
Instruction ORI at address 1000 in program 2 entered INT unit.
instruction exceuting has address 1012 in program 1 and ROB 3
rsmem Dest 3
Instruction L_D at address 1012 in program 1 entered Load/Store unit.
INT unit output Program 1 PC 1004: ORI, rd=2, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=124, target=0 with ROB number 1
Load/Store unit output Program 1 PC 1008: L_D, rd=-1, rs=0, rt=-1, fd=-1, fs=-1, ft=2, immediate=200, target=0 with ROB number 2
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1004 to WriteBack Buffer with ROB no - 1  Output - 124
Added instruction 1008 to WriteBack Buffer with ROB no - 2  Outputt - 2.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 2
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 1, wb count - 2
Committed instruction 1000 in integer register number 1 with value 24 
instruction 1004  with ROB_number - 1 updated in reorder buffer 
Updating reservation stations with ROB - 1
instruction 1008  with ROB_number - 2 updated in reorder buffer 
Updating reservation stations with ROB - 2
Count on CDB for program 1 is 3
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
Instruction 1008: L_D
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1000			ORI		0		0		-1		-1			0			1		1
1		1004			ORI		0		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1012			L_D		24		0		0.0		-1		0			3			1		1
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 1: value 124
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 2: value 2.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
-----------------
Integer Registers Status 1
-----------------
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 2
-----------------
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
1		1004	W	2		0	1	1		0		0	0		1
2		1008	W	2		0	1	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	I	1		0	0	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1

Cycle 7
Fetch begins ------------
Fetch instructions in program 1.
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decoded 1032:DADDI R1, R1, -8 -> DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1036:DADDI R2, R2, -8 -> DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issued instruction 1020: L_D
Issued instruction 1024: ADD_D
Issued instruction 1028: S_D
Issued instruction 1032: DADDI
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1004 in program 2 and ROB 1
Instruction ORI at address 1004 in program 2 entered INT unit.
instruction exceuting has address 1012 in program 1 and ROB 3
RS Dest 1012 0 3
rsmem Dest 3
Instruction L_D at address 1012 in program 1 entered MEM unit.
INT unit output Program 2 PC 1000: ORI, rd=1, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=24, target=0 with ROB number 0
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1000 to WriteBack Buffer with ROB no - 0  Output - 24
Commit begins-----------
Commit instructions from program 1.
commit count - 2, wb count - 1
Committed instruction 1004 in integer register number 2 with value 124 
Committed instruction 1008 in floating point register number 2 with value 2.000000
Count on CDB for program 1 is 2
Commit instructions from program 2.
NB for second prog - 2commit count - 0, wb count - 1
instruction 1000  with ROB_number - 0 updated in reorder buffer 
Updating reservation stations with ROB - 0
Count on CDB for program 2 is 1
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
Instruction 1008: L_D
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1004			ORI		0		0		-1		-1			1			1		1
0		1032			DADDI		24		0		-1		-1			8			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1012			L_D		24		0		0.0		-1		0			3			1		2
0		1020			L_D		124		0		0.0		-1		0			5			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 1: value 0
Renaming register number 0: value 24
-----------------
Renaming Floating Pointer Registers 2
-----------------
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 2
-----------------
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1
5		1020	I	4		0	0	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	I	1		0	0	1		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
0		1000	W	1		0	1	1		0		0	0		1
1		1004	I	2		0	0	1		0		0	0		1

Cycle 8
Fetch begins ------------
Fetch instructions in program 1.
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Load buffer is full.
Issue instructions in program 1.
Issued instruction 1036: DADDI
Issued instruction 1040: BNEZ
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1032 in program 1 and ROB 8
Instruction DADDI at address 1032 in program 1 entered INT unit.
instruction exceuting has address 1020 in program 1 and ROB 5
rsmem Dest 5
Instruction L_D at address 1020 in program 1 entered Load/Store unit.
INT unit output Program 2 PC 1004: ORI, rd=2, rs=0, rt=-1, fd=-1, fs=-1, ft=-1, immediate=124, target=0 with ROB number 1
Load/Store unit output Program 1 PC 1012: L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 3
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1004 to WriteBack Buffer with ROB no - 1  Output - 124
Added instruction 1012 to WriteBack Buffer with ROB no - 3  Outputt - 100.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 1, wb count - 2
Committed instruction 1000 in integer register number 1 with value 24 
instruction 1004  with ROB_number - 1 updated in reorder buffer 
Updating reservation stations with ROB - 1
Count on CDB for program 2 is 2
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1012  with ROB_number - 3 updated in reorder buffer 
Updating reservation stations with ROB - 3
Count on CDB for program 1 is 1
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
-----------------
Instruction Queue 2
-----------------
Instruction 1008: L_D
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1032			DADDI		24		0		-1		-1			8			1		1
0		1036			DADDI		124		0		-1		-1			9			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1040			BNEZ		0		0		8		-1			10			0		0
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1020			L_D		124		0		0.0		-1		0			5			1		1
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 0
Renaming register number 9: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 3: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 1: value 124
-----------------
Renaming Floating Pointer Registers 2
-----------------
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 2
-----------------
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
3		1012	W	0		0	1	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1
5		1020	I	4		0	0	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	I	1		0	0	1		0		0	0		1
9		1036	I	2		0	0	1		0		0	0		1
10		1040	I	-1		0	0	0		0		1	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
1		1004	W	2		0	1	1		0		0	0		1

Cycle 9
Fetch begins ------------
Fetch instructions in program 1.
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issue instructions in program 2.
Issued instruction 1008: L_D
Stall during IssueUnit because Load buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1036 in program 1 and ROB 9
Instruction DADDI at address 1036 in program 1 entered INT unit.
instruction exceuting has address 1020 in program 1 and ROB 5
RS Dest 1020 0 5
rsmem Dest 5
Instruction L_D at address 1020 in program 1 entered MEM unit.
instruction exceuting has address 1016 in program 1 and ROB 4
Instruction MUL_D at address 1016 in program 1 entered FPmult unit.
INT unit output Program 1 PC 1032: DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 8
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1032 to WriteBack Buffer with ROB no - 8  Output - 16
Commit begins-----------
Commit instructions from program 1.
commit count - 1, wb count - 1
Committed instruction 1012 in floating point register number 0 with value 100.000000
instruction 1032  with ROB_number - 8 updated in reorder buffer 
Updating reservation stations with ROB - 8
Count on CDB for program 1 is 2
Commit instructions from program 2.
NB for second prog - 2commit count - 1, wb count - 0
Committed instruction 1004 in integer register number 2 with value 124 
Count on CDB for program 2 is 1
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
-----------------
Instruction Queue 2
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1036			DADDI		124		0		-1		-1			9			1		1
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1016			MUL_D		100.0		2.0		-1		-1			4			1		1
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1040			BNEZ		16		0		-1		-1			10			1		0
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1020			L_D		124		0		0.0		-1		0			5			1		2
1		1008			L_D		0		0		0.0		-1		0			2			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 9: value 0
Renaming register number 8: value 16
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 2: value 0.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	I	4		0	0	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	I	2		0	0	1		0		0	0		1
10		1040	I	-1		0	0	0		0		1	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
2		1008	I	2		0	0	0		0		0	0		1

Cycle 10
Fetch begins ------------
Fetch instructions in program 1.
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Load buffer is full.
Issue instructions in program 1.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1008 in program 2 and ROB 2
rsmem Dest 2
Instruction L_D at address 1008 in program 2 entered Load/Store unit.
instruction exceuting has address 1040 in program 1 and ROB 10
Instruction BNEZ at address 1040 in program 1 entered BU unit.
INT unit output Program 1 PC 1036: DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 9
Load/Store unit output Program 1 PC 1020: L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0 with ROB number 5
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1036 to WriteBack Buffer with ROB no - 9  Output - 116
Added instruction 1020 to WriteBack Buffer with ROB no - 5  Outputt - 300.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 2
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 2
instruction 1036  with ROB_number - 9 updated in reorder buffer 
Updating reservation stations with ROB - 9
instruction 1020  with ROB_number - 5 updated in reorder buffer 
Updating reservation stations with ROB - 5
Count on CDB for program 1 is 2
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
-----------------
Instruction Queue 2
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		0.0		300.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1016			MUL_D		100.0		2.0		-1		-1			4			1		1
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1040			BNEZ		16		0		-1		-1			10			1		1
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1008			L_D		0		0		0.0		-1		0			2			1		1
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Renaming Integer Registers 2
-----------------
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 2: value 0.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	I	-1		0	0	0		0		1	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
2		1008	I	2		0	0	0		0		0	0		1

Cycle 11
Fetch begins ------------
Fetch instructions in program 1.
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issue instructions in program 2.
Issued instruction 1012: L_D
Issued instruction 1016: MUL_D
Stall during IssueUnit because Load buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1008 in program 2 and ROB 2
RS Dest 1008 1 2
rsmem Dest 2
Instruction L_D at address 1008 in program 2 entered MEM unit.
Branch taken but predicted as not taken
BU unit output Program 1 PC 1040: BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012 with ROB number 10
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1040 to WriteBack Buffer with ROB no - 10  Output - 0
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1040  with ROB_number - 10 updated in reorder buffer 
Updating reservation stations with ROB - 10
Count on CDB for program 1 is 1
Commit instructions from program 2.
NB for second prog - 3commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
-----------------
Instruction Queue 2
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		0.0		300.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1016			MUL_D		100.0		2.0		-1		-1			4			1		1
1		1016			MUL_D		0.0		0.0		3		2			4			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1008			L_D		0		0		0.0		-1		0			2			1		2
1		1012			L_D		24		0		0.0		-1		0			3			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Renaming Integer Registers 2
-----------------
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 2: value 0.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
2		1008	I	2		0	0	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1

Cycle 12
Fetch begins ------------
Fetch instructions in program 1.
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Load buffer is full.
Issue instructions in program 1.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1012 in program 2 and ROB 3
rsmem Dest 3
Instruction L_D at address 1012 in program 2 entered Load/Store unit.
Load/Store unit output Program 2 PC 1008: L_D, rd=-1, rs=0, rt=-1, fd=-1, fs=-1, ft=2, immediate=200, target=0 with ROB number 2
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1008 to WriteBack Buffer with ROB no - 2  Outputt - 2.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 1
instruction 1008  with ROB_number - 2 updated in reorder buffer 
Updating reservation stations with ROB - 2
Count on CDB for program 2 is 1
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
-----------------
Instruction Queue 2
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		0.0		300.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1016			MUL_D		100.0		2.0		-1		-1			4			1		1
1		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1012			L_D		24		0		0.0		-1		0			3			1		1
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Renaming Integer Registers 2
-----------------
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 2: value 2.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[2] is busy with reorder buffer number 2
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
2		1008	W	2		0	1	0		0		0	0		1
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1

Cycle 13
Fetch begins ------------
Fetch instructions in program 1.
Fetched 1028:S.D F0, 0(R2)
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
Instruction 1040 is a branch in the BranchTargetBuffer with target address 1012.
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issue instructions in program 2.
Issued instruction 1020: L_D
Issued instruction 1024: ADD_D
Issued instruction 1028: S_D
Issued instruction 1032: DADDI
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1012 in program 2 and ROB 3
RS Dest 1012 1 3
rsmem Dest 3
Instruction L_D at address 1012 in program 2 entered MEM unit.
FPmult unit output Program 1 PC 1016: MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0 with ROB number 4
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1016 to WriteBack Buffer with ROB no - 4  Output - 200.000000
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1016  with ROB_number - 4 updated in reorder buffer 
Updating reservation stations with ROB - 4
Count on CDB for program 1 is 1
Commit instructions from program 2.
NB for second prog - 3commit count - 1, wb count - 0
Committed instruction 1008 in floating point register number 2 with value 2.000000
Count on CDB for program 2 is 1
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Instruction Queue 2
-----------------
Instruction 1036: DADDI
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1032			DADDI		24		0		-1		-1			8			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		200.0		300.0		-1		-1			6			1		0
1		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1012			L_D		24		0		0.0		-1		0			3			1		2
1		1020			L_D		124		0		0.0		-1		0			5			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
1		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 4: value 200.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	W	0		0	1	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
3		1012	I	0		0	0	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1
5		1020	I	4		0	0	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	I	1		0	0	1		0		0	0		1

Cycle 14
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decoded 1028:S.D F0, 0(R2) -> S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1032:DADDI R1, R1, -8 -> DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1036:DADDI R2, R2, -8 -> DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1040:BNEZ R1, LOOP -> BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Issued instruction 1036: DADDI
Issue instructions in program 1.
Stall during IssueUnit because Load buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1032 in program 2 and ROB 8
Instruction DADDI at address 1032 in program 2 entered INT unit.
instruction exceuting has address 1020 in program 2 and ROB 5
rsmem Dest 5
Instruction L_D at address 1020 in program 2 entered Load/Store unit.
instruction exceuting has address 1024 in program 1 and ROB 6
Instruction ADD_D at address 1024 in program 1 entered FPadd unit.
Load/Store unit output Program 2 PC 1012: L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 3
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1012 to WriteBack Buffer with ROB no - 3  Outputt - 100.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 1
instruction 1012  with ROB_number - 3 updated in reorder buffer 
Updating reservation stations with ROB - 3
Count on CDB for program 2 is 1
Commit instructions from program 1.
commit count - 2, wb count - 0
Committed instruction 1016 in floating point register number 0 with value 200.000000
Committed instruction 1020 in floating point register number 4 with value 300.000000
Count on CDB for program 1 is 2
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1032			DADDI		24		0		-1		-1			8			1		1
1		1036			DADDI		124		0		-1		-1			9			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		200.0		300.0		-1		-1			6			1		1
1		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1020			L_D		124		0		0.0		-1		0			5			1		1
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
1		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 6: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 0
Renaming register number 9: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 3: value 100.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 6
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
3		1012	W	0		0	1	0		0		0	0		1
4		1016	I	0		0	0	0		0		0	0		1
5		1020	I	4		0	0	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	I	1		0	0	1		0		0	0		1
9		1036	I	2		0	0	1		0		0	0		1

Cycle 15
Fetch begins ------------
Fetch instructions in program 2.
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decoded 1040:BNEZ R1, LOOP -> BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issued instruction 1012: L_D
Issued instruction 1016: MUL_D
Stall during IssueUnit because Load buffer is full.
Issue instructions in program 2.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1036 in program 2 and ROB 9
Instruction DADDI at address 1036 in program 2 entered INT unit.
instruction exceuting has address 1020 in program 2 and ROB 5
RS Dest 1020 1 5
rsmem Dest 5
Instruction L_D at address 1020 in program 2 entered MEM unit.
INT unit output Program 2 PC 1032: DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 8
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1032 to WriteBack Buffer with ROB no - 8  Output - 16
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 1
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 1, wb count - 1
Committed instruction 1012 in floating point register number 0 with value 100.000000
instruction 1032  with ROB_number - 8 updated in reorder buffer 
Updating reservation stations with ROB - 8
Count on CDB for program 2 is 2
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1036			DADDI		124		0		-1		-1			9			1		1
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		200.0		300.0		-1		-1			6			1		1
1		1024			ADD_D		0.0		0.0		4		5			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1020			L_D		124		0		0.0		-1		0			5			1		2
0		1012			L_D		16		0		0.0		-1		0			11			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
1		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 6: value 0.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 9: value 0
Renaming register number 8: value 16
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 6: value 0.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 12
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	I	4		0	0	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	I	2		0	0	1		0		0	0		1

Cycle 16
Fetch begins ------------
Fetch instructions in program 2.
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Issued instruction 1040: BNEZ
Issue instructions in program 1.
Stall during IssueUnit because Load buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1012 in program 1 and ROB 11
rsmem Dest 11
Instruction L_D at address 1012 in program 1 entered Load/Store unit.
INT unit output Program 2 PC 1036: DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 9
Load/Store unit output Program 2 PC 1020: L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0 with ROB number 5
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1036 to WriteBack Buffer with ROB no - 9  Output - 116
Added instruction 1020 to WriteBack Buffer with ROB no - 5  Outputt - 300.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 2
instruction 1036  with ROB_number - 9 updated in reorder buffer 
Updating reservation stations with ROB - 9
instruction 1020  with ROB_number - 5 updated in reorder buffer 
Updating reservation stations with ROB - 5
Count on CDB for program 2 is 2
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1024			ADD_D		200.0		300.0		-1		-1			6			1		1
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1040			BNEZ		16		0		-1		-1			10			1		0
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1012			L_D		16		0		0.0		-1		0			11			1		1
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		0.0		-1		6			7			0		0
1		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 6: value 0.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 12
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	I	-1		0	0	0		0		1	1		1

Cycle 17
Fetch begins ------------
Fetch instructions in program 2.
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issued instruction 1020: L_D
Issued instruction 1024: ADD_D
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 2.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1012 in program 1 and ROB 11
RS Dest 1012 0 11
rsmem Dest 11
Instruction L_D at address 1012 in program 1 entered MEM unit.
instruction exceuting has address 1040 in program 2 and ROB 10
Instruction BNEZ at address 1040 in program 2 entered BU unit.
FPadd unit output Program 1 PC 1024: ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0 with ROB number 6
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1024 to WriteBack Buffer with ROB no - 6  Output - 500.000000
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1024  with ROB_number - 6 updated in reorder buffer 
Updating reservation stations with ROB - 6
Count on CDB for program 1 is 1
Commit instructions from program 2.
NB for second prog - 3commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1040			BNEZ		16		0		-1		-1			10			1		1
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1012			L_D		16		0		0.0		-1		0			11			1		2
0		1020			L_D		116		0		0.0		-1		0			13			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		500.0		-1		-1			7			1		0
1		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 6: value 500.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
6		1024	W	0		0	1	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	I	-1		0	0	0		0		1	1		1

Cycle 18
Fetch begins ------------
Fetch instructions in program 2.
All instructions are fetched...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Issue instructions in program 1.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1020 in program 1 and ROB 13
rsmem Dest 13
Instruction L_D at address 1020 in program 1 entered Load/Store unit.
instruction exceuting has address 1028 in program 1 and ROB 7
Instruction S_D at address 1028 in program 1 entered Load/Store unit.
Load/Store unit output Program 1 PC 1012: L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 11
Branch taken but predicted as not taken in program 2.
BU unit output Program 2 PC 1040: BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012 with ROB number 10
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1040 to WriteBack Buffer with ROB no - 10  Output - 0
Added instruction 1012 to WriteBack Buffer with ROB no - 11  Outputt - 200.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 2
instruction 1040  with ROB_number - 10 updated in reorder buffer 
Updating reservation stations with ROB - 10
Count on CDB for program 2 is 1
Commit instructions from program 1.
commit count - 1, wb count - 1
Committed instruction 1024 in floating point register number 0 with value 500.000000
instruction 1012  with ROB_number - 11 updated in reorder buffer 
Updating reservation stations with ROB - 11
Count on CDB for program 1 is 2
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1020			L_D		116		0		0.0		-1		0			13			1		1
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1028			S_D		124		0		500.0		-1		-1			7			1		1
1		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0

Cycle 19
Fetch begins ------------
Fetch instructions in program 2.
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 2.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1020 in program 1 and ROB 13
RS Dest 1020 0 13
rsmem Dest 13
Instruction L_D at address 1020 in program 1 entered MEM unit.
Load/Store unit output Program 1 PC 1028: S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 7
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1028 to WriteBack Buffer with ROB no - 7  Output - 500.000000
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1028  with ROB_number - 7 updated in reorder buffer 
Updating reservation stations with ROB - 7
Count on CDB for program 1 is 1
Commit instructions from program 2.
NB for second prog - 3commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1020			L_D		116		0		0.0		-1		0			13			1		2
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 7: value 500.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
7		1028	W	-1		124	1	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0

Cycle 20
Fetch begins ------------
Fetch instructions in program 2.
Fetched 1028:S.D F0, 0(R2)
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
Instruction 1040 is a branch in the BranchTargetBuffer with target address 1012.
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Issue instructions in program 1.
Issued instruction 1028: S_D
Issued instruction 1032: DADDI
Issued instruction 1036: DADDI
Issued instruction 1040: BNEZ
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1020 in program 1 and ROB 13
Load/Store unit output Program 1 PC 1020: L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0 with ROB number 13
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1020 to WriteBack Buffer with ROB no - 13  Outputt - 200.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 1
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 5, wb count - 1
Committed instruction S_D 1028 in memory address 124 
Committed instruction 1032 in integer register number 1 with value 16 
Committed instruction 1036 in integer register number 2 with value 116 
Branch mispredicted so flushed ROB.
Committed branch instruction 1040
Count on CDB for program 1 is 4
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
-----------------
Instruction Queue 2
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1032			DADDI		16		0		-1		-1			0			1		0
0		1036			DADDI		116		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1040			BNEZ		0		0		0		-1			2			0		0
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 6
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	I	1		0	0	1		0		0	0		1
1		1036	I	2		0	0	1		0		0	0		1
2		1040	I	-1		0	0	0		0		1	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0

Cycle 21
Fetch begins ------------
Fetch instructions in program 1.
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decoded 1028:S.D F0, 0(R2) -> S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1032:DADDI R1, R1, -8 -> DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1036:DADDI R2, R2, -8 -> DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1040:BNEZ R1, LOOP -> BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issue instructions in program 2.
Issued instruction 1012: L_D
Issued instruction 1016: MUL_D
Issued instruction 1020: L_D
Issued instruction 1024: ADD_D
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1032 in program 1 and ROB 0
Instruction DADDI at address 1032 in program 1 entered INT unit.
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 1, wb count - 1
Committed instruction 1012 in floating point register number 0 with value 200.000000
instruction 1020  with ROB_number - 13 updated in reorder buffer 
Updating reservation stations with ROB - 13
Count on CDB for program 1 is 2
Commit instructions from program 2.
NB for second prog - 2commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1032			DADDI		16		0		-1		-1			0			1		1
0		1036			DADDI		116		0		-1		-1			1			1		0
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1040			BNEZ		0		0		0		-1			2			0		0
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1012			L_D		16		0		0.0		-1		0			11			1		0
1		1020			L_D		116		0		0.0		-1		0			13			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 0
Renaming register number 1: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	I	1		0	0	1		0		0	0		1
1		1036	I	2		0	0	1		0		0	0		1
2		1040	I	-1		0	0	0		0		1	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 22
Fetch begins ------------
Fetch instructions in program 1.
Fetched 1028:S.D F0, 0(R2)
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
Instruction 1040 is a branch in the BranchTargetBuffer with target address 1012.
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1036 in program 1 and ROB 1
Instruction DADDI at address 1036 in program 1 entered INT unit.
instruction exceuting has address 1012 in program 2 and ROB 11
rsmem Dest 11
Instruction L_D at address 1012 in program 2 entered Load/Store unit.
INT unit output Program 1 PC 1032: DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 0
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1032 to WriteBack Buffer with ROB no - 0  Output - 8
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 1
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1032  with ROB_number - 0 updated in reorder buffer 
Updating reservation stations with ROB - 0
Count on CDB for program 1 is 1
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1036			DADDI		116		0		-1		-1			1			1		1
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1040			BNEZ		8		0		-1		-1			2			1		0
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1012			L_D		16		0		0.0		-1		0			11			1		1
1		1020			L_D		116		0		0.0		-1		0			13			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 1: value 0
Renaming register number 0: value 8
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	I	2		0	0	1		0		0	0		1
2		1040	I	-1		0	0	0		0		1	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 23
Fetch begins ------------
Fetch instructions in program 2.
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decoded 1028:S.D F0, 0(R2) -> S_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1032:DADDI R1, R1, -8 -> DADDI, rd=1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1036:DADDI R2, R2, -8 -> DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0
Decoded 1040:BNEZ R1, LOOP -> BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because Load buffer is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1020 in program 2 and ROB 13
rsmem Dest 13
Instruction L_D at address 1020 in program 2 entered Load/Store unit.
RS Dest 1012 1 11
rsmem Dest 11
Instruction L_D at address 1020 in program 2 entered MEM unit.
instruction exceuting has address 1040 in program 1 and ROB 2
Instruction BNEZ at address 1040 in program 1 entered BU unit.
INT unit output Program 1 PC 1036: DADDI, rd=2, rs=2, rt=-1, fd=-1, fs=-1, ft=-1, immediate=-8, target=0 with ROB number 1
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1036 to WriteBack Buffer with ROB no - 1  Output - 108
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1036  with ROB_number - 1 updated in reorder buffer 
Updating reservation stations with ROB - 1
Count on CDB for program 1 is 1
Commit instructions from program 2.
NB for second prog - 3commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		0.0		2.0		11		-1			12			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
0		1040			BNEZ		8		0		-1		-1			2			1		1
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1012			L_D		16		0		0.0		-1		0			11			1		2
1		1020			L_D		116		0		0.0		-1		0			13			1		1
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 11: value 0.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	I	-1		0	0	0		0		1	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	I	0		0	0	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 24
Fetch begins ------------
Fetch instructions in program 2.
Fetched 1028:S.D F0, 0(R2)
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
Instruction 1040 is a branch in the BranchTargetBuffer with target address 1012.
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Decoded 1024:ADD.D F0, F0, F4 -> ADD_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=4, immediate=0, target=0
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because Load buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1012 in program 2 and ROB 11
RS Dest 1020 1 13
rsmem Dest 13
Instruction L_D at address 1012 in program 2 entered MEM unit.
Load/Store unit output Program 2 PC 1012: L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 11
Branch taken and predicted as taken
BU unit output Program 1 PC 1040: BNEZ, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=-1, immediate=0, target=1012 with ROB number 2
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1040 to WriteBack Buffer with ROB no - 2  Output - 0
Added instruction 1012 to WriteBack Buffer with ROB no - 11  Outputt - 200.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 2
instruction 1012  with ROB_number - 11 updated in reorder buffer 
Updating reservation stations with ROB - 11
Count on CDB for program 2 is 1
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1040  with ROB_number - 2 updated in reorder buffer 
Updating reservation stations with ROB - 2
Count on CDB for program 1 is 1
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		0.0		12		13			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1020			L_D		116		0		0.0		-1		0			13			1		2
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 13: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	I	4		0	0	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 25
Fetch begins ------------
Fetch instructions in program 1.
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Issued instruction 1012: L_D
Issued instruction 1016: MUL_D
Stall during IssueUnit because Load buffer is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1020 in program 2 and ROB 13
Load/Store unit output Program 2 PC 1020: L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0 with ROB number 13
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1020 to WriteBack Buffer with ROB no - 13  Outputt - 200.000000
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 1
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 1
instruction 1020  with ROB_number - 13 updated in reorder buffer 
Updating reservation stations with ROB - 13
Count on CDB for program 2 is 1
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1020: L_D
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1012			L_D		8		0		0.0		-1		0			3			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	I	0		0	0	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 26
Fetch begins ------------
Fetch instructions in program 1.
Fetched 1028:S.D F0, 0(R2)
Fetched 1032:DADDI R1, R1, -8
Fetched 1036:DADDI R2, R2, -8
Fetched 1040:BNEZ R1, LOOP
Instruction 1040 is a branch in the BranchTargetBuffer with target address 1012.
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decoded 1012: L.D F0, 0(R1) -> L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0
Decoded 1016:MUL.D F0, F0, F2 -> MUL_D, rd=-1, rs=-1, rt=-1, fd=0, fs=0, ft=2, immediate=0, target=0
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Issued instruction 1020: L_D
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1012 in program 1 and ROB 3
rsmem Dest 3
Instruction L_D at address 1012 in program 1 entered Load/Store unit.
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1012			L_D		8		0		0.0		-1		0			3			1		1
0		1020			L_D		108		0		0.0		-1		0			5			1		0
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	I	0		0	0	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	I	4		0	0	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 27
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Decoded 1020:L.D F4, 0(R2) -> L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1020 in program 1 and ROB 5
rsmem Dest 5
Instruction L_D at address 1020 in program 1 entered Load/Store unit.
RS Dest 1012 0 3
rsmem Dest 3
Instruction L_D at address 1020 in program 1 entered MEM unit.
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		0.0		2.0		3		-1			4			0		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1012			L_D		8		0		0.0		-1		0			3			1		2
0		1020			L_D		108		0		0.0		-1		0			5			1		1
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 3: value 0.000000
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	I	0		0	0	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	I	4		0	0	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 28
Fetch begins ------------
Fetch instructions in program 2.
Fetched 1012: L.D F0, 0(R1)
Fetched 1016:MUL.D F0, F0, F2
Fetched 1020:L.D F4, 0(R2)
Fetched 1024:ADD.D F0, F0, F4
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1012 in program 1 and ROB 3
RS Dest 1020 0 5
rsmem Dest 5
Instruction L_D at address 1012 in program 1 entered MEM unit.
Load/Store unit output Program 1 PC 1012: L_D, rd=-1, rs=1, rt=-1, fd=-1, fs=-1, ft=0, immediate=0, target=0 with ROB number 3
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1012 to WriteBack Buffer with ROB no - 3  Outputt - 300.000000
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 1
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1012  with ROB_number - 3 updated in reorder buffer 
Updating reservation stations with ROB - 3
Count on CDB for program 1 is 1
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
0		1020			L_D		108		0		0.0		-1		0			5			1		2
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 5: value 0.000000
Renaming register number 3: value 300.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	I	4		0	0	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 29
Fetch begins ------------
Fetch instructions in program 1.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
instruction exceuting has address 1020 in program 1 and ROB 5
Load/Store unit output Program 1 PC 1020: L_D, rd=-1, rs=2, rt=-1, fd=-1, fs=-1, ft=4, immediate=0, target=0 with ROB number 5
Execution Complete ---------------
Write Back Start ---------------
Added instruction 1020 to WriteBack Buffer with ROB no - 5  Outputt - 100.000000
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 1
instruction 1020  with ROB_number - 5 updated in reorder buffer 
Updating reservation stations with ROB - 5
Count on CDB for program 1 is 1
Commit instructions from program 2.
NB for second prog - 3commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 30
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 31
Fetch begins ------------
Fetch instructions in program 1.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 32
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 33
Fetch begins ------------
Fetch instructions in program 1.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 34
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 35
Fetch begins ------------
Fetch instructions in program 1.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 36
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 37
Fetch begins ------------
Fetch instructions in program 1.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 38
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 39
Fetch begins ------------
Fetch instructions in program 1.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 40
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 41
Fetch begins ------------
Fetch instructions in program 1.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 42
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 43
Fetch begins ------------
Fetch instructions in program 1.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 44
Fetch begins ------------
Fetch instructions in program 2.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 1.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1

Cycle 45
Fetch begins ------------
Fetch instructions in program 1.
Fetching stall in this cycle...
Fetch finished -----------
Decode begins -----------
Decode instructions in program 2.
Cannot decode all fetched instructions because the instruction queue is full.
Decode finished -----------
Issue begins -----------
Issue instructions in program 1.
Stall during IssueUnit because reservation stations FPadd is full.
Issue instructions in program 2.
Stall during IssueUnit because Store buffer is full.
Issue finished -----------
Execution begins -----------
Execution Complete ---------------
Write Back Start ---------------
Commit begins-----------
Commit instructions from program 1.
commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 1).
Count on CDB for program 1 is 0
Commit instructions from program 2.
NB for second prog - 4commit count - 0, wb count - 0
No instruction in Writeback and in ROB for Commit(Program 2).
Count on CDB for program 2 is 0
Commit finished -----------
Finished update.
-----------------
Instruction Queue 1
-----------------
Instruction 1024: ADD_D
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
-----------------
Instruction Queue 2
-----------------
Instruction 1028: S_D
Instruction 1032: DADDI
Instruction 1036: DADDI
Instruction 1040: BNEZ
Instruction 1012: L_D
Instruction 1016: MUL_D
Instruction 1020: L_D
Instruction 1024: ADD_D
-----------------
Reservation Station INT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station MULT
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station FPadd
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1024			ADD_D		0.0		300.0		4		-1			6			0		0
0		1024			ADD_D		0.0		200.0		12		-1			14			0		0
1		1024			ADD_D		0.0		200.0		12		-1			14			0		0
-----------------
Reservation Station FPmult
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
1		1016			MUL_D		100.0		2.0		-1		-1			4			1		0
0		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
1		1016			MUL_D		200.0		2.0		-1		-1			12			1		0
0		1016			MUL_D		300.0		2.0		-1		-1			4			1		0
-----------------
Reservation Station FPdiv
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Reservation Station BU
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  Vk  |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
------------------------------------------------------------------------------------------------
-----------------
Load Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
-----------------
Store Buffer
-----------------
isProg2|Instruction address|  Op code  |  Vj  |  iVk  |  fpVk |  Qj  |  Qk  |Destination ROB#|isReady|isExecuting
--------------------------------------------------------------------------------------------------------
1		1028			S_D		124		0		0.0		-1		6			7			0		0
0		1028			S_D		116		0		0.0		-1		14			15			0		0
-----------------
Renaming Integer Registers 1
-----------------
Renaming register number 10: value 0
Renaming register number 0: value 8
Renaming register number 1: value 108
Renaming register number 2: value 0
-----------------
Renaming Floating Pointer Registers 1
-----------------
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 7: value 500.000000
Renaming register number 13: value 200.000000
Renaming register number 4: value 0.000000
Renaming register number 3: value 300.000000
Renaming register number 5: value 100.000000
-----------------
Renaming Integer Registers 2
-----------------
Renaming register number 8: value 16
Renaming register number 9: value 116
Renaming register number 10: value 0
-----------------
Renaming Floating Pointer Registers 2
-----------------
Renaming register number 4: value 0.000000
Renaming register number 6: value 0.000000
Renaming register number 5: value 300.000000
Renaming register number 12: value 0.000000
Renaming register number 14: value 0.000000
Renaming register number 11: value 200.000000
Renaming register number 13: value 200.000000
-----------------
Integer Registers Status 1
-----------------
Int_Reg[1] is busy with reorder buffer number 0
Int_Reg[2] is busy with reorder buffer number 1
-----------------
Floating Point Registers Status 1
-----------------
FP_Reg[0] is busy with reorder buffer number 4
FP_Reg[4] is busy with reorder buffer number 5
-----------------
Integer Registers Status 2
-----------------
Int_Reg[1] is busy with reorder buffer number 8
Int_Reg[2] is busy with reorder buffer number 9
-----------------
Floating Point Registers Status 2
-----------------
FP_Reg[0] is busy with reorder buffer number 14
FP_Reg[4] is busy with reorder buffer number 13
-----------------
Reorder Buffer 1
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
15		1028	I	-1		0	0	0		1		0	0		1
0		1032	W	1		0	1	1		0		0	0		1
1		1036	W	2		0	1	1		0		0	0		1
2		1040	W	-1		0	1	0		0		1	1		1
3		1012	W	0		0	1	0		0		0	1		1
4		1016	I	0		0	0	0		0		0	1		1
5		1020	W	4		0	1	0		0		0	1		1
-----------------
Reorder Buffer 2
-----------------
ROB_number  |Instr add|State| Dest Reg | DestAddr | isReady  |  isIntegerReg | isStore | isBranch   | isAfterBranch  | isCorrectPredict
--------------------------------------------------------------------------------------------------------------------------------------
4		1016	I	0		0	0	0		0		0	0		1
5		1020	W	4		0	1	0		0		0	0		1
6		1024	I	0		0	0	0		0		0	0		1
7		1028	I	-1		0	0	0		1		0	0		1
8		1032	W	1		0	1	1		0		0	0		1
9		1036	W	2		0	1	1		0		0	0		1
10		1040	W	-1		0	1	0		0		1	1		0
11		1012	W	0		0	1	0		0		0	0		1
12		1016	I	0		0	0	0		0		0	0		1
13		1020	W	4		0	1	0		0		0	0		1
14		1024	I	0		0	0	0		0		0	0		1
Average utilization of CDB is - 12.000000 %
