
Efinix FPGA Placement and Routing.
Version: 2023.1.150.1.5 
Compiled: Jun 23 2023.

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Titanium", Device "Ti60F225" ...

***** Beginning stage routing ... *****
WARNING(1): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:26] No clocks matched 'jtag_inst1_TCK'
WARNING(2): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:26] set_clock_groups: No valid clock(s) found for -group 'jtag_inst1_TCK'
WARNING(3): No ports matched 'jtag_inst1_TCK'
WARNING(4): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:55] No valid object(s) found for ''
WARNING(5): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:55] No valid pin(s) found for clock
WARNING(6): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:55] Unable to run 'create_clock' constraint due to warnings found
WARNING(7): No ports matched 'jtag_inst1_DRCK'
WARNING(8): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:56] No valid object(s) found for ''
WARNING(9): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:56] No valid pin(s) found for clock
WARNING(10): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:56] Unable to run 'create_clock' constraint due to warnings found
WARNING(11): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:57] No clocks matched 'jtag_inst1_TCK'
WARNING(12): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:57] set_output_delay: No valid clock found for -clock
WARNING(13): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:57] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(14): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING(15): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:58] set_output_delay: No valid clock found for -clock
WARNING(16): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:58] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(17): No ports matched 'jtag_inst1_CAPTURE'
WARNING(18): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING(19): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:59] set_input_delay: No valid clock found for -clock
WARNING(20): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:59] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(21): No ports matched 'jtag_inst1_CAPTURE'
WARNING(22): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING(23): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING(24): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(25): No ports matched 'jtag_inst1_RESET'
WARNING(26): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING(27): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING(28): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(29): No ports matched 'jtag_inst1_RESET'
WARNING(30): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING(31): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING(32): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(33): No ports matched 'jtag_inst1_RUNTEST'
WARNING(34): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING(35): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING(36): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(37): No ports matched 'jtag_inst1_RUNTEST'
WARNING(38): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING(39): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING(40): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(41): No ports matched 'jtag_inst1_SEL'
WARNING(42): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING(43): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING(44): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(45): No ports matched 'jtag_inst1_SEL'
WARNING(46): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:66] No clocks matched 'jtag_inst1_TCK'
WARNING(47): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:66] set_input_delay: No valid clock found for -clock
WARNING(48): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:66] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(49): No ports matched 'jtag_inst1_UPDATE'
WARNING(50): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:67] No clocks matched 'jtag_inst1_TCK'
WARNING(51): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:67] set_input_delay: No valid clock found for -clock
WARNING(52): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:67] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(53): No ports matched 'jtag_inst1_UPDATE'
WARNING(54): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:68] No clocks matched 'jtag_inst1_TCK'
WARNING(55): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:68] set_input_delay: No valid clock found for -clock
WARNING(56): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:68] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(57): No ports matched 'jtag_inst1_SHIFT'
WARNING(58): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:69] No clocks matched 'jtag_inst1_TCK'
WARNING(59): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:69] set_input_delay: No valid clock found for -clock
WARNING(60): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:69] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(61): No ports matched 'jtag_inst1_SHIFT'
WARNING(62): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:70] No clocks matched 'jtag_inst1_TCK'
WARNING(63): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:70] set_input_delay: No valid clock found for -clock
WARNING(64): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:70] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(65): No ports matched 'rx_dv_LO'
WARNING(66): No ports matched 'rx_dv_HI'
WARNING(67): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:315] No clocks matched 'rxc'
WARNING(68): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:315] set_input_delay: No valid clock found for -clock
WARNING(69): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:315] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(70): No ports matched 'rx_dv_LO'
WARNING(71): No ports matched 'rx_dv_HI'
WARNING(72): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:316] No clocks matched 'rxc'
WARNING(73): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:316] set_input_delay: No valid clock found for -clock
WARNING(74): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:316] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(75): No ports matched 'rx_dv1_LO'
WARNING(76): No ports matched 'rx_dv1_HI'
WARNING(77): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:317] No clocks matched 'rxc1'
WARNING(78): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:317] set_input_delay: No valid clock found for -clock
WARNING(79): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:317] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(80): No ports matched 'rx_dv1_LO'
WARNING(81): No ports matched 'rx_dv1_HI'
WARNING(82): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:318] No clocks matched 'rxc1'
WARNING(83): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:318] set_input_delay: No valid clock found for -clock
WARNING(84): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:318] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(85): No ports matched 'rxd1_LO[0]'
WARNING(86): No ports matched 'rxd1_HI[0]'
WARNING(87): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:321] No valid object(s) found for ''
WARNING(88): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:321] set_input_delay: No valid input port(s) found
WARNING(89): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:321] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(90): No ports matched 'rxd1_LO[0]'
WARNING(91): No ports matched 'rxd1_HI[0]'
WARNING(92): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:322] No valid object(s) found for ''
WARNING(93): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:322] set_input_delay: No valid input port(s) found
WARNING(94): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:322] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(95): No ports matched 'rxd1_LO[1]'
WARNING(96): No ports matched 'rxd1_HI[1]'
WARNING(97): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:323] No valid object(s) found for ''
WARNING(98): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:323] set_input_delay: No valid input port(s) found
WARNING(99): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:323] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(100): No ports matched 'rxd1_LO[1]'
WARNING(101): No ports matched 'rxd1_HI[1]'
WARNING(102): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:324] No valid object(s) found for ''
WARNING(103): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:324] set_input_delay: No valid input port(s) found
WARNING(104): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:324] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(105): No ports matched 'rxd1_LO[2]'
WARNING(106): No ports matched 'rxd1_HI[2]'
WARNING(107): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:325] No valid object(s) found for ''
WARNING(108): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:325] set_input_delay: No valid input port(s) found
WARNING(109): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:325] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(110): No ports matched 'rxd1_LO[2]'
WARNING(111): No ports matched 'rxd1_HI[2]'
WARNING(112): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:326] No valid object(s) found for ''
WARNING(113): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:326] set_input_delay: No valid input port(s) found
WARNING(114): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:326] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(115): No ports matched 'rxd1_LO[3]'
WARNING(116): No ports matched 'rxd1_HI[3]'
WARNING(117): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:327] No valid object(s) found for ''
WARNING(118): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:327] set_input_delay: No valid input port(s) found
WARNING(119): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:327] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(120): No ports matched 'rxd1_LO[3]'
WARNING(121): No ports matched 'rxd1_HI[3]'
WARNING(122): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:328] No valid object(s) found for ''
WARNING(123): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:328] set_input_delay: No valid input port(s) found
WARNING(124): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:328] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(125): No ports matched 'rxd_lo_i[0]'
WARNING(126): No ports matched 'rxd_hi_i[0]'
WARNING(127): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:329] No valid object(s) found for ''
WARNING(128): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:329] set_input_delay: No valid input port(s) found
WARNING(129): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:329] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(130): No ports matched 'rxd_lo_i[0]'
WARNING(131): No ports matched 'rxd_hi_i[0]'
WARNING(132): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:330] No valid object(s) found for ''
WARNING(133): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:330] set_input_delay: No valid input port(s) found
WARNING(134): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:330] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(135): No ports matched 'rxd_lo_i[1]'
WARNING(136): No ports matched 'rxd_hi_i[1]'
WARNING(137): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:331] No valid object(s) found for ''
WARNING(138): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:331] set_input_delay: No valid input port(s) found
WARNING(139): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:331] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(140): No ports matched 'rxd_lo_i[1]'
WARNING(141): No ports matched 'rxd_hi_i[1]'
WARNING(142): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:332] No valid object(s) found for ''
WARNING(143): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:332] set_input_delay: No valid input port(s) found
WARNING(144): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:332] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(145): No ports matched 'rxd_lo_i[2]'
WARNING(146): No ports matched 'rxd_hi_i[2]'
WARNING(147): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:333] No valid object(s) found for ''
WARNING(148): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:333] set_input_delay: No valid input port(s) found
WARNING(149): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:333] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(150): No ports matched 'rxd_lo_i[2]'
WARNING(151): No ports matched 'rxd_hi_i[2]'
WARNING(152): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:334] No valid object(s) found for ''
WARNING(153): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:334] set_input_delay: No valid input port(s) found
WARNING(154): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:334] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(155): No ports matched 'rxd_lo_i[3]'
WARNING(156): No ports matched 'rxd_hi_i[3]'
WARNING(157): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:335] No valid object(s) found for ''
WARNING(158): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:335] set_input_delay: No valid input port(s) found
WARNING(159): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:335] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(160): No ports matched 'rxd_lo_i[3]'
WARNING(161): No ports matched 'rxd_hi_i[3]'
WARNING(162): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:336] No valid object(s) found for ''
WARNING(163): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:336] set_input_delay: No valid input port(s) found
WARNING(164): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:336] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(165): No ports matched 'mdc_o_LO'
WARNING(166): No ports matched 'mdc_o_HI'
WARNING(167): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:337] No clocks matched 'clk_10m'
WARNING(168): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:337] set_output_delay: No valid clock found for -clock
WARNING(169): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:337] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(170): No ports matched 'mdc_o_LO'
WARNING(171): No ports matched 'mdc_o_HI'
WARNING(172): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:338] No clocks matched 'clk_10m'
WARNING(173): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:338] set_output_delay: No valid clock found for -clock
WARNING(174): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:338] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(175): No ports matched 'mdc_o1_LO'
WARNING(176): No ports matched 'mdc_o1_HI'
WARNING(177): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:339] No clocks matched 'clk_10m'
WARNING(178): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:339] set_output_delay: No valid clock found for -clock
WARNING(179): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:339] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(180): No ports matched 'mdc_o1_LO'
WARNING(181): No ports matched 'mdc_o1_HI'
WARNING(182): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:340] No clocks matched 'clk_10m'
WARNING(183): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:340] set_output_delay: No valid clock found for -clock
WARNING(184): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:340] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(185): No ports matched 'tx_en_o_LO'
WARNING(186): No ports matched 'tx_en_o_HI'
WARNING(187): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:341] No valid object(s) found for ''
WARNING(188): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:341] set_output_delay: No valid output port(s) found
WARNING(189): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:341] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(190): No ports matched 'tx_en_o_LO'
WARNING(191): No ports matched 'tx_en_o_HI'
WARNING(192): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:342] No valid object(s) found for ''
WARNING(193): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:342] set_output_delay: No valid output port(s) found
WARNING(194): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:342] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(195): No ports matched 'tx_en_o1_LO'
WARNING(196): No ports matched 'tx_en_o1_HI'
WARNING(197): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:343] No valid object(s) found for ''
WARNING(198): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:343] set_output_delay: No valid output port(s) found
WARNING(199): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:343] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(200): No ports matched 'tx_en_o1_LO'
WARNING(201): No ports matched 'tx_en_o1_HI'
WARNING(202): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:344] No valid object(s) found for ''
WARNING(203): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:344] set_output_delay: No valid output port(s) found
WARNING(204): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:344] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(205): No ports matched 'txc_lo_o'
WARNING(206): No ports matched 'txc_hi_o'
WARNING(207): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:345] No valid object(s) found for ''
WARNING(208): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:345] set_output_delay: No valid output port(s) found
WARNING(209): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:345] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(210): No ports matched 'txc_lo_o'
WARNING(211): No ports matched 'txc_hi_o'
WARNING(212): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:346] No valid object(s) found for ''
WARNING(213): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:346] set_output_delay: No valid output port(s) found
WARNING(214): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:346] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(215): No ports matched 'txc1_LO'
WARNING(216): No ports matched 'txc1_HI'
WARNING(217): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:347] No valid object(s) found for ''
WARNING(218): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:347] set_output_delay: No valid output port(s) found
WARNING(219): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:347] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(220): No ports matched 'txc1_LO'
WARNING(221): No ports matched 'txc1_HI'
WARNING(222): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:348] No valid object(s) found for ''
WARNING(223): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:348] set_output_delay: No valid output port(s) found
WARNING(224): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:348] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(225): No ports matched 'txd1_LO[0]'
WARNING(226): No ports matched 'txd1_HI[0]'
WARNING(227): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:349] No valid object(s) found for ''
WARNING(228): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:349] set_output_delay: No valid output port(s) found
WARNING(229): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:349] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(230): No ports matched 'txd1_LO[0]'
WARNING(231): No ports matched 'txd1_HI[0]'
WARNING(232): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:350] No valid object(s) found for ''
WARNING(233): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:350] set_output_delay: No valid output port(s) found
WARNING(234): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:350] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(235): No ports matched 'txd1_LO[1]'
WARNING(236): No ports matched 'txd1_HI[1]'
WARNING(237): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:351] No valid object(s) found for ''
WARNING(238): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:351] set_output_delay: No valid output port(s) found
WARNING(239): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:351] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(240): No ports matched 'txd1_LO[1]'
WARNING(241): No ports matched 'txd1_HI[1]'
WARNING(242): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:352] No valid object(s) found for ''
WARNING(243): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:352] set_output_delay: No valid output port(s) found
WARNING(244): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:352] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(245): No ports matched 'txd1_LO[2]'
WARNING(246): No ports matched 'txd1_HI[2]'
WARNING(247): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:353] No valid object(s) found for ''
WARNING(248): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:353] set_output_delay: No valid output port(s) found
WARNING(249): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:353] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(250): No ports matched 'txd1_LO[2]'
WARNING(251): No ports matched 'txd1_HI[2]'
WARNING(252): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:354] No valid object(s) found for ''
WARNING(253): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:354] set_output_delay: No valid output port(s) found
WARNING(254): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:354] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(255): No ports matched 'txd1_LO[3]'
WARNING(256): No ports matched 'txd1_HI[3]'
WARNING(257): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:355] No valid object(s) found for ''
WARNING(258): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:355] set_output_delay: No valid output port(s) found
WARNING(259): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:355] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(260): No ports matched 'txd1_LO[3]'
WARNING(261): No ports matched 'txd1_HI[3]'
WARNING(262): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:356] No valid object(s) found for ''
WARNING(263): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:356] set_output_delay: No valid output port(s) found
WARNING(264): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:356] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(265): No ports matched 'txd_lo_o[0]'
WARNING(266): No ports matched 'txd_hi_o[0]'
WARNING(267): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:357] No valid object(s) found for ''
WARNING(268): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:357] set_output_delay: No valid output port(s) found
WARNING(269): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:357] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(270): No ports matched 'txd_lo_o[0]'
WARNING(271): No ports matched 'txd_hi_o[0]'
WARNING(272): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:358] No valid object(s) found for ''
WARNING(273): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:358] set_output_delay: No valid output port(s) found
WARNING(274): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:358] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(275): No ports matched 'txd_lo_o[1]'
WARNING(276): No ports matched 'txd_hi_o[1]'
WARNING(277): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:359] No valid object(s) found for ''
WARNING(278): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:359] set_output_delay: No valid output port(s) found
WARNING(279): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:359] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(280): No ports matched 'txd_lo_o[1]'
WARNING(281): No ports matched 'txd_hi_o[1]'
WARNING(282): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:360] No valid object(s) found for ''
WARNING(283): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:360] set_output_delay: No valid output port(s) found
WARNING(284): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:360] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(285): No ports matched 'txd_lo_o[2]'
WARNING(286): No ports matched 'txd_hi_o[2]'
WARNING(287): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:361] No valid object(s) found for ''
WARNING(288): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:361] set_output_delay: No valid output port(s) found
WARNING(289): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:361] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(290): No ports matched 'txd_lo_o[2]'
WARNING(291): No ports matched 'txd_hi_o[2]'
WARNING(292): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:362] No valid object(s) found for ''
WARNING(293): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:362] set_output_delay: No valid output port(s) found
WARNING(294): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:362] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(295): No ports matched 'txd_lo_o[3]'
WARNING(296): No ports matched 'txd_hi_o[3]'
WARNING(297): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:363] No valid object(s) found for ''
WARNING(298): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:363] set_output_delay: No valid output port(s) found
WARNING(299): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:363] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(300): No ports matched 'txd_lo_o[3]'
WARNING(301): No ports matched 'txd_hi_o[3]'
WARNING(302): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:364] No valid object(s) found for ''
WARNING(303): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:364] set_output_delay: No valid output port(s) found
WARNING(304): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:364] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(305): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(306): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:368] No valid object(s) found for ''
WARNING(307): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:368] set_output_delay: No valid output port found for -reference_pin
WARNING(308): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:368] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(309): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(310): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:369] No valid object(s) found for ''
WARNING(311): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:369] set_output_delay: No valid output port found for -reference_pin
WARNING(312): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:369] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(313): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(314): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:370] No valid object(s) found for ''
WARNING(315): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:370] set_output_delay: No valid output port found for -reference_pin
WARNING(316): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:370] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(317): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(318): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:371] No valid object(s) found for ''
WARNING(319): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:371] set_output_delay: No valid output port found for -reference_pin
WARNING(320): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:371] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(321): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(322): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:372] No valid object(s) found for ''
WARNING(323): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:372] set_output_delay: No valid output port found for -reference_pin
WARNING(324): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:372] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(325): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(326): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:373] No valid object(s) found for ''
WARNING(327): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:373] set_output_delay: No valid output port found for -reference_pin
WARNING(328): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:373] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(329): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(330): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:374] No valid object(s) found for ''
WARNING(331): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:374] set_output_delay: No valid output port found for -reference_pin
WARNING(332): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:374] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(333): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(334): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:375] No valid object(s) found for ''
WARNING(335): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:375] set_output_delay: No valid output port found for -reference_pin
WARNING(336): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:375] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(337): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(338): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:376] No valid object(s) found for ''
WARNING(339): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:376] set_output_delay: No valid output port found for -reference_pin
WARNING(340): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:376] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(341): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(342): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:377] No valid object(s) found for ''
WARNING(343): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:377] set_output_delay: No valid output port found for -reference_pin
WARNING(344): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:377] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(345): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(346): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:378] No valid object(s) found for ''
WARNING(347): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:378] set_output_delay: No valid output port found for -reference_pin
WARNING(348): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:378] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(349): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(350): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:379] No valid object(s) found for ''
WARNING(351): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:379] set_output_delay: No valid output port found for -reference_pin
WARNING(352): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:379] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(353): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(354): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:380] No valid object(s) found for ''
WARNING(355): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:380] set_output_delay: No valid output port found for -reference_pin
WARNING(356): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:380] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(357): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(358): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:381] No valid object(s) found for ''
WARNING(359): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:381] set_output_delay: No valid output port found for -reference_pin
WARNING(360): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:381] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(361): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(362): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:382] No valid object(s) found for ''
WARNING(363): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:382] set_output_delay: No valid output port found for -reference_pin
WARNING(364): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:382] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(365): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(366): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:383] No valid object(s) found for ''
WARNING(367): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:383] set_output_delay: No valid output port found for -reference_pin
WARNING(368): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:383] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(369): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(370): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:384] No valid object(s) found for ''
WARNING(371): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:384] set_output_delay: No valid output port found for -reference_pin
WARNING(372): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:384] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(373): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(374): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:385] No valid object(s) found for ''
WARNING(375): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:385] set_output_delay: No valid output port found for -reference_pin
WARNING(376): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:385] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(377): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(378): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:386] No valid object(s) found for ''
WARNING(379): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:386] set_output_delay: No valid output port found for -reference_pin
WARNING(380): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:386] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(381): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(382): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:387] No valid object(s) found for ''
WARNING(383): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:387] set_output_delay: No valid output port found for -reference_pin
WARNING(384): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:387] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(385): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(386): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:388] No valid object(s) found for ''
WARNING(387): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:388] set_output_delay: No valid output port found for -reference_pin
WARNING(388): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:388] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(389): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(390): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:389] No valid object(s) found for ''
WARNING(391): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:389] set_output_delay: No valid output port found for -reference_pin
WARNING(392): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:389] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(393): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(394): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:390] No valid object(s) found for ''
WARNING(395): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:390] set_output_delay: No valid output port found for -reference_pin
WARNING(396): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:390] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(397): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(398): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:391] No valid object(s) found for ''
WARNING(399): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:391] set_output_delay: No valid output port found for -reference_pin
WARNING(400): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:391] Unable to run 'set_output_delay' constraint due to warnings found

SDC file 'F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc' parsed successfully.
11 clocks (including virtual clocks), 66 inputs and 89 outputs were constrained.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Router Setup
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[Setup Parallel Routing Scheduler]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Route Circuit with 4 threads
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
CSS enabled! Optimizing clock skews ... 
Non-legalized beneficial skew improved geomean CPD by 6.66% (from 2734ps to 2552ps)
CSS improved CPD of clock tdqss_clk by 0.00% (from 2094ps to 2094ps)
CSS improved CPD of clock core_clk by 1.10% (from 4557ps to 4507ps)
CSS improved CPD of clock tac_clk by 13.00% (from 2624ps to 2283ps)
CSS improved CPD of clock twd_clk by 2.24% (from 2233ps to 2183ps)
Discretized beneficial skew improved geomean CPD by 4.24% (from 2734ps to 2618ps in 15 iterations and 2.4 sec)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  1: overlap=41572   heapops=6913459    (0%) cpd=2283  frr=1.00  msec=9345
[Setup Delay Budgets | 890.8 ms]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Hold Fixing
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Total min wire delay:  33596418
Hold fix wire delay:        334
Hold fix delay ratio:      0.0%

Pins requiring hold fixing: 6 (0.0 %)
Max pin hold fix delay:    162 ps (118 ps first iter)
Median pin hold fix delay: 57 ps
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  2: overlap=5744    heapops=6148306    (46%) cpd=2430  frr=1.06  msec=5114
Iter  3: overlap=1434    heapops=3182720    (71%) cpd=2430  frr=1.06  msec=3646
Iter  4: overlap=351     heapops=1112691    (84%) cpd=2430  frr=1.06  msec=2262
Iter  5: overlap=109     heapops=472595     (88%) cpd=2430  frr=1.06  msec=2165
[Rebuild Parallel Routing Scheduler]
Iter  6: overlap=51      heapops=108291     (90%) cpd=2430  frr=1.06  msec=2272
Iter  7: overlap=24      heapops=97463      (90%) cpd=2430  frr=1.06  msec=2019
Iter  8: overlap=14      heapops=79256      (90%) cpd=2430  frr=1.06  msec=1818
Iter  9: overlap=10      heapops=75304      (90%) cpd=2430  frr=1.06  msec=1820
Iter 10: overlap=13      heapops=73649      (90%) cpd=2430  frr=1.06  msec=1815
Iter 11: overlap=6       heapops=75263      (90%) cpd=2430  frr=1.06  msec=1811
Iter 12: overlap=4       heapops=73850      (90%) cpd=2430  frr=1.06  msec=1825
Iter 13: overlap=6       heapops=73327      (90%) cpd=2432  frr=1.07  msec=1838
Iter 14: overlap=6       heapops=73801      (90%) cpd=2456  frr=1.08  msec=1813
Iter 15: overlap=3       heapops=73424      (90%) cpd=2456  frr=1.08  msec=1820
Iter 16: overlap=3       heapops=73031      (90%) cpd=2456  frr=1.08  msec=1918
Iter 17: overlap=1       heapops=73037      (90%) cpd=2471  frr=1.08  msec=1825
Iter 18: overlap=3       heapops=72926      (90%) cpd=2456  frr=1.08  msec=1846
Iter 19: overlap=3       heapops=73008      (90%) cpd=2473  frr=1.08  msec=1827
Iter 20: overlap=0       heapops=74079      (90%) cpd=2496  frr=1.09  msec=1823
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Result
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Succeeded in 57.11 seconds taking 20 iterations! 

First iteration critical path delay = 2.283 ns 
Last iteration critical path delay  = 2.496 ns (ratio = 1.09)
Max Routing Heap Size = 29899
Routing trace written to file 'F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/outflow/DDR3_MC.troutingtraces' 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing took 63.2381 seconds.
	Routing took 18.2188 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 1930.16 MB, end = 2252.37 MB, delta = 322.208 MB
	Routing peak virtual memory usage = 2321.54 MB
Routing resident set memory usage: begin = 1854.32 MB, end = 2110.33 MB, delta = 256.012 MB
	Routing peak resident set memory usage = 2201.04 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****
WARNING(401): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:26] No clocks matched 'jtag_inst1_TCK'
WARNING(402): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:26] set_clock_groups: No valid clock(s) found for -group 'jtag_inst1_TCK'
WARNING(403): No ports matched 'jtag_inst1_TCK'
WARNING(404): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:55] No valid object(s) found for ''
WARNING(405): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:55] No valid pin(s) found for clock
WARNING(406): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:55] Unable to run 'create_clock' constraint due to warnings found
WARNING(407): No ports matched 'jtag_inst1_DRCK'
WARNING(408): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:56] No valid object(s) found for ''
WARNING(409): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:56] No valid pin(s) found for clock
WARNING(410): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:56] Unable to run 'create_clock' constraint due to warnings found
WARNING(411): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:57] No clocks matched 'jtag_inst1_TCK'
WARNING(412): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:57] set_output_delay: No valid clock found for -clock
WARNING(413): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:57] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(414): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING(415): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:58] set_output_delay: No valid clock found for -clock
WARNING(416): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:58] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(417): No ports matched 'jtag_inst1_CAPTURE'
WARNING(418): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING(419): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:59] set_input_delay: No valid clock found for -clock
WARNING(420): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:59] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(421): No ports matched 'jtag_inst1_CAPTURE'
WARNING(422): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING(423): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING(424): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(425): No ports matched 'jtag_inst1_RESET'
WARNING(426): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING(427): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING(428): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(429): No ports matched 'jtag_inst1_RESET'
WARNING(430): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING(431): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING(432): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(433): No ports matched 'jtag_inst1_RUNTEST'
WARNING(434): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING(435): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING(436): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(437): No ports matched 'jtag_inst1_RUNTEST'
WARNING(438): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING(439): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING(440): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(441): No ports matched 'jtag_inst1_SEL'
WARNING(442): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING(443): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING(444): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(445): No ports matched 'jtag_inst1_SEL'
WARNING(446): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:66] No clocks matched 'jtag_inst1_TCK'
WARNING(447): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:66] set_input_delay: No valid clock found for -clock
WARNING(448): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:66] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(449): No ports matched 'jtag_inst1_UPDATE'
WARNING(450): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:67] No clocks matched 'jtag_inst1_TCK'
WARNING(451): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:67] set_input_delay: No valid clock found for -clock
WARNING(452): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:67] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(453): No ports matched 'jtag_inst1_UPDATE'
WARNING(454): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:68] No clocks matched 'jtag_inst1_TCK'
WARNING(455): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:68] set_input_delay: No valid clock found for -clock
WARNING(456): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:68] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(457): No ports matched 'jtag_inst1_SHIFT'
WARNING(458): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:69] No clocks matched 'jtag_inst1_TCK'
WARNING(459): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:69] set_input_delay: No valid clock found for -clock
WARNING(460): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:69] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(461): No ports matched 'jtag_inst1_SHIFT'
WARNING(462): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:70] No clocks matched 'jtag_inst1_TCK'
WARNING(463): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:70] set_input_delay: No valid clock found for -clock
WARNING(464): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:70] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(465): No ports matched 'rx_dv_LO'
WARNING(466): No ports matched 'rx_dv_HI'
WARNING(467): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:315] No clocks matched 'rxc'
WARNING(468): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:315] set_input_delay: No valid clock found for -clock
WARNING(469): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:315] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(470): No ports matched 'rx_dv_LO'
WARNING(471): No ports matched 'rx_dv_HI'
WARNING(472): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:316] No clocks matched 'rxc'
WARNING(473): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:316] set_input_delay: No valid clock found for -clock
WARNING(474): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:316] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(475): No ports matched 'rx_dv1_LO'
WARNING(476): No ports matched 'rx_dv1_HI'
WARNING(477): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:317] No clocks matched 'rxc1'
WARNING(478): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:317] set_input_delay: No valid clock found for -clock
WARNING(479): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:317] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(480): No ports matched 'rx_dv1_LO'
WARNING(481): No ports matched 'rx_dv1_HI'
WARNING(482): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:318] No clocks matched 'rxc1'
WARNING(483): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:318] set_input_delay: No valid clock found for -clock
WARNING(484): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:318] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(485): No ports matched 'rxd1_LO[0]'
WARNING(486): No ports matched 'rxd1_HI[0]'
WARNING(487): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:321] No valid object(s) found for ''
WARNING(488): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:321] set_input_delay: No valid input port(s) found
WARNING(489): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:321] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(490): No ports matched 'rxd1_LO[0]'
WARNING(491): No ports matched 'rxd1_HI[0]'
WARNING(492): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:322] No valid object(s) found for ''
WARNING(493): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:322] set_input_delay: No valid input port(s) found
WARNING(494): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:322] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(495): No ports matched 'rxd1_LO[1]'
WARNING(496): No ports matched 'rxd1_HI[1]'
WARNING(497): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:323] No valid object(s) found for ''
WARNING(498): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:323] set_input_delay: No valid input port(s) found
WARNING(499): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:323] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(500): No ports matched 'rxd1_LO[1]'
WARNING(501): No ports matched 'rxd1_HI[1]'
WARNING(502): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:324] No valid object(s) found for ''
WARNING(503): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:324] set_input_delay: No valid input port(s) found
WARNING(504): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:324] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(505): No ports matched 'rxd1_LO[2]'
WARNING(506): No ports matched 'rxd1_HI[2]'
WARNING(507): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:325] No valid object(s) found for ''
WARNING(508): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:325] set_input_delay: No valid input port(s) found
WARNING(509): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:325] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(510): No ports matched 'rxd1_LO[2]'
WARNING(511): No ports matched 'rxd1_HI[2]'
WARNING(512): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:326] No valid object(s) found for ''
WARNING(513): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:326] set_input_delay: No valid input port(s) found
WARNING(514): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:326] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(515): No ports matched 'rxd1_LO[3]'
WARNING(516): No ports matched 'rxd1_HI[3]'
WARNING(517): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:327] No valid object(s) found for ''
WARNING(518): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:327] set_input_delay: No valid input port(s) found
WARNING(519): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:327] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(520): No ports matched 'rxd1_LO[3]'
WARNING(521): No ports matched 'rxd1_HI[3]'
WARNING(522): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:328] No valid object(s) found for ''
WARNING(523): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:328] set_input_delay: No valid input port(s) found
WARNING(524): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:328] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(525): No ports matched 'rxd_lo_i[0]'
WARNING(526): No ports matched 'rxd_hi_i[0]'
WARNING(527): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:329] No valid object(s) found for ''
WARNING(528): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:329] set_input_delay: No valid input port(s) found
WARNING(529): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:329] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(530): No ports matched 'rxd_lo_i[0]'
WARNING(531): No ports matched 'rxd_hi_i[0]'
WARNING(532): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:330] No valid object(s) found for ''
WARNING(533): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:330] set_input_delay: No valid input port(s) found
WARNING(534): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:330] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(535): No ports matched 'rxd_lo_i[1]'
WARNING(536): No ports matched 'rxd_hi_i[1]'
WARNING(537): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:331] No valid object(s) found for ''
WARNING(538): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:331] set_input_delay: No valid input port(s) found
WARNING(539): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:331] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(540): No ports matched 'rxd_lo_i[1]'
WARNING(541): No ports matched 'rxd_hi_i[1]'
WARNING(542): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:332] No valid object(s) found for ''
WARNING(543): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:332] set_input_delay: No valid input port(s) found
WARNING(544): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:332] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(545): No ports matched 'rxd_lo_i[2]'
WARNING(546): No ports matched 'rxd_hi_i[2]'
WARNING(547): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:333] No valid object(s) found for ''
WARNING(548): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:333] set_input_delay: No valid input port(s) found
WARNING(549): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:333] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(550): No ports matched 'rxd_lo_i[2]'
WARNING(551): No ports matched 'rxd_hi_i[2]'
WARNING(552): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:334] No valid object(s) found for ''
WARNING(553): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:334] set_input_delay: No valid input port(s) found
WARNING(554): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:334] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(555): No ports matched 'rxd_lo_i[3]'
WARNING(556): No ports matched 'rxd_hi_i[3]'
WARNING(557): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:335] No valid object(s) found for ''
WARNING(558): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:335] set_input_delay: No valid input port(s) found
WARNING(559): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:335] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(560): No ports matched 'rxd_lo_i[3]'
WARNING(561): No ports matched 'rxd_hi_i[3]'
WARNING(562): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:336] No valid object(s) found for ''
WARNING(563): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:336] set_input_delay: No valid input port(s) found
WARNING(564): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:336] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(565): No ports matched 'mdc_o_LO'
WARNING(566): No ports matched 'mdc_o_HI'
WARNING(567): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:337] No clocks matched 'clk_10m'
WARNING(568): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:337] set_output_delay: No valid clock found for -clock
WARNING(569): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:337] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(570): No ports matched 'mdc_o_LO'
WARNING(571): No ports matched 'mdc_o_HI'
WARNING(572): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:338] No clocks matched 'clk_10m'
WARNING(573): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:338] set_output_delay: No valid clock found for -clock
WARNING(574): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:338] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(575): No ports matched 'mdc_o1_LO'
WARNING(576): No ports matched 'mdc_o1_HI'
WARNING(577): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:339] No clocks matched 'clk_10m'
WARNING(578): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:339] set_output_delay: No valid clock found for -clock
WARNING(579): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:339] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(580): No ports matched 'mdc_o1_LO'
WARNING(581): No ports matched 'mdc_o1_HI'
WARNING(582): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:340] No clocks matched 'clk_10m'
WARNING(583): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:340] set_output_delay: No valid clock found for -clock
WARNING(584): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:340] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(585): No ports matched 'tx_en_o_LO'
WARNING(586): No ports matched 'tx_en_o_HI'
WARNING(587): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:341] No valid object(s) found for ''
WARNING(588): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:341] set_output_delay: No valid output port(s) found
WARNING(589): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:341] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(590): No ports matched 'tx_en_o_LO'
WARNING(591): No ports matched 'tx_en_o_HI'
WARNING(592): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:342] No valid object(s) found for ''
WARNING(593): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:342] set_output_delay: No valid output port(s) found
WARNING(594): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:342] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(595): No ports matched 'tx_en_o1_LO'
WARNING(596): No ports matched 'tx_en_o1_HI'
WARNING(597): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:343] No valid object(s) found for ''
WARNING(598): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:343] set_output_delay: No valid output port(s) found
WARNING(599): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:343] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(600): No ports matched 'tx_en_o1_LO'
WARNING(601): No ports matched 'tx_en_o1_HI'
WARNING(602): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:344] No valid object(s) found for ''
WARNING(603): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:344] set_output_delay: No valid output port(s) found
WARNING(604): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:344] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(605): No ports matched 'txc_lo_o'
WARNING(606): No ports matched 'txc_hi_o'
WARNING(607): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:345] No valid object(s) found for ''
WARNING(608): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:345] set_output_delay: No valid output port(s) found
WARNING(609): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:345] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(610): No ports matched 'txc_lo_o'
WARNING(611): No ports matched 'txc_hi_o'
WARNING(612): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:346] No valid object(s) found for ''
WARNING(613): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:346] set_output_delay: No valid output port(s) found
WARNING(614): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:346] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(615): No ports matched 'txc1_LO'
WARNING(616): No ports matched 'txc1_HI'
WARNING(617): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:347] No valid object(s) found for ''
WARNING(618): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:347] set_output_delay: No valid output port(s) found
WARNING(619): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:347] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(620): No ports matched 'txc1_LO'
WARNING(621): No ports matched 'txc1_HI'
WARNING(622): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:348] No valid object(s) found for ''
WARNING(623): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:348] set_output_delay: No valid output port(s) found
WARNING(624): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:348] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(625): No ports matched 'txd1_LO[0]'
WARNING(626): No ports matched 'txd1_HI[0]'
WARNING(627): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:349] No valid object(s) found for ''
WARNING(628): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:349] set_output_delay: No valid output port(s) found
WARNING(629): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:349] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(630): No ports matched 'txd1_LO[0]'
WARNING(631): No ports matched 'txd1_HI[0]'
WARNING(632): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:350] No valid object(s) found for ''
WARNING(633): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:350] set_output_delay: No valid output port(s) found
WARNING(634): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:350] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(635): No ports matched 'txd1_LO[1]'
WARNING(636): No ports matched 'txd1_HI[1]'
WARNING(637): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:351] No valid object(s) found for ''
WARNING(638): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:351] set_output_delay: No valid output port(s) found
WARNING(639): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:351] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(640): No ports matched 'txd1_LO[1]'
WARNING(641): No ports matched 'txd1_HI[1]'
WARNING(642): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:352] No valid object(s) found for ''
WARNING(643): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:352] set_output_delay: No valid output port(s) found
WARNING(644): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:352] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(645): No ports matched 'txd1_LO[2]'
WARNING(646): No ports matched 'txd1_HI[2]'
WARNING(647): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:353] No valid object(s) found for ''
WARNING(648): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:353] set_output_delay: No valid output port(s) found
WARNING(649): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:353] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(650): No ports matched 'txd1_LO[2]'
WARNING(651): No ports matched 'txd1_HI[2]'
WARNING(652): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:354] No valid object(s) found for ''
WARNING(653): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:354] set_output_delay: No valid output port(s) found
WARNING(654): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:354] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(655): No ports matched 'txd1_LO[3]'
WARNING(656): No ports matched 'txd1_HI[3]'
WARNING(657): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:355] No valid object(s) found for ''
WARNING(658): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:355] set_output_delay: No valid output port(s) found
WARNING(659): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:355] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(660): No ports matched 'txd1_LO[3]'
WARNING(661): No ports matched 'txd1_HI[3]'
WARNING(662): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:356] No valid object(s) found for ''
WARNING(663): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:356] set_output_delay: No valid output port(s) found
WARNING(664): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:356] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(665): No ports matched 'txd_lo_o[0]'
WARNING(666): No ports matched 'txd_hi_o[0]'
WARNING(667): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:357] No valid object(s) found for ''
WARNING(668): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:357] set_output_delay: No valid output port(s) found
WARNING(669): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:357] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(670): No ports matched 'txd_lo_o[0]'
WARNING(671): No ports matched 'txd_hi_o[0]'
WARNING(672): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:358] No valid object(s) found for ''
WARNING(673): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:358] set_output_delay: No valid output port(s) found
WARNING(674): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:358] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(675): No ports matched 'txd_lo_o[1]'
WARNING(676): No ports matched 'txd_hi_o[1]'
WARNING(677): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:359] No valid object(s) found for ''
WARNING(678): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:359] set_output_delay: No valid output port(s) found
WARNING(679): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:359] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(680): No ports matched 'txd_lo_o[1]'
WARNING(681): No ports matched 'txd_hi_o[1]'
WARNING(682): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:360] No valid object(s) found for ''
WARNING(683): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:360] set_output_delay: No valid output port(s) found
WARNING(684): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:360] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(685): No ports matched 'txd_lo_o[2]'
WARNING(686): No ports matched 'txd_hi_o[2]'
WARNING(687): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:361] No valid object(s) found for ''
WARNING(688): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:361] set_output_delay: No valid output port(s) found
WARNING(689): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:361] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(690): No ports matched 'txd_lo_o[2]'
WARNING(691): No ports matched 'txd_hi_o[2]'
WARNING(692): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:362] No valid object(s) found for ''
WARNING(693): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:362] set_output_delay: No valid output port(s) found
WARNING(694): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:362] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(695): No ports matched 'txd_lo_o[3]'
WARNING(696): No ports matched 'txd_hi_o[3]'
WARNING(697): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:363] No valid object(s) found for ''
WARNING(698): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:363] set_output_delay: No valid output port(s) found
WARNING(699): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:363] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(700): No ports matched 'txd_lo_o[3]'
WARNING(701): No ports matched 'txd_hi_o[3]'
WARNING(702): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:364] No valid object(s) found for ''
WARNING(703): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:364] set_output_delay: No valid output port(s) found
WARNING(704): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:364] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(705): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(706): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:368] No valid object(s) found for ''
WARNING(707): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:368] set_output_delay: No valid output port found for -reference_pin
WARNING(708): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:368] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(709): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(710): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:369] No valid object(s) found for ''
WARNING(711): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:369] set_output_delay: No valid output port found for -reference_pin
WARNING(712): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:369] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(713): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(714): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:370] No valid object(s) found for ''
WARNING(715): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:370] set_output_delay: No valid output port found for -reference_pin
WARNING(716): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:370] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(717): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(718): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:371] No valid object(s) found for ''
WARNING(719): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:371] set_output_delay: No valid output port found for -reference_pin
WARNING(720): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:371] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(721): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(722): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:372] No valid object(s) found for ''
WARNING(723): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:372] set_output_delay: No valid output port found for -reference_pin
WARNING(724): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:372] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(725): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(726): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:373] No valid object(s) found for ''
WARNING(727): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:373] set_output_delay: No valid output port found for -reference_pin
WARNING(728): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:373] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(729): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(730): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:374] No valid object(s) found for ''
WARNING(731): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:374] set_output_delay: No valid output port found for -reference_pin
WARNING(732): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:374] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(733): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(734): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:375] No valid object(s) found for ''
WARNING(735): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:375] set_output_delay: No valid output port found for -reference_pin
WARNING(736): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:375] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(737): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(738): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:376] No valid object(s) found for ''
WARNING(739): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:376] set_output_delay: No valid output port found for -reference_pin
WARNING(740): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:376] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(741): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(742): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:377] No valid object(s) found for ''
WARNING(743): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:377] set_output_delay: No valid output port found for -reference_pin
WARNING(744): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:377] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(745): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(746): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:378] No valid object(s) found for ''
WARNING(747): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:378] set_output_delay: No valid output port found for -reference_pin
WARNING(748): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:378] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(749): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(750): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:379] No valid object(s) found for ''
WARNING(751): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:379] set_output_delay: No valid output port found for -reference_pin
WARNING(752): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:379] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(753): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(754): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:380] No valid object(s) found for ''
WARNING(755): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:380] set_output_delay: No valid output port found for -reference_pin
WARNING(756): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:380] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(757): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(758): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:381] No valid object(s) found for ''
WARNING(759): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:381] set_output_delay: No valid output port found for -reference_pin
WARNING(760): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:381] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(761): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(762): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:382] No valid object(s) found for ''
WARNING(763): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:382] set_output_delay: No valid output port found for -reference_pin
WARNING(764): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:382] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(765): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(766): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:383] No valid object(s) found for ''
WARNING(767): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:383] set_output_delay: No valid output port found for -reference_pin
WARNING(768): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:383] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(769): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(770): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:384] No valid object(s) found for ''
WARNING(771): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:384] set_output_delay: No valid output port found for -reference_pin
WARNING(772): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:384] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(773): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~175'
WARNING(774): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:385] No valid object(s) found for ''
WARNING(775): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:385] set_output_delay: No valid output port found for -reference_pin
WARNING(776): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:385] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(777): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(778): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:386] No valid object(s) found for ''
WARNING(779): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:386] set_output_delay: No valid output port found for -reference_pin
WARNING(780): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:386] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(781): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~215'
WARNING(782): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:387] No valid object(s) found for ''
WARNING(783): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:387] set_output_delay: No valid output port found for -reference_pin
WARNING(784): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:387] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(785): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(786): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:388] No valid object(s) found for ''
WARNING(787): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:388] set_output_delay: No valid output port found for -reference_pin
WARNING(788): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:388] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(789): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~187'
WARNING(790): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:389] No valid object(s) found for ''
WARNING(791): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:389] set_output_delay: No valid output port found for -reference_pin
WARNING(792): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:389] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(793): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(794): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:390] No valid object(s) found for ''
WARNING(795): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:390] set_output_delay: No valid output port found for -reference_pin
WARNING(796): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:390] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(797): No ports matched 'hdmi_rx_slow_clk~CLKOUT~218~200'
WARNING(798): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:391] No valid object(s) found for ''
WARNING(799): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:391] set_output_delay: No valid output port found for -reference_pin
WARNING(800): [SDC F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc:391] Unable to run 'set_output_delay' constraint due to warnings found

SDC file 'F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/DDR3_MC.pt.sdc' parsed successfully.
11 clocks (including virtual clocks), 66 inputs and 89 outputs were constrained.

Timer::BuildGraph: ============ Cutting edge BACK edge from i14354:in[1] to i14354:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14344:in[1] to i14344:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14334:in[1] to i14334:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14324:in[1] to i14324:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14314:in[1] to i14314:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14304:in[1] to i14304:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14294:in[1] to i14294:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14284:in[1] to i14284:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14274:in[1] to i14274:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14264:in[1] to i14264:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14254:in[1] to i14254:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14244:in[1] to i14244:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14234:in[1] to i14234:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14224:in[1] to i14224:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14214:in[1] to i14214:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13254:in[0] to i13254:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14134:in[0] to i14134:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14124:in[1] to i14124:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14114:in[1] to i14114:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14104:in[1] to i14104:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14094:in[1] to i14094:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14084:in[1] to i14084:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14074:in[1] to i14074:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14064:in[1] to i14064:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14054:in[1] to i14054:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14044:in[1] to i14044:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14034:in[1] to i14034:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14024:in[1] to i14024:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14014:in[1] to i14014:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i14004:in[1] to i14004:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13994:in[1] to i13994:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13984:in[1] to i13984:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13884:in[0] to i13884:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13874:in[0] to i13874:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13864:in[0] to i13864:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13854:in[0] to i13854:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13844:in[0] to i13844:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13834:in[0] to i13834:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13824:in[0] to i13824:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13814:in[0] to i13814:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13804:in[0] to i13804:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13794:in[0] to i13794:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13784:in[0] to i13784:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13774:in[0] to i13774:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13764:in[0] to i13764:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13754:in[0] to i13754:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13744:in[0] to i13744:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13734:in[0] to i13734:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13724:in[0] to i13724:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13714:in[0] to i13714:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13704:in[0] to i13704:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13694:in[0] to i13694:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13684:in[0] to i13684:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13674:in[0] to i13674:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13664:in[0] to i13664:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13654:in[0] to i13654:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13644:in[0] to i13644:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13634:in[0] to i13634:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13624:in[0] to i13624:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13614:in[0] to i13614:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13504:in[0] to i13504:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13494:in[0] to i13494:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13484:in[0] to i13484:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13474:in[0] to i13474:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13464:in[0] to i13464:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13454:in[0] to i13454:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13444:in[0] to i13444:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13434:in[0] to i13434:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13424:in[0] to i13424:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13414:in[0] to i13414:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13404:in[0] to i13404:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13394:in[0] to i13394:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13384:in[0] to i13384:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13374:in[0] to i13374:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13364:in[0] to i13364:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13354:in[0] to i13354:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13604:in[0] to i13604:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13594:in[0] to i13594:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13584:in[0] to i13584:out 
Timer::BuildGraph: ============ Cutting edge BACK edge from i13264:in[0] to i13264:out 
Maximum possible analyzed clocks frequency
   Clock Name    Period (ns)  Frequency (MHz)     Edge
sys_clk             6.164        162.232         (R-R)
tdqss_clk           2.220        450.450         (R-R)
core_clk            4.665        214.362         (R-R)
tac_clk             2.622        381.388         (R-R)
twd_clk             2.295        435.730         (R-R)
hdmi_rx_slow_clk    4.002        249.875         (R-R)

Geomean max period: 3.397

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
sys_clk          sys_clk               9.260             3.096           (R-R)
tdqss_clk        tdqss_clk             2.500             0.280           (R-R)
core_clk         core_clk              5.000             0.335           (R-R)
tac_clk          tac_clk               2.500            -0.122           (R-R)
twd_clk          twd_clk               2.500             0.205           (R-R)
hdmi_rx_slow_clk hdmi_rx_slow_clk      6.734             2.732           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
sys_clk          sys_clk               0.000            0.033            (R-R)
tdqss_clk        tdqss_clk             0.000            0.091            (R-R)
core_clk         core_clk              0.000            0.063            (R-R)
tac_clk          tac_clk               0.000            0.026            (R-R)
twd_clk          twd_clk               0.000            0.052            (R-R)
hdmi_rx_slow_clk hdmi_rx_slow_clk      0.000            0.074            (R-R)

WARNING(801): Clock domain between tac_clk (rising) and tac_clk (rising) may not meet (slack: -0.122 ns) the setup (max) timing requirement

Write Timing Report to "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/outflow\DDR3_MC.timing.rpt" ...
final timing analysis took 6.33831 seconds.
	final timing analysis took 1.78125 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 2252.97 MB, end = 2450.2 MB, delta = 197.236 MB
	final timing analysis peak virtual memory usage = 2464.11 MB
final timing analysis resident set memory usage: begin = 2111.29 MB, end = 2299.81 MB, delta = 188.524 MB
	final timing analysis peak resident set memory usage = 2313.16 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/outflow/DDR3_MC.interface.csv'.
Successfully processed interface constraints file "F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/outflow/DDR3_MC.interface.csv".
Finished writing bitstream file F:/FPGA_PRJ/YLS/Nearest_900p_108MHZ_v5_1/efinity_project/work_pnr\DDR3_MC.lbf.
Bitstream generation took 15.2691 seconds.
	Bitstream generation took 3.70312 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 2450.2 MB, end = 2582.51 MB, delta = 132.304 MB
	Bitstream generation peak virtual memory usage = 2644.68 MB
Bitstream generation resident set memory usage: begin = 2299.84 MB, end = 2430.55 MB, delta = 130.708 MB
	Bitstream generation peak resident set memory usage = 2476.23 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 460.413 seconds.
	The entire flow of EFX_PNR took 174.672 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.544 MB, end = 874.508 MB, delta = 868.964 MB
	The entire flow of EFX_PNR peak virtual memory usage = 2644.68 MB
The entire flow of EFX_PNR resident set memory usage: begin = 13.104 MB, end = 813.924 MB, delta = 800.82 MB
	The entire flow of EFX_PNR peak resident set memory usage = 2476.23 MB
