INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/ASIC-PYNQ/LAB2/4-bit-shift-register/sim/ShiftRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRegister_tb
