{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499132663149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499132663149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 22:44:22 2017 " "Processing started: Mon Jul 03 22:44:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499132663149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132663149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132663149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1499132663461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1499132663461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_segment_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_segment_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Segment_RAM " "Found entity 1: Data_Segment_RAM" {  } { { "Data_Segment_RAM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Data_Segment_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132677646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_reader_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_reader_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Reader_FSM " "Found entity 1: Memory_Reader_FSM" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132677646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132677646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface_block " "Found entity 1: VGA_Interface_block" {  } { { "VGA_Interface_block.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/VGA_Interface_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132677646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPU_processador " "Found entity 1: GPU_processador" {  } { { "processador.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132677662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132677662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite_Processor " "Found entity 1: Sprite_Processor" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132677662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-iv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab-iv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB-IV " "Found entity 1: LAB-IV" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132677662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB-IV " "Elaborating entity \"LAB-IV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499132677709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Interface_block VGA_Interface_block:inst " "Elaborating entity \"VGA_Interface_block\" for hierarchy \"VGA_Interface_block:inst\"" {  } { { "LAB-IV.bdf" "inst" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 56 616 824 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst1\"" {  } { { "LAB-IV.bdf" "inst1" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 16 -40 72 112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677756 ""}  } { { "PLL.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1499132677756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132677818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite_Processor Sprite_Processor:inst6 " "Elaborating entity \"Sprite_Processor\" for hierarchy \"Sprite_Processor:inst6\"" {  } { { "LAB-IV.bdf" "inst6" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 88 272 496 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_id Sprite_Processor.v(42) " "Verilog HDL or VHDL warning at Sprite_Processor.v(42): object \"sprite_id\" assigned a value but never read" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499132677818 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_x Sprite_Processor.v(43) " "Verilog HDL or VHDL warning at Sprite_Processor.v(43): object \"sprite_x\" assigned a value but never read" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_y Sprite_Processor.v(44) " "Verilog HDL or VHDL warning at Sprite_Processor.v(44): object \"sprite_y\" assigned a value but never read" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_color Sprite_Processor.v(45) " "Verilog HDL or VHDL warning at Sprite_Processor.v(45): object \"sprite_color\" assigned a value but never read" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_addr Sprite_Processor.v(154) " "Verilog HDL Always Construct warning at Sprite_Processor.v(154): variable \"ram_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level_count Sprite_Processor.v(155) " "Verilog HDL Always Construct warning at Sprite_Processor.v(155): variable \"level_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level_count Sprite_Processor.v(156) " "Verilog HDL Always Construct warning at Sprite_Processor.v(156): variable \"level_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in Sprite_Processor.v(163) " "Verilog HDL Always Construct warning at Sprite_Processor.v(163): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level_count Sprite_Processor.v(163) " "Verilog HDL Always Construct warning at Sprite_Processor.v(163): variable \"level_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_addr Sprite_Processor.v(164) " "Verilog HDL Always Construct warning at Sprite_Processor.v(164): variable \"ram_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in Sprite_Processor.v(169) " "Verilog HDL Always Construct warning at Sprite_Processor.v(169): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level_count Sprite_Processor.v(169) " "Verilog HDL Always Construct warning at Sprite_Processor.v(169): variable \"level_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_addr Sprite_Processor.v(170) " "Verilog HDL Always Construct warning at Sprite_Processor.v(170): variable \"ram_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in Sprite_Processor.v(175) " "Verilog HDL Always Construct warning at Sprite_Processor.v(175): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level_count Sprite_Processor.v(175) " "Verilog HDL Always Construct warning at Sprite_Processor.v(175): variable \"level_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_addr Sprite_Processor.v(176) " "Verilog HDL Always Construct warning at Sprite_Processor.v(176): variable \"ram_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in Sprite_Processor.v(181) " "Verilog HDL Always Construct warning at Sprite_Processor.v(181): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "level_count Sprite_Processor.v(181) " "Verilog HDL Always Construct warning at Sprite_Processor.v(181): variable \"level_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_addr Sprite_Processor.v(182) " "Verilog HDL Always Construct warning at Sprite_Processor.v(182): variable \"ram_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677834 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_addr Sprite_Processor.v(142) " "Verilog HDL Always Construct warning at Sprite_Processor.v(142): inferring latch(es) for variable \"ram_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499132677849 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "level_count Sprite_Processor.v(142) " "Verilog HDL Always Construct warning at Sprite_Processor.v(142): inferring latch(es) for variable \"level_count\", which holds its previous value in one or more paths through the always construct" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499132677849 "|LAB-IV|Sprite_Processor:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out Sprite_Processor.v(142) " "Verilog HDL Always Construct warning at Sprite_Processor.v(142): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499132677849 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[0\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[1\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[2\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[3\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[4\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[5\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[6\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[7\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[8\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[9\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[10\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[11\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[12\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[13\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[14\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] Sprite_Processor.v(142) " "Inferred latch for \"addr_out\[15\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[0\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[0\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[1\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[1\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[2\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[2\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[3\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[3\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[4\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[4\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[5\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[5\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[6\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[6\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[7\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[7\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[8\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[8\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[9\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[9\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[10\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[10\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[11\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[11\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[12\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[12\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[13\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[13\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[14\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[14\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_addr\[15\] Sprite_Processor.v(142) " "Inferred latch for \"ram_addr\[15\]\" at Sprite_Processor.v(142)" {  } { { "Sprite_Processor.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Sprite_Processor.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132677880 "|LAB-IV|Sprite_Processor:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Reader_FSM Memory_Reader_FSM:inst5 " "Elaborating entity \"Memory_Reader_FSM\" for hierarchy \"Memory_Reader_FSM:inst5\"" {  } { { "LAB-IV.bdf" "inst5" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { -248 -80 144 -40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iADDR Memory_Reader_FSM.v(81) " "Verilog HDL Always Construct warning at Memory_Reader_FSM.v(81): variable \"iADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 "|VGA_Interface|Memory_Reader_FSM:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iADDR Memory_Reader_FSM.v(95) " "Verilog HDL Always Construct warning at Memory_Reader_FSM.v(95): variable \"iADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 "|VGA_Interface|Memory_Reader_FSM:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iDATA Memory_Reader_FSM.v(98) " "Verilog HDL Always Construct warning at Memory_Reader_FSM.v(98): variable \"iDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 "|VGA_Interface|Memory_Reader_FSM:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iDATA Memory_Reader_FSM.v(101) " "Verilog HDL Always Construct warning at Memory_Reader_FSM.v(101): variable \"iDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 "|VGA_Interface|Memory_Reader_FSM:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iDATA Memory_Reader_FSM.v(104) " "Verilog HDL Always Construct warning at Memory_Reader_FSM.v(104): variable \"iDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 "|VGA_Interface|Memory_Reader_FSM:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iADDR Memory_Reader_FSM.v(114) " "Verilog HDL Always Construct warning at Memory_Reader_FSM.v(114): variable \"iADDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 "|VGA_Interface|Memory_Reader_FSM:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iDATA Memory_Reader_FSM.v(117) " "Verilog HDL Always Construct warning at Memory_Reader_FSM.v(117): variable \"iDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 "|VGA_Interface|Memory_Reader_FSM:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iDATA Memory_Reader_FSM.v(120) " "Verilog HDL Always Construct warning at Memory_Reader_FSM.v(120): variable \"iDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 "|VGA_Interface|Memory_Reader_FSM:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iDATA Memory_Reader_FSM.v(123) " "Verilog HDL Always Construct warning at Memory_Reader_FSM.v(123): variable \"iDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory_Reader_FSM.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/Memory_Reader_FSM.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 "|VGA_Interface|Memory_Reader_FSM:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:inst2 " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:inst2\"" {  } { { "LAB-IV.bdf" "inst2" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { -280 296 544 -72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Segment_RAM Data_Segment_RAM:inst4 " "Elaborating entity \"Data_Segment_RAM\" for hierarchy \"Data_Segment_RAM:inst4\"" {  } { { "LAB-IV.bdf" "inst4" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Data_Segment_RAM:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_segment_ram.v" "altsyncram_component" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132677927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499132677927 ""}  } { { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1499132677927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skf1 " "Found entity 1: altsyncram_skf1" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132678005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132678005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skf1 Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated " "Elaborating entity \"altsyncram_skf1\" for hierarchy \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132678005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132678068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132678068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_skf1.tdf" "decode3" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132678068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132678114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132678114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_skf1.tdf" "rden_decode" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132678114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499132678161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132678161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_skf1.tdf" "mux2" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132678161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPU_processador GPU_processador:inst3 " "Elaborating entity \"GPU_processador\" for hierarchy \"GPU_processador:inst3\"" {  } { { "LAB-IV.bdf" "inst3" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 296 896 1088 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132678177 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a3 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a4 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a5 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a6 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a7 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a8 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a9 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a10 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a11 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a12 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a13 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a14 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a15 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a16 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a17 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a18 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a19 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a20 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a21 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a22 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a23 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a24 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a25 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a26 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a27 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a28 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a29 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a30 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a31 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a32 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a33 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a34 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a35 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a36 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a37 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a38 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a39 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a40 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a41 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a42 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a43 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a44 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a45 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a46 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a47 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a48 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a49 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a50 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a51 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a52 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a53 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a54 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1290 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a55 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a56 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a57 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a58 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a59 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a60 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a61 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a62 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a63 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a64 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a65 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a66 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a67 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a68 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a69 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a70 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a71 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a72 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a73 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a74 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a75 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a76 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a77 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a78 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1842 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a79 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a80 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a81 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a82 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a83 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1957 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a84 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 1980 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a85 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a86 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2026 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a87 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a88 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a89 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a90 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a91 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a92 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a93 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a94 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a95 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a96 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a97 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a98 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a99 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a100 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a101 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a102 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a103 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a104 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a105 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a106 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a107 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2509 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a108 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a109 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a110 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a111 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a112 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a113 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a114 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a115 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2693 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a116 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a117 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a118 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2762 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a119 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a120 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a121 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a122 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a123 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a124 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2900 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a125 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a126 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2946 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a127 " "Synthesized away node \"Data_Segment_RAM:inst4\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/db/altsyncram_skf1.tdf" 2969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_segment_ram.v" "" { Text "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/data_segment_ram.v" 86 0 0 } } { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 200 -24 192 328 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1499132678286 "|LAB-IV|Data_Segment_RAM:inst4|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1499132678286 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1499132678286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 192 920 1096 208 "VGA_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { -160 608 784 -144 "SRAM_UB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { -176 608 784 -160 "SRAM_LB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { -192 608 784 -176 "SRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { -208 608 784 -192 "SRAM_OE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { -224 608 784 -208 "SRAM_WE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 128 920 1096 144 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 128 920 1096 144 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 128 920 1096 144 "B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 112 920 1096 128 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 112 920 1096 128 "G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[2\] GND " "Pin \"R\[2\]\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 96 920 1096 112 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 96 920 1096 112 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "LAB-IV.bdf" "" { Schematic "C:/Users/Lucas/Desktop/LAB-IV/Modulo_Exib_2D_v4/Interface/LAB-IV.bdf" { { 96 920 1096 112 "R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499132678972 "|LAB-IV|R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1499132678972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1499132679097 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1499132679690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1499132679846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499132679846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499132679908 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499132679908 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1499132679908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1499132679908 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1499132679908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499132679908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499132679955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 22:44:39 2017 " "Processing ended: Mon Jul 03 22:44:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499132679955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499132679955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499132679955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499132679955 ""}
