# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# %YAML 1.2
---
$id: http://devicetree.org/schemas/sound/xlnx,spdif.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Xilinx S/PDIF/AES3 Playback/Capture audio system

maintainers:
  - Katta Dhanunjanrao <katta.dhanunjanrao@amd.com>

description:
  IP SPDIF/AES3 cores are soft IP cores in AMD Vivado.
  The Sony/Philips Digital Interconnect Format (SPDIF) and AES3
  are digital audio interfaces that implements the IEC 60958 interface
  for transmitting and receiving audio data.

properties:
  compatible:
    const: xlnx,spdif-2.0

  reg:
    maxItems: 1

  clocks:
    description: List of clock specifiers.
    items:
      - description: Audio clock input used at the SPDIF/AES3 interface.
      - description: Axi4-Lite clock.
      - description: Axi4-Stream global clock signal.

  clock-names:
    maxItems: 3

  interrupts:
    maxItems: 1

  xlnx,spdif-mode:
    description: Mode of spdif IP operation either playback or capture.
                 0 - is for receiver mode and 1 - is for the transmitter mode.
    $ref: /schemas/types.yaml#/definitions/uint32
    enum: [0, 1]

  xlnx,snd-pcm:
    description: Reference to audio formatter block.
    $ref: /schemas/types.yaml#/definitions/phandle

required:
  - reg
  - clocks
  - clock-names
  - interrupts
  - xlnx,spdif-mode
  - xlnx,snd-pcm

additionalProperties: false

allOf:
  - if:
      properties:
        xlnx,spdif-mode:
          const: 1 # Transmitter Mode
    then:
      properties:
        clock-names:
          items:
            - const: aud_clk_i
            - const: s_axi_aclk
            - const: s_axis_aclk
    else:
      properties:
        clock-names:
          items:
            - const: aud_clk_i
            - const: s_axi_aclk
            - const: m_axis_aclk

examples:
  - |
    spdif@800a0000 {
      compatible = "xlnx,spdif-2.0";
      reg = <0x800a0000 0x10000>;
      clocks = <&misc_clk_0>, <&zynqmp_clk 71>, <&misc_clk_0>;
      clock-names = "aud_clk_i", "s_axi_aclk", "s_axis_aclk";
      interrupts = <0 89 4>;
      xlnx,spdif-mode = <1>;
      xlnx,snd-pcm = <&audio_formatter>;
    };
    spdif@80090000 {
      compatible = "xlnx,spdif-2.0";
      reg = <0x80090000 0x10000>;
      clocks = <&misc_clk_0>, <&zynqmp_clk 71>, <&zynqmp_clk 71>;
      clock-names = "aud_clk_i" , "s_axi_aclk" , "m_axis_aclk";
      interrupts = <0 90 4>;
      xlnx,spdif-mode = <0>;
      xlnx,snd-pcm = <&audio_formatter>;
    };
...
