<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SCROD_A5_RJ45.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SCROD_A5_TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SCROD_A5_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SCROD_A5_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SCROD_A5_TOP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SCROD_A5_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SCROD_A5_TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SCROD_A5_TOP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SCROD_A5_TOP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SCROD_A5_TOP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SCROD_A5_TOP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCROD_A5_TOP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SCROD_A5_TOP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SCROD_A5_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SCROD_A5_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TSI_REPORT" xil_pn:name="SCROD_A5_TOP.tsi" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SCROD_A5_TOP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SCROD_A5_TOP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SCROD_A5_TOP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SCROD_A5_TOP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SCROD_A5_TOP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SCROD_A5_TOP.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="SCROD_A5_TOP_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="SCROD_A5_TOP_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SCROD_A5_TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SCROD_A5_TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SCROD_A5_TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SCROD_A5_TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SCROD_A5_TOP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SCROD_A5_TOP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCROD_A5_TOP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCROD_A5_TOP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SCROD_A5_TOP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SCROD_A5_TOP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCROD_A5_TOP_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SCROD_A5_TOP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SCROD_A5_TOP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SCROD_A5_TOP_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCROD_A5_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/CLK_FANOUT/CLK_FANOUT.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/CLK_FANOUT/CLK_FANOUT.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/CLK_FANOUT/CLK_FANOUT.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/CLK_FANOUT/CLK_FANOUT.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/blk_mem_gen_v7_3/blk_mem_gen_v7_3.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/blk_mem_gen_v7_3/blk_mem_gen_v7_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/blk_mem_gen_v7_3/blk_mem_gen_v7_3.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="scrod_a5_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="scrod_a5_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="scrod_a5_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1530206882" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1530206882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530206882" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5261408426888257635" xil_pn:start_ts="1530206882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530206884" xil_pn:in_ck="1438406672645859692" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1559908592496695350" xil_pn:start_ts="1530206882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/CLK_FANOUT/CLK_FANOUT.vhd"/>
      <outfile xil_pn:name="ipcore_dir/CMD_FIFO_w1r8/CMD_FIFO_w1r8.ngc"/>
      <outfile xil_pn:name="ipcore_dir/CMD_FIFO_w1r8/CMD_FIFO_w1r8.vhd"/>
      <outfile xil_pn:name="ipcore_dir/CMD_FIFO_w8r32/CMD_FIFO_w8r32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/CMD_FIFO_w8r32/CMD_FIFO_w8r32.vhd"/>
      <outfile xil_pn:name="ipcore_dir/STATE_FIFO/STATE_FIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/STATE_FIFO/STATE_FIFO.vhd"/>
      <outfile xil_pn:name="ipcore_dir/WAVE_FIFO_w32r8/WAVE_FIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/WAVE_FIFO_w32r8/WAVE_FIFO.vhd"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3/blk_mem_gen_v7_3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3/blk_mem_gen_v7_3.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/eth_head_fifo.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/eth_head_fifo.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/ip_rx_bram.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/ip_rx_bram.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/example_design/frame_check.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/example_design/frame_gen.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/example_design/pcs_pma_s6_gtpwizard_top.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/implement/data_vio.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/implement/icon.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/implement/ila.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/implement/null_vio.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard/implement/shared_vio.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/pcs_pma_s6_gtpwizard_tile.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/tri_mode_eth_mac_v5_5.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/tri_mode_eth_mac_v5_5.vhd"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/tx_fifo.ngc"/>
      <outfile xil_pn:name="source/Ethernet files/IPcores/tx_fifo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1530206885" xil_pn:in_ck="3418972718645630607" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1530206884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530206885" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1906814219730415899" xil_pn:start_ts="1530206885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530206885" xil_pn:in_ck="3418972718645630607" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221826088" xil_pn:start_ts="1530206885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530206885" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3021467525134369216" xil_pn:start_ts="1530206885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530207012" xil_pn:in_ck="5225611945518085152" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4855123970910222170" xil_pn:start_ts="1530206885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCROD_A5_TOP.lso"/>
      <outfile xil_pn:name="SCROD_A5_TOP.ngc"/>
      <outfile xil_pn:name="SCROD_A5_TOP.ngr"/>
      <outfile xil_pn:name="SCROD_A5_TOP.prj"/>
      <outfile xil_pn:name="SCROD_A5_TOP.stx"/>
      <outfile xil_pn:name="SCROD_A5_TOP.syr"/>
      <outfile xil_pn:name="SCROD_A5_TOP.xst"/>
      <outfile xil_pn:name="SCROD_A5_TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1530207013" xil_pn:in_ck="2205372889934697227" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2874518185990100858" xil_pn:start_ts="1530207012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1530212948" xil_pn:in_ck="8705609970030639719" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4118789992097131969" xil_pn:start_ts="1530212780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1530205300" xil_pn:in_ck="5331260665498541751" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-6203605818461584997" xil_pn:start_ts="1530205120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1530205651" xil_pn:in_ck="-1530876502505098928" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3699445669326699954" xil_pn:start_ts="1530205300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1530206301" xil_pn:in_ck="-5696044531403329371" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5017394210571468131" xil_pn:start_ts="1530206199">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1530205651" xil_pn:in_ck="5331260665498541619" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-248438014945436816" xil_pn:start_ts="1530205621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
