

================================================================
== Vitis HLS Report for 'window_avg'
================================================================
* Date:           Wed Jun  5 16:49:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m41
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.372 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228804|  1228804|  12.288 ms|  12.288 ms|  1228805|  1228805|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- COMP    |  1228802|  1228802|         2|          1|          1|  1228801|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shift_reg_regs_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'shift_reg_regs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %din, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %din"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dout, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dout"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln43 = store i21 0, i21 %i" [../../src/window_1d_sliding.cpp:43]   --->   Operation 15 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln43 = br void" [../../src/window_1d_sliding.cpp:43]   --->   Operation 16 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i21 %i" [../../src/window_1d_sliding.cpp:51]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%icmp_ln43 = icmp_eq  i21 %i_1, i21 1228801" [../../src/window_1d_sliding.cpp:43]   --->   Operation 18 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.12ns)   --->   "%add_ln43 = add i21 %i_1, i21 1" [../../src/window_1d_sliding.cpp:43]   --->   Operation 19 'add' 'add_ln43' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split_ifconv, void" [../../src/window_1d_sliding.cpp:43]   --->   Operation 20 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i21 %i_1" [../../src/window_1d_sliding.cpp:43]   --->   Operation 21 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i8 %din, i64 0, i64 %zext_ln43" [../../src/window_1d_sliding.cpp:46]   --->   Operation 22 'getelementptr' 'din_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.29ns)   --->   "%din_load = load i21 %din_addr" [../../src/window_1d_sliding.cpp:46]   --->   Operation 23 'load' 'din_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_1 : Operation 24 [1/1] (0.90ns)   --->   "%icmp_ln50 = icmp_eq  i21 %i_1, i21 0" [../../src/window_1d_sliding.cpp:50]   --->   Operation 24 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void, void %_ZmlILi3ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge" [../../src/window_1d_sliding.cpp:50]   --->   Operation 25 'br' 'br_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln43 = store i21 %add_ln43, i21 %i" [../../src/window_1d_sliding.cpp:43]   --->   Operation 26 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%din_tmp_1 = load i8 %r_V_1"   --->   Operation 27 'load' 'din_tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228801, i64 1228801, i64 1228801"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_regs_V_1_load = load i8 %shift_reg_regs_V_1" [../../src/window_1d_sliding.cpp:11]   --->   Operation 29 'load' 'shift_reg_regs_V_1_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../../src/window_1d_sliding.cpp:29]   --->   Operation 30 'specpipeline' 'specpipeline_ln29' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../src/window_1d_sliding.cpp:29]   --->   Operation 31 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.90ns)   --->   "%icmp_ln45 = icmp_ult  i21 %i_1, i21 1228800" [../../src/window_1d_sliding.cpp:45]   --->   Operation 32 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%din_load = load i21 %din_addr" [../../src/window_1d_sliding.cpp:46]   --->   Operation 33 'load' 'din_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 34 [1/1] (0.40ns)   --->   "%shift_reg_regs_V = select i1 %icmp_ln45, i8 %din_load, i8 %din_tmp_1" [../../src/window_1d_sliding.cpp:45]   --->   Operation 34 'select' 'shift_reg_regs_V' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.90ns)   --->   "%icmp_ln11 = icmp_eq  i21 %i_1, i21 1" [../../src/window_1d_sliding.cpp:11]   --->   Operation 35 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln43)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.40ns)   --->   "%lhs = select i1 %icmp_ln11, i8 %din_tmp_1, i8 %shift_reg_regs_V_1_load" [../../src/window_1d_sliding.cpp:11]   --->   Operation 36 'select' 'lhs' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.90ns)   --->   "%icmp_ln13 = icmp_eq  i21 %i_1, i21 1228800" [../../src/window_1d_sliding.cpp:13]   --->   Operation 37 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln43)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.40ns)   --->   "%rhs_1 = select i1 %icmp_ln13, i8 %din_tmp_1, i8 %shift_reg_regs_V" [../../src/window_1d_sliding.cpp:13]   --->   Operation 38 'select' 'rhs_1' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %din_tmp_1, i1 0"   --->   Operation 39 'bitconcatenate' 'r_V' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1245 = zext i8 %lhs"   --->   Operation 40 'zext' 'zext_ln1245' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1245_1 = zext i9 %r_V"   --->   Operation 41 'zext' 'zext_ln1245_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V = add i10 %zext_ln1245_1, i10 %zext_ln1245"   --->   Operation 42 'add' 'ret_V' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1245_2 = zext i8 %rhs_1"   --->   Operation 43 'zext' 'zext_ln1245_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i10 %ret_V, i10 %zext_ln1245_2"   --->   Operation 44 'add' 'ret_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_V_1, i32 2, i32 9"   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.12ns)   --->   "%add_ln51 = add i21 %i_1, i21 2097151" [../../src/window_1d_sliding.cpp:51]   --->   Operation 46 'add' 'add_ln51' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i21 %add_ln51" [../../src/window_1d_sliding.cpp:51]   --->   Operation 47 'zext' 'zext_ln51' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i8 %dout, i64 0, i64 %zext_ln51" [../../src/window_1d_sliding.cpp:51]   --->   Operation 48 'getelementptr' 'dout_addr' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln51 = store i8 %trunc_ln, i21 %dout_addr" [../../src/window_1d_sliding.cpp:51]   --->   Operation 49 'store' 'store_ln51' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln51 = br void %_ZmlILi3ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge" [../../src/window_1d_sliding.cpp:51]   --->   Operation 50 'br' 'br_ln51' <Predicate = (!icmp_ln43 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln45 = store i8 %shift_reg_regs_V, i8 %r_V_1" [../../src/window_1d_sliding.cpp:45]   --->   Operation 51 'store' 'store_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln1171 = store i8 %din_tmp_1, i8 %shift_reg_regs_V_1"   --->   Operation 52 'store' 'store_ln1171' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [../../src/window_1d_sliding.cpp:53]   --->   Operation 54 'ret' 'ret_ln53' <Predicate = (icmp_ln43)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../../src/window_1d_sliding.cpp:51) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln43', ../../src/window_1d_sliding.cpp:43) [20]  (1.13 ns)
	'store' operation ('store_ln43', ../../src/window_1d_sliding.cpp:43) of variable 'add_ln43', ../../src/window_1d_sliding.cpp:43 on local variable 'i' [52]  (0.46 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	'load' operation ('din_load', ../../src/window_1d_sliding.cpp:46) on array 'din' [29]  (1.3 ns)
	'select' operation ('shift_reg.regs.V', ../../src/window_1d_sliding.cpp:45) [30]  (0.4 ns)
	'select' operation ('rhs', ../../src/window_1d_sliding.cpp:13) [34]  (0.4 ns)
	'add' operation ('ret.V') [40]  (0.978 ns)
	'store' operation ('store_ln51', ../../src/window_1d_sliding.cpp:51) of variable 'trunc_ln' on array 'dout' [48]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
