# system info video_ip_sim_qsys on 2023.02.07.17:41:43
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1675788101
#
#
# Files generated for video_ip_sim_qsys on 2023.02.07.17:41:43
files:
filepath,kind,attributes,module,is_top
simulation/video_ip_sim_qsys.v,VERILOG,,video_ip_sim_qsys,true
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_sink_bfm,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_sink_bfm,false
simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_source_bfm,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_source_bfm,false
simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
simulation/submodules/video_ip.v,VERILOG,,video_ip,false
simulation/submodules/avalon_mm_slave_interface.v,VERILOG,,video_ip,false
simulation/submodules/avalon_st_sink_interface.v,VERILOG,,video_ip,false
simulation/submodules/avalon_st_source_interface.v,VERILOG,,video_ip,false
simulation/submodules/video_effects.v,VERILOG,,video_ip,false
simulation/submodules/video_ip_sim_qsys_mm_interconnect_0.v,VERILOG,,video_ip_sim_qsys_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
video_ip_sim_qsys.mm_master_bfm_0,altera_avalon_mm_master_bfm
video_ip_sim_qsys.st_sink_bfm_0,altera_avalon_st_sink_bfm
video_ip_sim_qsys.st_source_bfm_0,altera_avalon_st_source_bfm
video_ip_sim_qsys.video_effects_0,video_ip
video_ip_sim_qsys.mm_interconnect_0,video_ip_sim_qsys_mm_interconnect_0
video_ip_sim_qsys.mm_interconnect_0.mm_master_bfm_0_m0_translator,altera_merlin_master_translator
video_ip_sim_qsys.mm_interconnect_0.video_effects_0_avalon_slave_translator,altera_merlin_slave_translator
video_ip_sim_qsys.rst_controller,altera_reset_controller
