<profile>

<section name = "Vitis HLS Report for 'process_data_Pipeline_frame_chan_loop'" level="0">
<item name = "Date">Mon Aug  7 11:50:33 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">processapa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.536 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- frame_chan_loop">256, 256, 2, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 296, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 24, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="adc_words_U">process_data_Pipeline_frame_chan_loop_adc_words_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln111_fu_316_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln73_fu_335_p2">+, 0, 0, 25, 18, 18</column>
<column name="iChan_2_fu_245_p2">+, 0, 0, 16, 9, 1</column>
<column name="sub_ln102_fu_291_p2">-, 0, 0, 20, 13, 13</column>
<column name="sub_ln106_fu_358_p2">-, 0, 0, 14, 7, 6</column>
<column name="icmp_ln106_fu_368_p2">icmp, 0, 0, 13, 6, 4</column>
<column name="icmp_ln110_fu_392_p2">icmp, 0, 0, 12, 4, 3</column>
<column name="icmp_ln66_fu_239_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="adc_fu_382_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="adc_1_fu_420_p2">or, 0, 0, 14, 14, 14</column>
<column name="bits_from_first_word_fu_374_p3">select, 0, 0, 4, 1, 3</column>
<column name="select_ln110_fu_412_p3">select, 0, 0, 14, 1, 14</column>
<column name="shl_ln111_fu_406_p2">shl, 0, 0, 30, 14, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_iChan_1">9, 2, 9, 18</column>
<column name="iChan_fu_88">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_reg_449">3, 0, 3, 0</column>
<column name="first_bit_position_reg_458">4, 0, 5, 1</column>
<column name="iChan_fu_88">9, 0, 9, 0</column>
<column name="lshr_ln1_reg_453">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process_data_Pipeline_frame_chan_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process_data_Pipeline_frame_chan_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process_data_Pipeline_frame_chan_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process_data_Pipeline_frame_chan_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process_data_Pipeline_frame_chan_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process_data_Pipeline_frame_chan_loop, return value</column>
<column name="phi_mul">in, 18, ap_none, phi_mul, scalar</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_we0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_d0">out, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_we0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_d0">out, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_we0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_d0">out, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_we0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_d0">out, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_we0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_d0">out, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_we0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_d0">out, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_we0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_d0">out, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_address0">out, 18, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_ce0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_we0">out, 1, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, array</column>
<column name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_d0">out, 14, ap_memory, process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, array</column>
</table>
</item>
</section>
</profile>
