
UV_LED_DRIVER_SW_STM32L051.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e5c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  08004f1c  08004f1c  00014f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051f4  080051f4  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080051f4  080051f4  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051f4  080051f4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051f4  080051f4  000151f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051f8  080051f8  000151f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080051fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  20000078  08005274  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  08005274  00020254  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011710  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029b7  00000000  00000000  000317b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d90  00000000  00000000  00034168  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c28  00000000  00000000  00034ef8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00010c29  00000000  00000000  00035b20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dbe4  00000000  00000000  00046749  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00057a85  00000000  00000000  0005432d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000abdb2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000316c  00000000  00000000  000abe30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004f04 	.word	0x08004f04

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08004f04 	.word	0x08004f04

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <EM_getSystemState>:
 *	@retval UVBOX_SystemStateTypedef - 	UVBOX_LidOpen,
										UVBOX_LidClosed
 *
 */
UVBOX_SystemStateTypedef 	EM_getSystemState()
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	return eTheSystemState;
 8000224:	4b02      	ldr	r3, [pc, #8]	; (8000230 <EM_getSystemState+0x10>)
 8000226:	781b      	ldrb	r3, [r3, #0]
}
 8000228:	0018      	movs	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
 800022e:	46c0      	nop			; (mov r8, r8)
 8000230:	20000094 	.word	0x20000094

08000234 <EM_ProcessEvent>:
											UVBOX_evLidClosed,
 *	@retval None
 *
 */
void EM_ProcessEvent(UVBOX_SystemEventsTypedef newEvent)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	0002      	movs	r2, r0
 800023c:	1dfb      	adds	r3, r7, #7
 800023e:	701a      	strb	r2, [r3, #0]
	switch(eTheSystemState)
 8000240:	4b12      	ldr	r3, [pc, #72]	; (800028c <EM_ProcessEvent+0x58>)
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d002      	beq.n	800024e <EM_ProcessEvent+0x1a>
 8000248:	2b01      	cmp	r3, #1
 800024a:	d00d      	beq.n	8000268 <EM_ProcessEvent+0x34>
					break;
			}

			break;
	}
}
 800024c:	e019      	b.n	8000282 <EM_ProcessEvent+0x4e>
			switch(newEvent)
 800024e:	1dfb      	adds	r3, r7, #7
 8000250:	781b      	ldrb	r3, [r3, #0]
 8000252:	2b01      	cmp	r3, #1
 8000254:	d000      	beq.n	8000258 <EM_ProcessEvent+0x24>
					break;
 8000256:	e006      	b.n	8000266 <EM_ProcessEvent+0x32>
					eTheSystemState = LM_EnableUVMode();
 8000258:	f000 f81a 	bl	8000290 <LM_EnableUVMode>
 800025c:	0003      	movs	r3, r0
 800025e:	001a      	movs	r2, r3
 8000260:	4b0a      	ldr	r3, [pc, #40]	; (800028c <EM_ProcessEvent+0x58>)
 8000262:	701a      	strb	r2, [r3, #0]
					break;
 8000264:	46c0      	nop			; (mov r8, r8)
			break;
 8000266:	e00c      	b.n	8000282 <EM_ProcessEvent+0x4e>
			switch(newEvent)
 8000268:	1dfb      	adds	r3, r7, #7
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d000      	beq.n	8000272 <EM_ProcessEvent+0x3e>
					break;
 8000270:	e006      	b.n	8000280 <EM_ProcessEvent+0x4c>
					eTheSystemState = LM_DisableUVMode();
 8000272:	f000 f831 	bl	80002d8 <LM_DisableUVMode>
 8000276:	0003      	movs	r3, r0
 8000278:	001a      	movs	r2, r3
 800027a:	4b04      	ldr	r3, [pc, #16]	; (800028c <EM_ProcessEvent+0x58>)
 800027c:	701a      	strb	r2, [r3, #0]
					break;
 800027e:	46c0      	nop			; (mov r8, r8)
			break;
 8000280:	46c0      	nop			; (mov r8, r8)
}
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	46bd      	mov	sp, r7
 8000286:	b002      	add	sp, #8
 8000288:	bd80      	pop	{r7, pc}
 800028a:	46c0      	nop			; (mov r8, r8)
 800028c:	20000094 	.word	0x20000094

08000290 <LM_EnableUVMode>:
 *	@retval 	UVBOX_SystemStateTypedef - 	UVBOX_LidOpen,
											UVBOX_LidClosed
 *
 */
UVBOX_SystemStateTypedef LM_EnableUVMode()
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
	LM_SetStatusLed(UVBOX_StatusLedGreen);
 8000294:	2000      	movs	r0, #0
 8000296:	f000 f96d 	bl	8000574 <LM_SetStatusLed>

	UV_PWM_TIMER.Instance->CCR1 = MAX_UVLED_PWM_PERIOD;
 800029a:	4b0d      	ldr	r3, [pc, #52]	; (80002d0 <LM_EnableUVMode+0x40>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	22a0      	movs	r2, #160	; 0xa0
 80002a0:	635a      	str	r2, [r3, #52]	; 0x34
	UV_PWM_TIMER.Instance->CCR2 = MAX_UVLED_PWM_PERIOD;
 80002a2:	4b0b      	ldr	r3, [pc, #44]	; (80002d0 <LM_EnableUVMode+0x40>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	22a0      	movs	r2, #160	; 0xa0
 80002a8:	639a      	str	r2, [r3, #56]	; 0x38
	UV_PWM_TIMER.Instance->CCR3 = MAX_UVLED_PWM_PERIOD;
 80002aa:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <LM_EnableUVMode+0x40>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	22a0      	movs	r2, #160	; 0xa0
 80002b0:	63da      	str	r2, [r3, #60]	; 0x3c
	UV_PWM_TIMER.Instance->CCR4 = MAX_UVLED_PWM_PERIOD;
 80002b2:	4b07      	ldr	r3, [pc, #28]	; (80002d0 <LM_EnableUVMode+0x40>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	22a0      	movs	r2, #160	; 0xa0
 80002b8:	641a      	str	r2, [r3, #64]	; 0x40
	LED_PWM_TIMER.Instance->CCR1 = 0;
 80002ba:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <LM_EnableUVMode+0x44>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	2200      	movs	r2, #0
 80002c0:	635a      	str	r2, [r3, #52]	; 0x34


	TM_StartTimer();
 80002c2:	f000 f9d9 	bl	8000678 <TM_StartTimer>

	return UVBOX_LidClosed;
 80002c6:	2301      	movs	r3, #1
}
 80002c8:	0018      	movs	r0, r3
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	2000018c 	.word	0x2000018c
 80002d4:	2000020c 	.word	0x2000020c

080002d8 <LM_DisableUVMode>:
 *	@retval 	UVBOX_SystemStateTypedef - 	UVBOX_LidOpen,
											UVBOX_LidClosed
 *
 */
UVBOX_SystemStateTypedef LM_DisableUVMode()
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
	LM_SetStatusLed(UVBOX_StatusLedRed);
 80002dc:	2001      	movs	r0, #1
 80002de:	f000 f949 	bl	8000574 <LM_SetStatusLed>

	UV_PWM_TIMER.Instance->CCR1 = 0;
 80002e2:	4b0e      	ldr	r3, [pc, #56]	; (800031c <LM_DisableUVMode+0x44>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2200      	movs	r2, #0
 80002e8:	635a      	str	r2, [r3, #52]	; 0x34
	UV_PWM_TIMER.Instance->CCR2 = 0;
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <LM_DisableUVMode+0x44>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	2200      	movs	r2, #0
 80002f0:	639a      	str	r2, [r3, #56]	; 0x38
	UV_PWM_TIMER.Instance->CCR3 = 0;
 80002f2:	4b0a      	ldr	r3, [pc, #40]	; (800031c <LM_DisableUVMode+0x44>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	2200      	movs	r2, #0
 80002f8:	63da      	str	r2, [r3, #60]	; 0x3c
	UV_PWM_TIMER.Instance->CCR4 = 0;
 80002fa:	4b08      	ldr	r3, [pc, #32]	; (800031c <LM_DisableUVMode+0x44>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	2200      	movs	r2, #0
 8000300:	641a      	str	r2, [r3, #64]	; 0x40
	LED_PWM_TIMER.Instance->CCR1 = MAX_LED_PWM_PERIOD;
 8000302:	4b07      	ldr	r3, [pc, #28]	; (8000320 <LM_DisableUVMode+0x48>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	2278      	movs	r2, #120	; 0x78
 8000308:	635a      	str	r2, [r3, #52]	; 0x34

	TM_StopTimer();
 800030a:	f000 f9cb 	bl	80006a4 <TM_StopTimer>
	TM_ResetTimer();
 800030e:	f000 f96b 	bl	80005e8 <TM_ResetTimer>

	return UVBOX_LidOpen;
 8000312:	2300      	movs	r3, #0
}
 8000314:	0018      	movs	r0, r3
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
 800031a:	46c0      	nop			; (mov r8, r8)
 800031c:	2000018c 	.word	0x2000018c
 8000320:	2000020c 	.word	0x2000020c

08000324 <_UpdateUvPwm>:
											UVBOX_ENCODER_UP
 *	@retval 	None
 *
 */
void _UpdateUvPwm(UVBOX_EncoderDirTypeDef new_encoder_dir)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	0002      	movs	r2, r0
 800032c:	1dfb      	adds	r3, r7, #7
 800032e:	701a      	strb	r2, [r3, #0]
  	// encoder direction has changed from increasing to decreasing
	if( (RE_getPrevEncoderDir()) && (!new_encoder_dir) )
 8000330:	f000 f940 	bl	80005b4 <RE_getPrevEncoderDir>
 8000334:	1e03      	subs	r3, r0, #0
 8000336:	d04e      	beq.n	80003d6 <_UpdateUvPwm+0xb2>
 8000338:	1dfb      	adds	r3, r7, #7
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	2b00      	cmp	r3, #0
 800033e:	d14a      	bne.n	80003d6 <_UpdateUvPwm+0xb2>
	{
		UV_PWM_TIMER.Instance->CCR1 -= ENCODER_STEP;
 8000340:	4b50      	ldr	r3, [pc, #320]	; (8000484 <_UpdateUvPwm+0x160>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000346:	4b4f      	ldr	r3, [pc, #316]	; (8000484 <_UpdateUvPwm+0x160>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	3a01      	subs	r2, #1
 800034c:	635a      	str	r2, [r3, #52]	; 0x34
		UV_PWM_TIMER.Instance->CCR2 -= ENCODER_STEP;
 800034e:	4b4d      	ldr	r3, [pc, #308]	; (8000484 <_UpdateUvPwm+0x160>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000354:	4b4b      	ldr	r3, [pc, #300]	; (8000484 <_UpdateUvPwm+0x160>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	3a01      	subs	r2, #1
 800035a:	639a      	str	r2, [r3, #56]	; 0x38
		UV_PWM_TIMER.Instance->CCR3 -= ENCODER_STEP;
 800035c:	4b49      	ldr	r3, [pc, #292]	; (8000484 <_UpdateUvPwm+0x160>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000362:	4b48      	ldr	r3, [pc, #288]	; (8000484 <_UpdateUvPwm+0x160>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	3a01      	subs	r2, #1
 8000368:	63da      	str	r2, [r3, #60]	; 0x3c
		UV_PWM_TIMER.Instance->CCR4 -= ENCODER_STEP;
 800036a:	4b46      	ldr	r3, [pc, #280]	; (8000484 <_UpdateUvPwm+0x160>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000370:	4b44      	ldr	r3, [pc, #272]	; (8000484 <_UpdateUvPwm+0x160>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	3a01      	subs	r2, #1
 8000376:	641a      	str	r2, [r3, #64]	; 0x40

		// clamp lower range integer overflow to
		// MAX_UVLED_PWM_PERIOD+1
		if(	(UV_PWM_TIMER.Instance->CCR1 > MAX_UVLED_PWM_PERIOD+1) ||
 8000378:	4b42      	ldr	r3, [pc, #264]	; (8000484 <_UpdateUvPwm+0x160>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800037e:	2ba1      	cmp	r3, #161	; 0xa1
 8000380:	d80e      	bhi.n	80003a0 <_UpdateUvPwm+0x7c>
			(UV_PWM_TIMER.Instance->CCR2 > MAX_UVLED_PWM_PERIOD+1)	||
 8000382:	4b40      	ldr	r3, [pc, #256]	; (8000484 <_UpdateUvPwm+0x160>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		if(	(UV_PWM_TIMER.Instance->CCR1 > MAX_UVLED_PWM_PERIOD+1) ||
 8000388:	2ba1      	cmp	r3, #161	; 0xa1
 800038a:	d809      	bhi.n	80003a0 <_UpdateUvPwm+0x7c>
			(UV_PWM_TIMER.Instance->CCR3 > MAX_UVLED_PWM_PERIOD+1) ||
 800038c:	4b3d      	ldr	r3, [pc, #244]	; (8000484 <_UpdateUvPwm+0x160>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			(UV_PWM_TIMER.Instance->CCR2 > MAX_UVLED_PWM_PERIOD+1)	||
 8000392:	2ba1      	cmp	r3, #161	; 0xa1
 8000394:	d804      	bhi.n	80003a0 <_UpdateUvPwm+0x7c>
			(UV_PWM_TIMER.Instance->CCR4 > MAX_UVLED_PWM_PERIOD+1)
 8000396:	4b3b      	ldr	r3, [pc, #236]	; (8000484 <_UpdateUvPwm+0x160>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
			(UV_PWM_TIMER.Instance->CCR3 > MAX_UVLED_PWM_PERIOD+1) ||
 800039c:	2ba1      	cmp	r3, #161	; 0xa1
 800039e:	d90f      	bls.n	80003c0 <_UpdateUvPwm+0x9c>
			)
		{
			UV_PWM_TIMER.Instance->CCR1 = 0;
 80003a0:	4b38      	ldr	r3, [pc, #224]	; (8000484 <_UpdateUvPwm+0x160>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2200      	movs	r2, #0
 80003a6:	635a      	str	r2, [r3, #52]	; 0x34
			UV_PWM_TIMER.Instance->CCR2 = 0;
 80003a8:	4b36      	ldr	r3, [pc, #216]	; (8000484 <_UpdateUvPwm+0x160>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	2200      	movs	r2, #0
 80003ae:	639a      	str	r2, [r3, #56]	; 0x38
			UV_PWM_TIMER.Instance->CCR3 = 0;
 80003b0:	4b34      	ldr	r3, [pc, #208]	; (8000484 <_UpdateUvPwm+0x160>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	2200      	movs	r2, #0
 80003b6:	63da      	str	r2, [r3, #60]	; 0x3c
			UV_PWM_TIMER.Instance->CCR4 = 0;
 80003b8:	4b32      	ldr	r3, [pc, #200]	; (8000484 <_UpdateUvPwm+0x160>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	2200      	movs	r2, #0
 80003be:	641a      	str	r2, [r3, #64]	; 0x40
		}

		RE_setPrevEncoderDir( (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) );
 80003c0:	4b31      	ldr	r3, [pc, #196]	; (8000488 <_UpdateUvPwm+0x164>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	b2db      	uxtb	r3, r3
 80003c8:	2210      	movs	r2, #16
 80003ca:	4013      	ands	r3, r2
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	0018      	movs	r0, r3
 80003d0:	f000 f8fa 	bl	80005c8 <RE_setPrevEncoderDir>
			UV_PWM_TIMER.Instance->CCR4 = MAX_UVLED_PWM_PERIOD;
		}

		RE_setPrevEncoderDir( (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) );
	}
}
 80003d4:	e051      	b.n	800047a <_UpdateUvPwm+0x156>
	else if( (!RE_getPrevEncoderDir()) && (new_encoder_dir) )
 80003d6:	f000 f8ed 	bl	80005b4 <RE_getPrevEncoderDir>
 80003da:	1e03      	subs	r3, r0, #0
 80003dc:	d14d      	bne.n	800047a <_UpdateUvPwm+0x156>
 80003de:	1dfb      	adds	r3, r7, #7
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d049      	beq.n	800047a <_UpdateUvPwm+0x156>
		UV_PWM_TIMER.Instance->CCR1 += ENCODER_STEP;
 80003e6:	4b27      	ldr	r3, [pc, #156]	; (8000484 <_UpdateUvPwm+0x160>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003ec:	4b25      	ldr	r3, [pc, #148]	; (8000484 <_UpdateUvPwm+0x160>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	3201      	adds	r2, #1
 80003f2:	635a      	str	r2, [r3, #52]	; 0x34
		UV_PWM_TIMER.Instance->CCR2 += ENCODER_STEP;
 80003f4:	4b23      	ldr	r3, [pc, #140]	; (8000484 <_UpdateUvPwm+0x160>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80003fa:	4b22      	ldr	r3, [pc, #136]	; (8000484 <_UpdateUvPwm+0x160>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	3201      	adds	r2, #1
 8000400:	639a      	str	r2, [r3, #56]	; 0x38
		UV_PWM_TIMER.Instance->CCR3 += ENCODER_STEP;
 8000402:	4b20      	ldr	r3, [pc, #128]	; (8000484 <_UpdateUvPwm+0x160>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000408:	4b1e      	ldr	r3, [pc, #120]	; (8000484 <_UpdateUvPwm+0x160>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	3201      	adds	r2, #1
 800040e:	63da      	str	r2, [r3, #60]	; 0x3c
		UV_PWM_TIMER.Instance->CCR4 += ENCODER_STEP;
 8000410:	4b1c      	ldr	r3, [pc, #112]	; (8000484 <_UpdateUvPwm+0x160>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000416:	4b1b      	ldr	r3, [pc, #108]	; (8000484 <_UpdateUvPwm+0x160>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	3201      	adds	r2, #1
 800041c:	641a      	str	r2, [r3, #64]	; 0x40
		if(	(UV_PWM_TIMER.Instance->CCR1 > MAX_UVLED_PWM_PERIOD) ||
 800041e:	4b19      	ldr	r3, [pc, #100]	; (8000484 <_UpdateUvPwm+0x160>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000424:	2ba0      	cmp	r3, #160	; 0xa0
 8000426:	d80e      	bhi.n	8000446 <_UpdateUvPwm+0x122>
			(UV_PWM_TIMER.Instance->CCR2 > MAX_UVLED_PWM_PERIOD)	||
 8000428:	4b16      	ldr	r3, [pc, #88]	; (8000484 <_UpdateUvPwm+0x160>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		if(	(UV_PWM_TIMER.Instance->CCR1 > MAX_UVLED_PWM_PERIOD) ||
 800042e:	2ba0      	cmp	r3, #160	; 0xa0
 8000430:	d809      	bhi.n	8000446 <_UpdateUvPwm+0x122>
			(UV_PWM_TIMER.Instance->CCR3 > MAX_UVLED_PWM_PERIOD) ||
 8000432:	4b14      	ldr	r3, [pc, #80]	; (8000484 <_UpdateUvPwm+0x160>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			(UV_PWM_TIMER.Instance->CCR2 > MAX_UVLED_PWM_PERIOD)	||
 8000438:	2ba0      	cmp	r3, #160	; 0xa0
 800043a:	d804      	bhi.n	8000446 <_UpdateUvPwm+0x122>
			(UV_PWM_TIMER.Instance->CCR4 > MAX_UVLED_PWM_PERIOD)
 800043c:	4b11      	ldr	r3, [pc, #68]	; (8000484 <_UpdateUvPwm+0x160>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
			(UV_PWM_TIMER.Instance->CCR3 > MAX_UVLED_PWM_PERIOD) ||
 8000442:	2ba0      	cmp	r3, #160	; 0xa0
 8000444:	d90f      	bls.n	8000466 <_UpdateUvPwm+0x142>
			UV_PWM_TIMER.Instance->CCR1 = MAX_UVLED_PWM_PERIOD;
 8000446:	4b0f      	ldr	r3, [pc, #60]	; (8000484 <_UpdateUvPwm+0x160>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	22a0      	movs	r2, #160	; 0xa0
 800044c:	635a      	str	r2, [r3, #52]	; 0x34
			UV_PWM_TIMER.Instance->CCR2 = MAX_UVLED_PWM_PERIOD;
 800044e:	4b0d      	ldr	r3, [pc, #52]	; (8000484 <_UpdateUvPwm+0x160>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	22a0      	movs	r2, #160	; 0xa0
 8000454:	639a      	str	r2, [r3, #56]	; 0x38
			UV_PWM_TIMER.Instance->CCR3 = MAX_UVLED_PWM_PERIOD;
 8000456:	4b0b      	ldr	r3, [pc, #44]	; (8000484 <_UpdateUvPwm+0x160>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	22a0      	movs	r2, #160	; 0xa0
 800045c:	63da      	str	r2, [r3, #60]	; 0x3c
			UV_PWM_TIMER.Instance->CCR4 = MAX_UVLED_PWM_PERIOD;
 800045e:	4b09      	ldr	r3, [pc, #36]	; (8000484 <_UpdateUvPwm+0x160>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	22a0      	movs	r2, #160	; 0xa0
 8000464:	641a      	str	r2, [r3, #64]	; 0x40
		RE_setPrevEncoderDir( (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) );
 8000466:	4b08      	ldr	r3, [pc, #32]	; (8000488 <_UpdateUvPwm+0x164>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	b2db      	uxtb	r3, r3
 800046e:	2210      	movs	r2, #16
 8000470:	4013      	ands	r3, r2
 8000472:	b2db      	uxtb	r3, r3
 8000474:	0018      	movs	r0, r3
 8000476:	f000 f8a7 	bl	80005c8 <RE_setPrevEncoderDir>
}
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	b002      	add	sp, #8
 8000480:	bd80      	pop	{r7, pc}
 8000482:	46c0      	nop			; (mov r8, r8)
 8000484:	2000018c 	.word	0x2000018c
 8000488:	200001cc 	.word	0x200001cc

0800048c <_UpdateLedPwm>:
											UVBOX_ENCODER_UP
 *	@retval 	None
 *
 */
void _UpdateLedPwm(UVBOX_EncoderDirTypeDef new_encoder_dir)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0
 8000492:	0002      	movs	r2, r0
 8000494:	1dfb      	adds	r3, r7, #7
 8000496:	701a      	strb	r2, [r3, #0]
  	// encoder direction has changed from increasing to decreasing
	if( (RE_getPrevEncoderDir()) && (!new_encoder_dir) )
 8000498:	f000 f88c 	bl	80005b4 <RE_getPrevEncoderDir>
 800049c:	1e03      	subs	r3, r0, #0
 800049e:	d01e      	beq.n	80004de <_UpdateLedPwm+0x52>
 80004a0:	1dfb      	adds	r3, r7, #7
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d11a      	bne.n	80004de <_UpdateLedPwm+0x52>
	{
		LED_PWM_TIMER.Instance->CCR1 -= ENCODER_STEP;
 80004a8:	4b20      	ldr	r3, [pc, #128]	; (800052c <_UpdateLedPwm+0xa0>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004ae:	4b1f      	ldr	r3, [pc, #124]	; (800052c <_UpdateLedPwm+0xa0>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	3a01      	subs	r2, #1
 80004b4:	635a      	str	r2, [r3, #52]	; 0x34

		// clamp lower range integer overflow to
		// MAX_UVLED_PWM_PERIOD+1
		if(	(LED_PWM_TIMER.Instance->CCR1 > MAX_LED_PWM_PERIOD+1) )
 80004b6:	4b1d      	ldr	r3, [pc, #116]	; (800052c <_UpdateLedPwm+0xa0>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004bc:	2b79      	cmp	r3, #121	; 0x79
 80004be:	d903      	bls.n	80004c8 <_UpdateLedPwm+0x3c>
		{
			LED_PWM_TIMER.Instance->CCR1 = 0;
 80004c0:	4b1a      	ldr	r3, [pc, #104]	; (800052c <_UpdateLedPwm+0xa0>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	2200      	movs	r2, #0
 80004c6:	635a      	str	r2, [r3, #52]	; 0x34
		}

		RE_setPrevEncoderDir( (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) );
 80004c8:	4b19      	ldr	r3, [pc, #100]	; (8000530 <_UpdateLedPwm+0xa4>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	b2db      	uxtb	r3, r3
 80004d0:	2210      	movs	r2, #16
 80004d2:	4013      	ands	r3, r2
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	0018      	movs	r0, r3
 80004d8:	f000 f876 	bl	80005c8 <RE_setPrevEncoderDir>
			LED_PWM_TIMER.Instance->CCR1 = MAX_LED_PWM_PERIOD;
		}

		RE_setPrevEncoderDir( (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) );
	}
}
 80004dc:	e021      	b.n	8000522 <_UpdateLedPwm+0x96>
	else if( (!RE_getPrevEncoderDir()) && (new_encoder_dir) )
 80004de:	f000 f869 	bl	80005b4 <RE_getPrevEncoderDir>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d11d      	bne.n	8000522 <_UpdateLedPwm+0x96>
 80004e6:	1dfb      	adds	r3, r7, #7
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d019      	beq.n	8000522 <_UpdateLedPwm+0x96>
		LED_PWM_TIMER.Instance->CCR1 += ENCODER_STEP;
 80004ee:	4b0f      	ldr	r3, [pc, #60]	; (800052c <_UpdateLedPwm+0xa0>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004f4:	4b0d      	ldr	r3, [pc, #52]	; (800052c <_UpdateLedPwm+0xa0>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	3201      	adds	r2, #1
 80004fa:	635a      	str	r2, [r3, #52]	; 0x34
		if(	(LED_PWM_TIMER.Instance->CCR1 > MAX_LED_PWM_PERIOD) )
 80004fc:	4b0b      	ldr	r3, [pc, #44]	; (800052c <_UpdateLedPwm+0xa0>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000502:	2b78      	cmp	r3, #120	; 0x78
 8000504:	d903      	bls.n	800050e <_UpdateLedPwm+0x82>
			LED_PWM_TIMER.Instance->CCR1 = MAX_LED_PWM_PERIOD;
 8000506:	4b09      	ldr	r3, [pc, #36]	; (800052c <_UpdateLedPwm+0xa0>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	2278      	movs	r2, #120	; 0x78
 800050c:	635a      	str	r2, [r3, #52]	; 0x34
		RE_setPrevEncoderDir( (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR) );
 800050e:	4b08      	ldr	r3, [pc, #32]	; (8000530 <_UpdateLedPwm+0xa4>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	b2db      	uxtb	r3, r3
 8000516:	2210      	movs	r2, #16
 8000518:	4013      	ands	r3, r2
 800051a:	b2db      	uxtb	r3, r3
 800051c:	0018      	movs	r0, r3
 800051e:	f000 f853 	bl	80005c8 <RE_setPrevEncoderDir>
}
 8000522:	46c0      	nop			; (mov r8, r8)
 8000524:	46bd      	mov	sp, r7
 8000526:	b002      	add	sp, #8
 8000528:	bd80      	pop	{r7, pc}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	2000020c 	.word	0x2000020c
 8000530:	200001cc 	.word	0x200001cc

08000534 <LM_UpdatePwm>:
 *	@param 		None
 *	@retval 	None
 *
 */
void LM_UpdatePwm()
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
	if(EM_getSystemState())
 8000538:	f7ff fe72 	bl	8000220 <EM_getSystemState>
 800053c:	1e03      	subs	r3, r0, #0
 800053e:	d00a      	beq.n	8000556 <LM_UpdatePwm+0x22>
	{
	  	_UpdateUvPwm( ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR );
 8000540:	4b0b      	ldr	r3, [pc, #44]	; (8000570 <LM_UpdatePwm+0x3c>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	b2db      	uxtb	r3, r3
 8000548:	2210      	movs	r2, #16
 800054a:	4013      	ands	r3, r2
 800054c:	b2db      	uxtb	r3, r3
 800054e:	0018      	movs	r0, r3
 8000550:	f7ff fee8 	bl	8000324 <_UpdateUvPwm>
	}
	else
	{
	  	_UpdateLedPwm( ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR );
	}
}
 8000554:	e009      	b.n	800056a <LM_UpdatePwm+0x36>
	  	_UpdateLedPwm( ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR );
 8000556:	4b06      	ldr	r3, [pc, #24]	; (8000570 <LM_UpdatePwm+0x3c>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	b2db      	uxtb	r3, r3
 800055e:	2210      	movs	r2, #16
 8000560:	4013      	ands	r3, r2
 8000562:	b2db      	uxtb	r3, r3
 8000564:	0018      	movs	r0, r3
 8000566:	f7ff ff91 	bl	800048c <_UpdateLedPwm>
}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	200001cc 	.word	0x200001cc

08000574 <LM_SetStatusLed>:
											UVBOX_StatusLedBlue
 *	@retval 	None
 *
 */
void LM_SetStatusLed(UVBOX_StatusLedTypeDef new_status)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	0002      	movs	r2, r0
 800057c:	1dfb      	adds	r3, r7, #7
 800057e:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOA, STATUS_RED_Pin, GPIO_PIN_SET);
		  HAL_GPIO_WritePin(GPIOA, STATUS_BLUE_Pin, GPIO_PIN_RESET);
		break;
	}
*/
}
 8000580:	46c0      	nop			; (mov r8, r8)
 8000582:	46bd      	mov	sp, r7
 8000584:	b002      	add	sp, #8
 8000586:	bd80      	pop	{r7, pc}

08000588 <RE_Setup>:
 *	@param 	None
 *	@retval None
 *
 */
void RE_Setup()
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&ROTARY_ENCODER);
 800058c:	4b07      	ldr	r3, [pc, #28]	; (80005ac <RE_Setup+0x24>)
 800058e:	0018      	movs	r0, r3
 8000590:	f001 ffb2 	bl	80024f8 <HAL_TIM_Base_Start>
	previous_encoder_dir = (ROTARY_ENCODER.Instance->CR1 & TIM_CR1_DIR);
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <RE_Setup+0x24>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	b2db      	uxtb	r3, r3
 800059c:	2210      	movs	r2, #16
 800059e:	4013      	ands	r3, r2
 80005a0:	b2da      	uxtb	r2, r3
 80005a2:	4b03      	ldr	r3, [pc, #12]	; (80005b0 <RE_Setup+0x28>)
 80005a4:	701a      	strb	r2, [r3, #0]
}
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	200001cc 	.word	0x200001cc
 80005b0:	200000a4 	.word	0x200000a4

080005b4 <RE_getPrevEncoderDir>:
 *	@retval 	UVBOX_EncoderDirTypeDef - 	UVBOX_ENCODER_DOWN = 0x0,
											UVBOX_ENCODER_UP
 *
 */
UVBOX_EncoderDirTypeDef RE_getPrevEncoderDir()
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	return previous_encoder_dir;
 80005b8:	4b02      	ldr	r3, [pc, #8]	; (80005c4 <RE_getPrevEncoderDir+0x10>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
}
 80005bc:	0018      	movs	r0, r3
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	200000a4 	.word	0x200000a4

080005c8 <RE_setPrevEncoderDir>:
											UVBOX_ENCODER_UP
 *	@retval 	None
 *
 */
void RE_setPrevEncoderDir(UVBOX_EncoderDirTypeDef direction)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	0002      	movs	r2, r0
 80005d0:	1dfb      	adds	r3, r7, #7
 80005d2:	701a      	strb	r2, [r3, #0]
	previous_encoder_dir = direction;
 80005d4:	4b03      	ldr	r3, [pc, #12]	; (80005e4 <RE_setPrevEncoderDir+0x1c>)
 80005d6:	1dfa      	adds	r2, r7, #7
 80005d8:	7812      	ldrb	r2, [r2, #0]
 80005da:	701a      	strb	r2, [r3, #0]
}
 80005dc:	46c0      	nop			; (mov r8, r8)
 80005de:	46bd      	mov	sp, r7
 80005e0:	b002      	add	sp, #8
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	200000a4 	.word	0x200000a4

080005e8 <TM_ResetTimer>:
#define DEFAULT_TIMEOUT 60
uint16_t user_defined_timeout = DEFAULT_TIMEOUT;		// seconds
uint16_t timer_count = DEFAULT_TIMEOUT;

void TM_ResetTimer()
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	timer_count = DEFAULT_TIMEOUT;
 80005ec:	4b02      	ldr	r3, [pc, #8]	; (80005f8 <TM_ResetTimer+0x10>)
 80005ee:	223c      	movs	r2, #60	; 0x3c
 80005f0:	801a      	strh	r2, [r3, #0]
}
 80005f2:	46c0      	nop			; (mov r8, r8)
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	20000002 	.word	0x20000002

080005fc <TM_UserIncrementTimer>:

void TM_UserIncrementTimer()
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
	user_defined_timeout += 10;
 8000600:	4b07      	ldr	r3, [pc, #28]	; (8000620 <TM_UserIncrementTimer+0x24>)
 8000602:	881b      	ldrh	r3, [r3, #0]
 8000604:	330a      	adds	r3, #10
 8000606:	b29a      	uxth	r2, r3
 8000608:	4b05      	ldr	r3, [pc, #20]	; (8000620 <TM_UserIncrementTimer+0x24>)
 800060a:	801a      	strh	r2, [r3, #0]
	timer_count += 10;
 800060c:	4b05      	ldr	r3, [pc, #20]	; (8000624 <TM_UserIncrementTimer+0x28>)
 800060e:	881b      	ldrh	r3, [r3, #0]
 8000610:	330a      	adds	r3, #10
 8000612:	b29a      	uxth	r2, r3
 8000614:	4b03      	ldr	r3, [pc, #12]	; (8000624 <TM_UserIncrementTimer+0x28>)
 8000616:	801a      	strh	r2, [r3, #0]
}
 8000618:	46c0      	nop			; (mov r8, r8)
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	20000000 	.word	0x20000000
 8000624:	20000002 	.word	0x20000002

08000628 <TM_DecrementTimer>:

void TM_DecrementTimer()
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
	timer_count--;
 800062c:	4b05      	ldr	r3, [pc, #20]	; (8000644 <TM_DecrementTimer+0x1c>)
 800062e:	881b      	ldrh	r3, [r3, #0]
 8000630:	3b01      	subs	r3, #1
 8000632:	b29a      	uxth	r2, r3
 8000634:	4b03      	ldr	r3, [pc, #12]	; (8000644 <TM_DecrementTimer+0x1c>)
 8000636:	801a      	strh	r2, [r3, #0]

	TM_CheckTimer();
 8000638:	f000 f810 	bl	800065c <TM_CheckTimer>
}
 800063c:	46c0      	nop			; (mov r8, r8)
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	20000002 	.word	0x20000002

08000648 <TM_GetTimerCount>:

uint16_t TM_GetTimerCount()
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
	return timer_count;
 800064c:	4b02      	ldr	r3, [pc, #8]	; (8000658 <TM_GetTimerCount+0x10>)
 800064e:	881b      	ldrh	r3, [r3, #0]
}
 8000650:	0018      	movs	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	20000002 	.word	0x20000002

0800065c <TM_CheckTimer>:

void TM_CheckTimer()
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
	if(timer_count == 0)
 8000660:	4b04      	ldr	r3, [pc, #16]	; (8000674 <TM_CheckTimer+0x18>)
 8000662:	881b      	ldrh	r3, [r3, #0]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d102      	bne.n	800066e <TM_CheckTimer+0x12>
	{
		EM_ProcessEvent(UVBOX_evLidOpened);
 8000668:	2000      	movs	r0, #0
 800066a:	f7ff fde3 	bl	8000234 <EM_ProcessEvent>
	}
}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000002 	.word	0x20000002

08000678 <TM_StartTimer>:

void TM_StartTimer()
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
	EXPOSE_TIMER.Instance->SR &= ~(TIM_SR_UIF);	// reset
 800067c:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <TM_StartTimer+0x28>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	691a      	ldr	r2, [r3, #16]
 8000682:	4b07      	ldr	r3, [pc, #28]	; (80006a0 <TM_StartTimer+0x28>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	2101      	movs	r1, #1
 8000688:	438a      	bics	r2, r1
 800068a:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&EXPOSE_TIMER);
 800068c:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <TM_StartTimer+0x28>)
 800068e:	0018      	movs	r0, r3
 8000690:	f001 ff54 	bl	800253c <HAL_TIM_Base_Start_IT>
	UM_DisplayRunningMsg();
 8000694:	f000 f814 	bl	80006c0 <UM_DisplayRunningMsg>
}
 8000698:	46c0      	nop			; (mov r8, r8)
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	46c0      	nop			; (mov r8, r8)
 80006a0:	2000014c 	.word	0x2000014c

080006a4 <TM_StopTimer>:

void TM_StopTimer()
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&EXPOSE_TIMER);
 80006a8:	4b04      	ldr	r3, [pc, #16]	; (80006bc <TM_StopTimer+0x18>)
 80006aa:	0018      	movs	r0, r3
 80006ac:	f001 ff68 	bl	8002580 <HAL_TIM_Base_Stop_IT>
	UM_DisplayExpiredMsg();
 80006b0:	f000 f81e 	bl	80006f0 <UM_DisplayExpiredMsg>
}
 80006b4:	46c0      	nop			; (mov r8, r8)
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	2000014c 	.word	0x2000014c

080006c0 <UM_DisplayRunningMsg>:
//UVBOX_LidStatusTypedef eLidStatus = UVBOX_LIDOPEN;
uint16_t debounce_last_interrupt_time = 0;


void UM_DisplayRunningMsg()
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af02      	add	r7, sp, #8
	ILI9341_Fill_Screen(BLACK);
 80006c6:	2000      	movs	r0, #0
 80006c8:	f003 facc 	bl	8003c64 <ILI9341_Fill_Screen>
	ILI9341_Draw_Text("RUNNING", 10, 120, RUNTEXT, 7, BGCOLOUR);
 80006cc:	4a06      	ldr	r2, [pc, #24]	; (80006e8 <UM_DisplayRunningMsg+0x28>)
 80006ce:	4807      	ldr	r0, [pc, #28]	; (80006ec <UM_DisplayRunningMsg+0x2c>)
 80006d0:	2300      	movs	r3, #0
 80006d2:	9301      	str	r3, [sp, #4]
 80006d4:	2307      	movs	r3, #7
 80006d6:	9300      	str	r3, [sp, #0]
 80006d8:	0013      	movs	r3, r2
 80006da:	2278      	movs	r2, #120	; 0x78
 80006dc:	210a      	movs	r1, #10
 80006de:	f003 f847 	bl	8003770 <ILI9341_Draw_Text>
}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	000014a2 	.word	0x000014a2
 80006ec:	08004f1c 	.word	0x08004f1c

080006f0 <UM_DisplayExpiredMsg>:

void UM_DisplayExpiredMsg()
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af02      	add	r7, sp, #8
	ILI9341_Fill_Screen(BLACK);
 80006f6:	2000      	movs	r0, #0
 80006f8:	f003 fab4 	bl	8003c64 <ILI9341_Fill_Screen>
	ILI9341_Draw_Text("STOPPED", 10, 120, STOPTEXT, 7, BGCOLOUR);
 80006fc:	4a06      	ldr	r2, [pc, #24]	; (8000718 <UM_DisplayExpiredMsg+0x28>)
 80006fe:	4807      	ldr	r0, [pc, #28]	; (800071c <UM_DisplayExpiredMsg+0x2c>)
 8000700:	2300      	movs	r3, #0
 8000702:	9301      	str	r3, [sp, #4]
 8000704:	2307      	movs	r3, #7
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	0013      	movs	r3, r2
 800070a:	2278      	movs	r2, #120	; 0x78
 800070c:	210a      	movs	r1, #10
 800070e:	f003 f82f 	bl	8003770 <ILI9341_Draw_Text>
}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	0000d8c3 	.word	0x0000d8c3
 800071c:	08004f24 	.word	0x08004f24

08000720 <UM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void UM_UpdateDisplay()
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
	UM_DisplayAsMinutesAndSeconds(TM_GetTimerCount());
 8000724:	f7ff ff90 	bl	8000648 <TM_GetTimerCount>
 8000728:	0003      	movs	r3, r0
 800072a:	0018      	movs	r0, r3
 800072c:	f000 f804 	bl	8000738 <UM_DisplayAsMinutesAndSeconds>

}
 8000730:	46c0      	nop			; (mov r8, r8)
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <UM_DisplayAsMinutesAndSeconds>:
 *	@param pSeconds
 *	@retval None
 *
 */
void UM_DisplayAsMinutesAndSeconds(uint16_t pSeconds)
{
 8000738:	b5b0      	push	{r4, r5, r7, lr}
 800073a:	b08c      	sub	sp, #48	; 0x30
 800073c:	af02      	add	r7, sp, #8
 800073e:	0002      	movs	r2, r0
 8000740:	1dbb      	adds	r3, r7, #6
 8000742:	801a      	strh	r2, [r3, #0]
	uint8_t minutes = 0;
 8000744:	2427      	movs	r4, #39	; 0x27
 8000746:	193b      	adds	r3, r7, r4
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
	uint8_t seconds = 0;
 800074c:	2526      	movs	r5, #38	; 0x26
 800074e:	197b      	adds	r3, r7, r5
 8000750:	2200      	movs	r2, #0
 8000752:	701a      	strb	r2, [r3, #0]

	minutes = pSeconds / 60;
 8000754:	1dbb      	adds	r3, r7, #6
 8000756:	881b      	ldrh	r3, [r3, #0]
 8000758:	213c      	movs	r1, #60	; 0x3c
 800075a:	0018      	movs	r0, r3
 800075c:	f7ff fcd4 	bl	8000108 <__udivsi3>
 8000760:	0003      	movs	r3, r0
 8000762:	b29a      	uxth	r2, r3
 8000764:	193b      	adds	r3, r7, r4
 8000766:	701a      	strb	r2, [r3, #0]
	seconds = pSeconds % 60;
 8000768:	1dbb      	adds	r3, r7, #6
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	213c      	movs	r1, #60	; 0x3c
 800076e:	0018      	movs	r0, r3
 8000770:	f7ff fd50 	bl	8000214 <__aeabi_uidivmod>
 8000774:	000b      	movs	r3, r1
 8000776:	b29a      	uxth	r2, r3
 8000778:	197b      	adds	r3, r7, r5
 800077a:	701a      	strb	r2, [r3, #0]

	char timer_count[30];
	snprintf(timer_count, sizeof(timer_count), "%02d:%02d", minutes, seconds);
 800077c:	193b      	adds	r3, r7, r4
 800077e:	7819      	ldrb	r1, [r3, #0]
 8000780:	197b      	adds	r3, r7, r5
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	4a0b      	ldr	r2, [pc, #44]	; (80007b4 <UM_DisplayAsMinutesAndSeconds+0x7c>)
 8000786:	2408      	movs	r4, #8
 8000788:	1938      	adds	r0, r7, r4
 800078a:	9300      	str	r3, [sp, #0]
 800078c:	000b      	movs	r3, r1
 800078e:	211e      	movs	r1, #30
 8000790:	f003 ff9e 	bl	80046d0 <sniprintf>
	ILI9341_Draw_Text(timer_count, 30, 50, TIMETEXT, 9, BGCOLOUR);
 8000794:	4a08      	ldr	r2, [pc, #32]	; (80007b8 <UM_DisplayAsMinutesAndSeconds+0x80>)
 8000796:	1938      	adds	r0, r7, r4
 8000798:	2300      	movs	r3, #0
 800079a:	9301      	str	r3, [sp, #4]
 800079c:	2309      	movs	r3, #9
 800079e:	9300      	str	r3, [sp, #0]
 80007a0:	0013      	movs	r3, r2
 80007a2:	2232      	movs	r2, #50	; 0x32
 80007a4:	211e      	movs	r1, #30
 80007a6:	f002 ffe3 	bl	8003770 <ILI9341_Draw_Text>
}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	46bd      	mov	sp, r7
 80007ae:	b00a      	add	sp, #40	; 0x28
 80007b0:	bdb0      	pop	{r4, r5, r7, pc}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	08004f2c 	.word	0x08004f2c
 80007b8:	000002fd 	.word	0x000002fd

080007bc <UM_Setup>:
 *	@param None
 *	@retval None
 *
 */
void UM_Setup()
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af02      	add	r7, sp, #8
	  // enable TFT ILI9341 driver
	  ILI9341_Init();
 80007c2:	f003 f846 	bl	8003852 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 80007c6:	2003      	movs	r0, #3
 80007c8:	f003 fce8 	bl	800419c <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(BLACK);
 80007cc:	2000      	movs	r0, #0
 80007ce:	f003 fa49 	bl	8003c64 <ILI9341_Fill_Screen>
	  ILI9341_Draw_Text("INITIALISING...", 10, 10, SYSTEXT, 1, BGCOLOUR);
 80007d2:	4a2d      	ldr	r2, [pc, #180]	; (8000888 <UM_Setup+0xcc>)
 80007d4:	482d      	ldr	r0, [pc, #180]	; (800088c <UM_Setup+0xd0>)
 80007d6:	2300      	movs	r3, #0
 80007d8:	9301      	str	r3, [sp, #4]
 80007da:	2301      	movs	r3, #1
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	0013      	movs	r3, r2
 80007e0:	220a      	movs	r2, #10
 80007e2:	210a      	movs	r1, #10
 80007e4:	f002 ffc4 	bl	8003770 <ILI9341_Draw_Text>

	  // PWM OUTPUTS

	  HAL_TIM_PWM_Start( &UV_PWM_TIMER, TIM_CHANNEL_1 );
 80007e8:	4b29      	ldr	r3, [pc, #164]	; (8000890 <UM_Setup+0xd4>)
 80007ea:	2100      	movs	r1, #0
 80007ec:	0018      	movs	r0, r3
 80007ee:	f001 ff1d 	bl	800262c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start( &UV_PWM_TIMER, TIM_CHANNEL_2 );
 80007f2:	4b27      	ldr	r3, [pc, #156]	; (8000890 <UM_Setup+0xd4>)
 80007f4:	2104      	movs	r1, #4
 80007f6:	0018      	movs	r0, r3
 80007f8:	f001 ff18 	bl	800262c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start( &UV_PWM_TIMER, TIM_CHANNEL_3 );
 80007fc:	4b24      	ldr	r3, [pc, #144]	; (8000890 <UM_Setup+0xd4>)
 80007fe:	2108      	movs	r1, #8
 8000800:	0018      	movs	r0, r3
 8000802:	f001 ff13 	bl	800262c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start( &UV_PWM_TIMER, TIM_CHANNEL_4 );
 8000806:	4b22      	ldr	r3, [pc, #136]	; (8000890 <UM_Setup+0xd4>)
 8000808:	210c      	movs	r1, #12
 800080a:	0018      	movs	r0, r3
 800080c:	f001 ff0e 	bl	800262c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start( &LED_PWM_TIMER, TIM_CHANNEL_1 );
 8000810:	4b20      	ldr	r3, [pc, #128]	; (8000894 <UM_Setup+0xd8>)
 8000812:	2100      	movs	r1, #0
 8000814:	0018      	movs	r0, r3
 8000816:	f001 ff09 	bl	800262c <HAL_TIM_PWM_Start>

	  UV_PWM_TIMER.Instance->ARR	= 0xFF;		// 	255
 800081a:	4b1d      	ldr	r3, [pc, #116]	; (8000890 <UM_Setup+0xd4>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	22ff      	movs	r2, #255	; 0xff
 8000820:	62da      	str	r2, [r3, #44]	; 0x2c
	  UV_PWM_TIMER.Instance->CCR1 	= 0x00;
 8000822:	4b1b      	ldr	r3, [pc, #108]	; (8000890 <UM_Setup+0xd4>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	2200      	movs	r2, #0
 8000828:	635a      	str	r2, [r3, #52]	; 0x34
	  UV_PWM_TIMER.Instance->CCR2 	= 0x00;
 800082a:	4b19      	ldr	r3, [pc, #100]	; (8000890 <UM_Setup+0xd4>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	2200      	movs	r2, #0
 8000830:	639a      	str	r2, [r3, #56]	; 0x38
	  UV_PWM_TIMER.Instance->CCR3 	= 0x00;
 8000832:	4b17      	ldr	r3, [pc, #92]	; (8000890 <UM_Setup+0xd4>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2200      	movs	r2, #0
 8000838:	63da      	str	r2, [r3, #60]	; 0x3c
	  UV_PWM_TIMER.Instance->CCR4 	= 0x00;
 800083a:	4b15      	ldr	r3, [pc, #84]	; (8000890 <UM_Setup+0xd4>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	2200      	movs	r2, #0
 8000840:	641a      	str	r2, [r3, #64]	; 0x40

	  LED_PWM_TIMER.Instance->ARR  	= 0xFF;		// 	255
 8000842:	4b14      	ldr	r3, [pc, #80]	; (8000894 <UM_Setup+0xd8>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	22ff      	movs	r2, #255	; 0xff
 8000848:	62da      	str	r2, [r3, #44]	; 0x2c
	  LED_PWM_TIMER.Instance->CCR1 	= MAX_LED_PWM_PERIOD;
 800084a:	4b12      	ldr	r3, [pc, #72]	; (8000894 <UM_Setup+0xd8>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	2278      	movs	r2, #120	; 0x78
 8000850:	635a      	str	r2, [r3, #52]	; 0x34

	  // debounce timer
	  HAL_TIM_Base_Start( &DEBOUNCE_TIMER );
 8000852:	4b11      	ldr	r3, [pc, #68]	; (8000898 <UM_Setup+0xdc>)
 8000854:	0018      	movs	r0, r3
 8000856:	f001 fe4f 	bl	80024f8 <HAL_TIM_Base_Start>

	  // status output LED
	  LM_SetStatusLed(UVBOX_StatusLedBlue);
 800085a:	2002      	movs	r0, #2
 800085c:	f7ff fe8a 	bl	8000574 <LM_SetStatusLed>

	  // rotary encoder
	  RE_Setup();
 8000860:	f7ff fe92 	bl	8000588 <RE_Setup>


	  HAL_Delay(100);
 8000864:	2064      	movs	r0, #100	; 0x64
 8000866:	f000 fe7f 	bl	8001568 <HAL_Delay>
	  ILI9341_Draw_Text("READY!", 100, 10, SYSTEXT, 1, BGCOLOUR);
 800086a:	4a07      	ldr	r2, [pc, #28]	; (8000888 <UM_Setup+0xcc>)
 800086c:	480b      	ldr	r0, [pc, #44]	; (800089c <UM_Setup+0xe0>)
 800086e:	2300      	movs	r3, #0
 8000870:	9301      	str	r3, [sp, #4]
 8000872:	2301      	movs	r3, #1
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	0013      	movs	r3, r2
 8000878:	220a      	movs	r2, #10
 800087a:	2164      	movs	r1, #100	; 0x64
 800087c:	f002 ff78 	bl	8003770 <ILI9341_Draw_Text>



}
 8000880:	46c0      	nop			; (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	0000ffff 	.word	0x0000ffff
 800088c:	08004f38 	.word	0x08004f38
 8000890:	2000018c 	.word	0x2000018c
 8000894:	2000020c 	.word	0x2000020c
 8000898:	2000010c 	.word	0x2000010c
 800089c:	08004f48 	.word	0x08004f48

080008a0 <UM_EXTI0_1_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void UM_EXTI0_1_IRQHandler()
{
 80008a0:	b590      	push	{r4, r7, lr}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
	uint16_t debounce_interrupt_time = DEBOUNCE_TIMER.Instance->CNT;
 80008a6:	4b0e      	ldr	r3, [pc, #56]	; (80008e0 <UM_EXTI0_1_IRQHandler+0x40>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008ac:	1dbb      	adds	r3, r7, #6
 80008ae:	801a      	strh	r2, [r3, #0]
	if ((debounce_interrupt_time - UM_getLastDebounceTime()) > MAX_DEBOUNCE_DELAY)
 80008b0:	1dbb      	adds	r3, r7, #6
 80008b2:	881c      	ldrh	r4, [r3, #0]
 80008b4:	f000 f84c 	bl	8000950 <UM_getLastDebounceTime>
 80008b8:	0003      	movs	r3, r0
 80008ba:	1ae3      	subs	r3, r4, r3
 80008bc:	2baf      	cmp	r3, #175	; 0xaf
 80008be:	dd05      	ble.n	80008cc <UM_EXTI0_1_IRQHandler+0x2c>
	{
		if(EM_getSystemState())	// LID CLOSED
 80008c0:	f7ff fcae 	bl	8000220 <EM_getSystemState>
 80008c4:	1e03      	subs	r3, r0, #0
 80008c6:	d101      	bne.n	80008cc <UM_EXTI0_1_IRQHandler+0x2c>
		{
			//EM_ProcessEvent(UVBOX_evLidOpened);
		}
		else
		{
			TM_UserIncrementTimer();
 80008c8:	f7ff fe98 	bl	80005fc <TM_UserIncrementTimer>
		}
	}
	UM_SetLastDebounceTime(debounce_interrupt_time);
 80008cc:	1dbb      	adds	r3, r7, #6
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	0018      	movs	r0, r3
 80008d2:	f000 f82d 	bl	8000930 <UM_SetLastDebounceTime>
}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	b003      	add	sp, #12
 80008dc:	bd90      	pop	{r4, r7, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	2000010c 	.word	0x2000010c

080008e4 <UM_EXTI2_3_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void UM_EXTI2_3_IRQHandler()
{
 80008e4:	b590      	push	{r4, r7, lr}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
	uint16_t debounce_interrupt_time = DEBOUNCE_TIMER.Instance->CNT;
 80008ea:	4b10      	ldr	r3, [pc, #64]	; (800092c <UM_EXTI2_3_IRQHandler+0x48>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008f0:	1dbb      	adds	r3, r7, #6
 80008f2:	801a      	strh	r2, [r3, #0]
	if ((debounce_interrupt_time - UM_getLastDebounceTime()) > MAX_DEBOUNCE_DELAY)
 80008f4:	1dbb      	adds	r3, r7, #6
 80008f6:	881c      	ldrh	r4, [r3, #0]
 80008f8:	f000 f82a 	bl	8000950 <UM_getLastDebounceTime>
 80008fc:	0003      	movs	r3, r0
 80008fe:	1ae3      	subs	r3, r4, r3
 8000900:	2baf      	cmp	r3, #175	; 0xaf
 8000902:	dd0a      	ble.n	800091a <UM_EXTI2_3_IRQHandler+0x36>
	{
		if(EM_getSystemState())	// LID CLOSED
 8000904:	f7ff fc8c 	bl	8000220 <EM_getSystemState>
 8000908:	1e03      	subs	r3, r0, #0
 800090a:	d003      	beq.n	8000914 <UM_EXTI2_3_IRQHandler+0x30>
		{
			EM_ProcessEvent(UVBOX_evLidOpened);
 800090c:	2000      	movs	r0, #0
 800090e:	f7ff fc91 	bl	8000234 <EM_ProcessEvent>
 8000912:	e002      	b.n	800091a <UM_EXTI2_3_IRQHandler+0x36>
		}
		else
		{
			EM_ProcessEvent(UVBOX_evLidClosed);
 8000914:	2001      	movs	r0, #1
 8000916:	f7ff fc8d 	bl	8000234 <EM_ProcessEvent>
		}
	}
	UM_SetLastDebounceTime(debounce_interrupt_time);
 800091a:	1dbb      	adds	r3, r7, #6
 800091c:	881b      	ldrh	r3, [r3, #0]
 800091e:	0018      	movs	r0, r3
 8000920:	f000 f806 	bl	8000930 <UM_SetLastDebounceTime>
}
 8000924:	46c0      	nop			; (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	b003      	add	sp, #12
 800092a:	bd90      	pop	{r4, r7, pc}
 800092c:	2000010c 	.word	0x2000010c

08000930 <UM_SetLastDebounceTime>:
 *	@param pDebounceTime
 *	@retval None
 *
 */
void UM_SetLastDebounceTime(uint16_t pDebounceTime)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	0002      	movs	r2, r0
 8000938:	1dbb      	adds	r3, r7, #6
 800093a:	801a      	strh	r2, [r3, #0]
	debounce_last_interrupt_time = pDebounceTime;
 800093c:	4b03      	ldr	r3, [pc, #12]	; (800094c <UM_SetLastDebounceTime+0x1c>)
 800093e:	1dba      	adds	r2, r7, #6
 8000940:	8812      	ldrh	r2, [r2, #0]
 8000942:	801a      	strh	r2, [r3, #0]
}
 8000944:	46c0      	nop			; (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	b002      	add	sp, #8
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000096 	.word	0x20000096

08000950 <UM_getLastDebounceTime>:
 *	@param None
 *	@retval debounce_last_interrupt_time
 *
 */
uint16_t UM_getLastDebounceTime()
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
	return debounce_last_interrupt_time;
 8000954:	4b02      	ldr	r3, [pc, #8]	; (8000960 <UM_getLastDebounceTime+0x10>)
 8000956:	881b      	ldrh	r3, [r3, #0]
}
 8000958:	0018      	movs	r0, r3
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	20000096 	.word	0x20000096

08000964 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000964:	b590      	push	{r4, r7, lr}
 8000966:	b089      	sub	sp, #36	; 0x24
 8000968:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096a:	240c      	movs	r4, #12
 800096c:	193b      	adds	r3, r7, r4
 800096e:	0018      	movs	r0, r3
 8000970:	2314      	movs	r3, #20
 8000972:	001a      	movs	r2, r3
 8000974:	2100      	movs	r1, #0
 8000976:	f003 fea3 	bl	80046c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800097a:	4b48      	ldr	r3, [pc, #288]	; (8000a9c <MX_GPIO_Init+0x138>)
 800097c:	695a      	ldr	r2, [r3, #20]
 800097e:	4b47      	ldr	r3, [pc, #284]	; (8000a9c <MX_GPIO_Init+0x138>)
 8000980:	2180      	movs	r1, #128	; 0x80
 8000982:	03c9      	lsls	r1, r1, #15
 8000984:	430a      	orrs	r2, r1
 8000986:	615a      	str	r2, [r3, #20]
 8000988:	4b44      	ldr	r3, [pc, #272]	; (8000a9c <MX_GPIO_Init+0x138>)
 800098a:	695a      	ldr	r2, [r3, #20]
 800098c:	2380      	movs	r3, #128	; 0x80
 800098e:	03db      	lsls	r3, r3, #15
 8000990:	4013      	ands	r3, r2
 8000992:	60bb      	str	r3, [r7, #8]
 8000994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000996:	4b41      	ldr	r3, [pc, #260]	; (8000a9c <MX_GPIO_Init+0x138>)
 8000998:	695a      	ldr	r2, [r3, #20]
 800099a:	4b40      	ldr	r3, [pc, #256]	; (8000a9c <MX_GPIO_Init+0x138>)
 800099c:	2180      	movs	r1, #128	; 0x80
 800099e:	0289      	lsls	r1, r1, #10
 80009a0:	430a      	orrs	r2, r1
 80009a2:	615a      	str	r2, [r3, #20]
 80009a4:	4b3d      	ldr	r3, [pc, #244]	; (8000a9c <MX_GPIO_Init+0x138>)
 80009a6:	695a      	ldr	r2, [r3, #20]
 80009a8:	2380      	movs	r3, #128	; 0x80
 80009aa:	029b      	lsls	r3, r3, #10
 80009ac:	4013      	ands	r3, r2
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	4b3a      	ldr	r3, [pc, #232]	; (8000a9c <MX_GPIO_Init+0x138>)
 80009b4:	695a      	ldr	r2, [r3, #20]
 80009b6:	4b39      	ldr	r3, [pc, #228]	; (8000a9c <MX_GPIO_Init+0x138>)
 80009b8:	2180      	movs	r1, #128	; 0x80
 80009ba:	02c9      	lsls	r1, r1, #11
 80009bc:	430a      	orrs	r2, r1
 80009be:	615a      	str	r2, [r3, #20]
 80009c0:	4b36      	ldr	r3, [pc, #216]	; (8000a9c <MX_GPIO_Init+0x138>)
 80009c2:	695a      	ldr	r2, [r3, #20]
 80009c4:	2380      	movs	r3, #128	; 0x80
 80009c6:	02db      	lsls	r3, r3, #11
 80009c8:	4013      	ands	r3, r2
 80009ca:	603b      	str	r3, [r7, #0]
 80009cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|DC_Pin, GPIO_PIN_RESET);
 80009ce:	2390      	movs	r3, #144	; 0x90
 80009d0:	05db      	lsls	r3, r3, #23
 80009d2:	2200      	movs	r2, #0
 80009d4:	2118      	movs	r1, #24
 80009d6:	0018      	movs	r0, r3
 80009d8:	f001 f836 	bl	8001a48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80009dc:	4b30      	ldr	r3, [pc, #192]	; (8000aa0 <MX_GPIO_Init+0x13c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	2101      	movs	r1, #1
 80009e2:	0018      	movs	r0, r3
 80009e4:	f001 f830 	bl	8001a48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009e8:	193b      	adds	r3, r7, r4
 80009ea:	2201      	movs	r2, #1
 80009ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	4a2c      	ldr	r2, [pc, #176]	; (8000aa4 <MX_GPIO_Init+0x140>)
 80009f2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009f4:	193b      	adds	r3, r7, r4
 80009f6:	2202      	movs	r2, #2
 80009f8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80009fa:	193b      	adds	r3, r7, r4
 80009fc:	4a2a      	ldr	r2, [pc, #168]	; (8000aa8 <MX_GPIO_Init+0x144>)
 80009fe:	0019      	movs	r1, r3
 8000a00:	0010      	movs	r0, r2
 8000a02:	f000 feb1 	bl	8001768 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a06:	193b      	adds	r3, r7, r4
 8000a08:	2204      	movs	r2, #4
 8000a0a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a0c:	193b      	adds	r3, r7, r4
 8000a0e:	4a25      	ldr	r2, [pc, #148]	; (8000aa4 <MX_GPIO_Init+0x140>)
 8000a10:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a12:	193b      	adds	r3, r7, r4
 8000a14:	2202      	movs	r2, #2
 8000a16:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a18:	193a      	adds	r2, r7, r4
 8000a1a:	2390      	movs	r3, #144	; 0x90
 8000a1c:	05db      	lsls	r3, r3, #23
 8000a1e:	0011      	movs	r1, r2
 8000a20:	0018      	movs	r0, r3
 8000a22:	f000 fea1 	bl	8001768 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin;
 8000a26:	193b      	adds	r3, r7, r4
 8000a28:	2218      	movs	r2, #24
 8000a2a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a2c:	193b      	adds	r3, r7, r4
 8000a2e:	2201      	movs	r2, #1
 8000a30:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	193b      	adds	r3, r7, r4
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a38:	193b      	adds	r3, r7, r4
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3e:	193a      	adds	r2, r7, r4
 8000a40:	2390      	movs	r3, #144	; 0x90
 8000a42:	05db      	lsls	r3, r3, #23
 8000a44:	0011      	movs	r1, r2
 8000a46:	0018      	movs	r0, r3
 8000a48:	f000 fe8e 	bl	8001768 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RST_Pin;
 8000a4c:	0021      	movs	r1, r4
 8000a4e:	187b      	adds	r3, r7, r1
 8000a50:	2201      	movs	r2, #1
 8000a52:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a54:	187b      	adds	r3, r7, r1
 8000a56:	2201      	movs	r2, #1
 8000a58:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	187b      	adds	r3, r7, r1
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	2200      	movs	r2, #0
 8000a64:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	4a0d      	ldr	r2, [pc, #52]	; (8000aa0 <MX_GPIO_Init+0x13c>)
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	0010      	movs	r0, r2
 8000a6e:	f000 fe7b 	bl	8001768 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	2100      	movs	r1, #0
 8000a76:	2005      	movs	r0, #5
 8000a78:	f000 fe44 	bl	8001704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000a7c:	2005      	movs	r0, #5
 8000a7e:	f000 fe56 	bl	800172e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2100      	movs	r1, #0
 8000a86:	2006      	movs	r0, #6
 8000a88:	f000 fe3c 	bl	8001704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000a8c:	2006      	movs	r0, #6
 8000a8e:	f000 fe4e 	bl	800172e <HAL_NVIC_EnableIRQ>

}
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	46bd      	mov	sp, r7
 8000a96:	b009      	add	sp, #36	; 0x24
 8000a98:	bd90      	pop	{r4, r7, pc}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	48000400 	.word	0x48000400
 8000aa4:	10110000 	.word	0x10110000
 8000aa8:	48001400 	.word	0x48001400

08000aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ab0:	f000 fcf6 	bl	80014a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ab4:	f000 f815 	bl	8000ae2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ab8:	f7ff ff54 	bl	8000964 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000abc:	f000 f988 	bl	8000dd0 <MX_TIM1_Init>
  MX_TIM17_Init();
 8000ac0:	f000 fb42 	bl	8001148 <MX_TIM17_Init>
  MX_TIM14_Init();
 8000ac4:	f000 faf2 	bl	80010ac <MX_TIM14_Init>
  MX_SPI1_Init();
 8000ac8:	f000 f85a 	bl	8000b80 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000acc:	f000 fa36 	bl	8000f3c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ad0:	f000 fa96 	bl	8001000 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  UM_Setup();
 8000ad4:	f7ff fe72 	bl	80007bc <UM_Setup>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  LM_UpdatePwm();
 8000ad8:	f7ff fd2c 	bl	8000534 <LM_UpdatePwm>
	  UM_UpdateDisplay();
 8000adc:	f7ff fe20 	bl	8000720 <UM_UpdateDisplay>
	  LM_UpdatePwm();
 8000ae0:	e7fa      	b.n	8000ad8 <main+0x2c>

08000ae2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ae2:	b590      	push	{r4, r7, lr}
 8000ae4:	b091      	sub	sp, #68	; 0x44
 8000ae6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ae8:	2410      	movs	r4, #16
 8000aea:	193b      	adds	r3, r7, r4
 8000aec:	0018      	movs	r0, r3
 8000aee:	2330      	movs	r3, #48	; 0x30
 8000af0:	001a      	movs	r2, r3
 8000af2:	2100      	movs	r1, #0
 8000af4:	f003 fde4 	bl	80046c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af8:	003b      	movs	r3, r7
 8000afa:	0018      	movs	r0, r3
 8000afc:	2310      	movs	r3, #16
 8000afe:	001a      	movs	r2, r3
 8000b00:	2100      	movs	r1, #0
 8000b02:	f003 fddd 	bl	80046c0 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b06:	0021      	movs	r1, r4
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	2202      	movs	r2, #2
 8000b0c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2201      	movs	r2, #1
 8000b12:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2210      	movs	r2, #16
 8000b18:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b1a:	187b      	adds	r3, r7, r1
 8000b1c:	2202      	movs	r2, #2
 8000b1e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b20:	187b      	adds	r3, r7, r1
 8000b22:	2200      	movs	r2, #0
 8000b24:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000b26:	187b      	adds	r3, r7, r1
 8000b28:	2280      	movs	r2, #128	; 0x80
 8000b2a:	0352      	lsls	r2, r2, #13
 8000b2c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000b2e:	187b      	adds	r3, r7, r1
 8000b30:	2200      	movs	r2, #0
 8000b32:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b34:	187b      	adds	r3, r7, r1
 8000b36:	0018      	movs	r0, r3
 8000b38:	f000 ffca 	bl	8001ad0 <HAL_RCC_OscConfig>
 8000b3c:	1e03      	subs	r3, r0, #0
 8000b3e:	d001      	beq.n	8000b44 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000b40:	f000 f819 	bl	8000b76 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b44:	003b      	movs	r3, r7
 8000b46:	2207      	movs	r2, #7
 8000b48:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b4a:	003b      	movs	r3, r7
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b50:	003b      	movs	r3, r7
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b56:	003b      	movs	r3, r7
 8000b58:	2200      	movs	r2, #0
 8000b5a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b5c:	003b      	movs	r3, r7
 8000b5e:	2100      	movs	r1, #0
 8000b60:	0018      	movs	r0, r3
 8000b62:	f001 fad1 	bl	8002108 <HAL_RCC_ClockConfig>
 8000b66:	1e03      	subs	r3, r0, #0
 8000b68:	d001      	beq.n	8000b6e <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000b6a:	f000 f804 	bl	8000b76 <Error_Handler>
  }
}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b011      	add	sp, #68	; 0x44
 8000b74:	bd90      	pop	{r4, r7, pc}

08000b76 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000b84:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000b86:	4a1c      	ldr	r2, [pc, #112]	; (8000bf8 <MX_SPI1_Init+0x78>)
 8000b88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b8a:	4b1a      	ldr	r3, [pc, #104]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000b8c:	2282      	movs	r2, #130	; 0x82
 8000b8e:	0052      	lsls	r2, r2, #1
 8000b90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b92:	4b18      	ldr	r3, [pc, #96]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b98:	4b16      	ldr	r3, [pc, #88]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000b9a:	22e0      	movs	r2, #224	; 0xe0
 8000b9c:	00d2      	lsls	r2, r2, #3
 8000b9e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ba0:	4b14      	ldr	r3, [pc, #80]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ba6:	4b13      	ldr	r3, [pc, #76]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bac:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000bae:	2280      	movs	r2, #128	; 0x80
 8000bb0:	0092      	lsls	r2, r2, #2
 8000bb2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000bcc:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000bce:	2207      	movs	r2, #7
 8000bd0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bd2:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000bda:	2208      	movs	r2, #8
 8000bdc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bde:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <MX_SPI1_Init+0x74>)
 8000be0:	0018      	movs	r0, r3
 8000be2:	f001 fbc3 	bl	800236c <HAL_SPI_Init>
 8000be6:	1e03      	subs	r3, r0, #0
 8000be8:	d001      	beq.n	8000bee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000bea:	f7ff ffc4 	bl	8000b76 <Error_Handler>
  }

}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200000a8 	.word	0x200000a8
 8000bf8:	40013000 	.word	0x40013000

08000bfc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	; 0x28
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c04:	2314      	movs	r3, #20
 8000c06:	18fb      	adds	r3, r7, r3
 8000c08:	0018      	movs	r0, r3
 8000c0a:	2314      	movs	r3, #20
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	2100      	movs	r1, #0
 8000c10:	f003 fd56 	bl	80046c0 <memset>
  if(spiHandle->Instance==SPI1)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a1c      	ldr	r2, [pc, #112]	; (8000c8c <HAL_SPI_MspInit+0x90>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d132      	bne.n	8000c84 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c1e:	4b1c      	ldr	r3, [pc, #112]	; (8000c90 <HAL_SPI_MspInit+0x94>)
 8000c20:	699a      	ldr	r2, [r3, #24]
 8000c22:	4b1b      	ldr	r3, [pc, #108]	; (8000c90 <HAL_SPI_MspInit+0x94>)
 8000c24:	2180      	movs	r1, #128	; 0x80
 8000c26:	0149      	lsls	r1, r1, #5
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	619a      	str	r2, [r3, #24]
 8000c2c:	4b18      	ldr	r3, [pc, #96]	; (8000c90 <HAL_SPI_MspInit+0x94>)
 8000c2e:	699a      	ldr	r2, [r3, #24]
 8000c30:	2380      	movs	r3, #128	; 0x80
 8000c32:	015b      	lsls	r3, r3, #5
 8000c34:	4013      	ands	r3, r2
 8000c36:	613b      	str	r3, [r7, #16]
 8000c38:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	4b15      	ldr	r3, [pc, #84]	; (8000c90 <HAL_SPI_MspInit+0x94>)
 8000c3c:	695a      	ldr	r2, [r3, #20]
 8000c3e:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <HAL_SPI_MspInit+0x94>)
 8000c40:	2180      	movs	r1, #128	; 0x80
 8000c42:	0289      	lsls	r1, r1, #10
 8000c44:	430a      	orrs	r2, r1
 8000c46:	615a      	str	r2, [r3, #20]
 8000c48:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <HAL_SPI_MspInit+0x94>)
 8000c4a:	695a      	ldr	r2, [r3, #20]
 8000c4c:	2380      	movs	r3, #128	; 0x80
 8000c4e:	029b      	lsls	r3, r3, #10
 8000c50:	4013      	ands	r3, r2
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c56:	2114      	movs	r1, #20
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	22e0      	movs	r2, #224	; 0xe0
 8000c5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5e:	187b      	adds	r3, r7, r1
 8000c60:	2202      	movs	r2, #2
 8000c62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	187b      	adds	r3, r7, r1
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c6a:	187b      	adds	r3, r7, r1
 8000c6c:	2203      	movs	r2, #3
 8000c6e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000c70:	187b      	adds	r3, r7, r1
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c76:	187a      	adds	r2, r7, r1
 8000c78:	2390      	movs	r3, #144	; 0x90
 8000c7a:	05db      	lsls	r3, r3, #23
 8000c7c:	0011      	movs	r1, r2
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f000 fd72 	bl	8001768 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c84:	46c0      	nop			; (mov r8, r8)
 8000c86:	46bd      	mov	sp, r7
 8000c88:	b00a      	add	sp, #40	; 0x28
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40013000 	.word	0x40013000
 8000c90:	40021000 	.word	0x40021000

08000c94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c9a:	4b0f      	ldr	r3, [pc, #60]	; (8000cd8 <HAL_MspInit+0x44>)
 8000c9c:	699a      	ldr	r2, [r3, #24]
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <HAL_MspInit+0x44>)
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	430a      	orrs	r2, r1
 8000ca4:	619a      	str	r2, [r3, #24]
 8000ca6:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <HAL_MspInit+0x44>)
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	2201      	movs	r2, #1
 8000cac:	4013      	ands	r3, r2
 8000cae:	607b      	str	r3, [r7, #4]
 8000cb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cb2:	4b09      	ldr	r3, [pc, #36]	; (8000cd8 <HAL_MspInit+0x44>)
 8000cb4:	69da      	ldr	r2, [r3, #28]
 8000cb6:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <HAL_MspInit+0x44>)
 8000cb8:	2180      	movs	r1, #128	; 0x80
 8000cba:	0549      	lsls	r1, r1, #21
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	61da      	str	r2, [r3, #28]
 8000cc0:	4b05      	ldr	r3, [pc, #20]	; (8000cd8 <HAL_MspInit+0x44>)
 8000cc2:	69da      	ldr	r2, [r3, #28]
 8000cc4:	2380      	movs	r3, #128	; 0x80
 8000cc6:	055b      	lsls	r3, r3, #21
 8000cc8:	4013      	ands	r3, r2
 8000cca:	603b      	str	r3, [r7, #0]
 8000ccc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cce:	46c0      	nop			; (mov r8, r8)
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b002      	add	sp, #8
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	46c0      	nop			; (mov r8, r8)
 8000cd8:	40021000 	.word	0x40021000

08000cdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ce0:	46c0      	nop			; (mov r8, r8)
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cea:	e7fe      	b.n	8000cea <HardFault_Handler+0x4>

08000cec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cf0:	46c0      	nop			; (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfa:	46c0      	nop			; (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d04:	f000 fc14 	bl	8001530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d08:	46c0      	nop			; (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */
	UM_EXTI0_1_IRQHandler();
 8000d12:	f7ff fdc5 	bl	80008a0 <UM_EXTI0_1_IRQHandler>
  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000d16:	2001      	movs	r0, #1
 8000d18:	f000 feb4 	bl	8001a84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000d1c:	46c0      	nop			; (mov r8, r8)
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */
	UM_EXTI2_3_IRQHandler();
 8000d26:	f7ff fddd 	bl	80008e4 <UM_EXTI2_3_IRQHandler>
  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000d2a:	2004      	movs	r0, #4
 8000d2c:	f000 feaa 	bl	8001a84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d3c:	4b03      	ldr	r3, [pc, #12]	; (8000d4c <TIM2_IRQHandler+0x14>)
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f001 fd54 	bl	80027ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	200001cc 	.word	0x200001cc

08000d50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	TM_DecrementTimer();
 8000d54:	f7ff fc68 	bl	8000628 <TM_DecrementTimer>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <TIM3_IRQHandler+0x18>)
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f001 fd46 	bl	80027ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000d60:	46c0      	nop			; (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	46c0      	nop			; (mov r8, r8)
 8000d68:	2000014c 	.word	0x2000014c

08000d6c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000d74:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <_sbrk+0x50>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d102      	bne.n	8000d82 <_sbrk+0x16>
		heap_end = &end;
 8000d7c:	4b0f      	ldr	r3, [pc, #60]	; (8000dbc <_sbrk+0x50>)
 8000d7e:	4a10      	ldr	r2, [pc, #64]	; (8000dc0 <_sbrk+0x54>)
 8000d80:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000d82:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <_sbrk+0x50>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000d88:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <_sbrk+0x50>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	18d3      	adds	r3, r2, r3
 8000d90:	466a      	mov	r2, sp
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d907      	bls.n	8000da6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000d96:	f003 fc69 	bl	800466c <__errno>
 8000d9a:	0003      	movs	r3, r0
 8000d9c:	220c      	movs	r2, #12
 8000d9e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000da0:	2301      	movs	r3, #1
 8000da2:	425b      	negs	r3, r3
 8000da4:	e006      	b.n	8000db4 <_sbrk+0x48>
	}

	heap_end += incr;
 8000da6:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <_sbrk+0x50>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	18d2      	adds	r2, r2, r3
 8000dae:	4b03      	ldr	r3, [pc, #12]	; (8000dbc <_sbrk+0x50>)
 8000db0:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8000db2:	68fb      	ldr	r3, [r7, #12]
}
 8000db4:	0018      	movs	r0, r3
 8000db6:	46bd      	mov	sp, r7
 8000db8:	b004      	add	sp, #16
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000098 	.word	0x20000098
 8000dc0:	20000258 	.word	0x20000258

08000dc4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000dc8:	46c0      	nop			; (mov r8, r8)
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
	...

08000dd0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b092      	sub	sp, #72	; 0x48
 8000dd4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd6:	2340      	movs	r3, #64	; 0x40
 8000dd8:	18fb      	adds	r3, r7, r3
 8000dda:	0018      	movs	r0, r3
 8000ddc:	2308      	movs	r3, #8
 8000dde:	001a      	movs	r2, r3
 8000de0:	2100      	movs	r1, #0
 8000de2:	f003 fc6d 	bl	80046c0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000de6:	2324      	movs	r3, #36	; 0x24
 8000de8:	18fb      	adds	r3, r7, r3
 8000dea:	0018      	movs	r0, r3
 8000dec:	231c      	movs	r3, #28
 8000dee:	001a      	movs	r2, r3
 8000df0:	2100      	movs	r1, #0
 8000df2:	f003 fc65 	bl	80046c0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000df6:	1d3b      	adds	r3, r7, #4
 8000df8:	0018      	movs	r0, r3
 8000dfa:	2320      	movs	r3, #32
 8000dfc:	001a      	movs	r2, r3
 8000dfe:	2100      	movs	r1, #0
 8000e00:	f003 fc5e 	bl	80046c0 <memset>

  htim1.Instance = TIM1;
 8000e04:	4b4b      	ldr	r3, [pc, #300]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e06:	4a4c      	ldr	r2, [pc, #304]	; (8000f38 <MX_TIM1_Init+0x168>)
 8000e08:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000e0a:	4b4a      	ldr	r3, [pc, #296]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e10:	4b48      	ldr	r3, [pc, #288]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 64;
 8000e16:	4b47      	ldr	r3, [pc, #284]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e18:	2240      	movs	r2, #64	; 0x40
 8000e1a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e1c:	4b45      	ldr	r3, [pc, #276]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e22:	4b44      	ldr	r3, [pc, #272]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e28:	4b42      	ldr	r3, [pc, #264]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e2e:	4b41      	ldr	r3, [pc, #260]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e30:	0018      	movs	r0, r3
 8000e32:	f001 fbcf 	bl	80025d4 <HAL_TIM_PWM_Init>
 8000e36:	1e03      	subs	r3, r0, #0
 8000e38:	d001      	beq.n	8000e3e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000e3a:	f7ff fe9c 	bl	8000b76 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e3e:	2140      	movs	r1, #64	; 0x40
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e46:	187b      	adds	r3, r7, r1
 8000e48:	2200      	movs	r2, #0
 8000e4a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e4c:	187a      	adds	r2, r7, r1
 8000e4e:	4b39      	ldr	r3, [pc, #228]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e50:	0011      	movs	r1, r2
 8000e52:	0018      	movs	r0, r3
 8000e54:	f002 fab8 	bl	80033c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e58:	1e03      	subs	r3, r0, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000e5c:	f7ff fe8b 	bl	8000b76 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e60:	2124      	movs	r1, #36	; 0x24
 8000e62:	187b      	adds	r3, r7, r1
 8000e64:	2260      	movs	r2, #96	; 0x60
 8000e66:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000e68:	187b      	adds	r3, r7, r1
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e6e:	187b      	adds	r3, r7, r1
 8000e70:	2200      	movs	r2, #0
 8000e72:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e74:	187b      	adds	r3, r7, r1
 8000e76:	2200      	movs	r2, #0
 8000e78:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e7a:	187b      	adds	r3, r7, r1
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e80:	187b      	adds	r3, r7, r1
 8000e82:	2200      	movs	r2, #0
 8000e84:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e86:	187b      	adds	r3, r7, r1
 8000e88:	2200      	movs	r2, #0
 8000e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e8c:	1879      	adds	r1, r7, r1
 8000e8e:	4b29      	ldr	r3, [pc, #164]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	0018      	movs	r0, r3
 8000e94:	f001 fdc0 	bl	8002a18 <HAL_TIM_PWM_ConfigChannel>
 8000e98:	1e03      	subs	r3, r0, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8000e9c:	f7ff fe6b 	bl	8000b76 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ea0:	2324      	movs	r3, #36	; 0x24
 8000ea2:	18f9      	adds	r1, r7, r3
 8000ea4:	4b23      	ldr	r3, [pc, #140]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000ea6:	2204      	movs	r2, #4
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f001 fdb5 	bl	8002a18 <HAL_TIM_PWM_ConfigChannel>
 8000eae:	1e03      	subs	r3, r0, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_TIM1_Init+0xe6>
  {
    Error_Handler();
 8000eb2:	f7ff fe60 	bl	8000b76 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000eb6:	2324      	movs	r3, #36	; 0x24
 8000eb8:	18f9      	adds	r1, r7, r3
 8000eba:	4b1e      	ldr	r3, [pc, #120]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000ebc:	2208      	movs	r2, #8
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f001 fdaa 	bl	8002a18 <HAL_TIM_PWM_ConfigChannel>
 8000ec4:	1e03      	subs	r3, r0, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8000ec8:	f7ff fe55 	bl	8000b76 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ecc:	2324      	movs	r3, #36	; 0x24
 8000ece:	18f9      	adds	r1, r7, r3
 8000ed0:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000ed2:	220c      	movs	r2, #12
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f001 fd9f 	bl	8002a18 <HAL_TIM_PWM_ConfigChannel>
 8000eda:	1e03      	subs	r3, r0, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8000ede:	f7ff fe4a 	bl	8000b76 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	2200      	movs	r2, #0
 8000eec:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000eee:	1d3b      	adds	r3, r7, #4
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ef4:	1d3b      	adds	r3, r7, #4
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	2280      	movs	r2, #128	; 0x80
 8000f04:	0192      	lsls	r2, r2, #6
 8000f06:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f0e:	1d3a      	adds	r2, r7, #4
 8000f10:	4b08      	ldr	r3, [pc, #32]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000f12:	0011      	movs	r1, r2
 8000f14:	0018      	movs	r0, r3
 8000f16:	f002 fab5 	bl	8003484 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f1a:	1e03      	subs	r3, r0, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8000f1e:	f7ff fe2a 	bl	8000b76 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8000f22:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <MX_TIM1_Init+0x164>)
 8000f24:	0018      	movs	r0, r3
 8000f26:	f000 fa23 	bl	8001370 <HAL_TIM_MspPostInit>

}
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b012      	add	sp, #72	; 0x48
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	2000018c 	.word	0x2000018c
 8000f38:	40012c00 	.word	0x40012c00

08000f3c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000f3c:	b590      	push	{r4, r7, lr}
 8000f3e:	b08d      	sub	sp, #52	; 0x34
 8000f40:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8000f42:	240c      	movs	r4, #12
 8000f44:	193b      	adds	r3, r7, r4
 8000f46:	0018      	movs	r0, r3
 8000f48:	2324      	movs	r3, #36	; 0x24
 8000f4a:	001a      	movs	r2, r3
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	f003 fbb7 	bl	80046c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	0018      	movs	r0, r3
 8000f56:	2308      	movs	r3, #8
 8000f58:	001a      	movs	r2, r3
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	f003 fbb0 	bl	80046c0 <memset>

  htim2.Instance = TIM2;
 8000f60:	4b26      	ldr	r3, [pc, #152]	; (8000ffc <MX_TIM2_Init+0xc0>)
 8000f62:	2280      	movs	r2, #128	; 0x80
 8000f64:	05d2      	lsls	r2, r2, #23
 8000f66:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000f68:	4b24      	ldr	r3, [pc, #144]	; (8000ffc <MX_TIM2_Init+0xc0>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8000f6e:	4b23      	ldr	r3, [pc, #140]	; (8000ffc <MX_TIM2_Init+0xc0>)
 8000f70:	2260      	movs	r2, #96	; 0x60
 8000f72:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 680;
 8000f74:	4b21      	ldr	r3, [pc, #132]	; (8000ffc <MX_TIM2_Init+0xc0>)
 8000f76:	22aa      	movs	r2, #170	; 0xaa
 8000f78:	0092      	lsls	r2, r2, #2
 8000f7a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f7c:	4b1f      	ldr	r3, [pc, #124]	; (8000ffc <MX_TIM2_Init+0xc0>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f82:	4b1e      	ldr	r3, [pc, #120]	; (8000ffc <MX_TIM2_Init+0xc0>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000f88:	0021      	movs	r1, r4
 8000f8a:	187b      	adds	r3, r7, r1
 8000f8c:	2203      	movs	r2, #3
 8000f8e:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000f90:	187b      	adds	r3, r7, r1
 8000f92:	2200      	movs	r2, #0
 8000f94:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000f96:	187b      	adds	r3, r7, r1
 8000f98:	2201      	movs	r2, #1
 8000f9a:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000f9c:	187b      	adds	r3, r7, r1
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8000fa2:	187b      	adds	r3, r7, r1
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000fa8:	187b      	adds	r3, r7, r1
 8000faa:	2200      	movs	r2, #0
 8000fac:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000fae:	187b      	adds	r3, r7, r1
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000fb4:	187b      	adds	r3, r7, r1
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8000fba:	187b      	adds	r3, r7, r1
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000fc0:	187a      	adds	r2, r7, r1
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <MX_TIM2_Init+0xc0>)
 8000fc4:	0011      	movs	r1, r2
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f001 fb7c 	bl	80026c4 <HAL_TIM_Encoder_Init>
 8000fcc:	1e03      	subs	r3, r0, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000fd0:	f7ff fdd1 	bl	8000b76 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	2220      	movs	r2, #32
 8000fd8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	2200      	movs	r2, #0
 8000fde:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fe0:	1d3a      	adds	r2, r7, #4
 8000fe2:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <MX_TIM2_Init+0xc0>)
 8000fe4:	0011      	movs	r1, r2
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f002 f9ee 	bl	80033c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000fec:	1e03      	subs	r3, r0, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8000ff0:	f7ff fdc1 	bl	8000b76 <Error_Handler>
  }

}
 8000ff4:	46c0      	nop			; (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	b00d      	add	sp, #52	; 0x34
 8000ffa:	bd90      	pop	{r4, r7, pc}
 8000ffc:	200001cc 	.word	0x200001cc

08001000 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001006:	2308      	movs	r3, #8
 8001008:	18fb      	adds	r3, r7, r3
 800100a:	0018      	movs	r0, r3
 800100c:	2310      	movs	r3, #16
 800100e:	001a      	movs	r2, r3
 8001010:	2100      	movs	r1, #0
 8001012:	f003 fb55 	bl	80046c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001016:	003b      	movs	r3, r7
 8001018:	0018      	movs	r0, r3
 800101a:	2308      	movs	r3, #8
 800101c:	001a      	movs	r2, r3
 800101e:	2100      	movs	r1, #0
 8001020:	f003 fb4e 	bl	80046c0 <memset>

  htim3.Instance = TIM3;
 8001024:	4b1e      	ldr	r3, [pc, #120]	; (80010a0 <MX_TIM3_Init+0xa0>)
 8001026:	4a1f      	ldr	r2, [pc, #124]	; (80010a4 <MX_TIM3_Init+0xa4>)
 8001028:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 366;
 800102a:	4b1d      	ldr	r3, [pc, #116]	; (80010a0 <MX_TIM3_Init+0xa0>)
 800102c:	22b7      	movs	r2, #183	; 0xb7
 800102e:	0052      	lsls	r2, r2, #1
 8001030:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001032:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <MX_TIM3_Init+0xa0>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001038:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <MX_TIM3_Init+0xa0>)
 800103a:	4a1b      	ldr	r2, [pc, #108]	; (80010a8 <MX_TIM3_Init+0xa8>)
 800103c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800103e:	4b18      	ldr	r3, [pc, #96]	; (80010a0 <MX_TIM3_Init+0xa0>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001044:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <MX_TIM3_Init+0xa0>)
 8001046:	2280      	movs	r2, #128	; 0x80
 8001048:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800104a:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <MX_TIM3_Init+0xa0>)
 800104c:	0018      	movs	r0, r3
 800104e:	f001 fa27 	bl	80024a0 <HAL_TIM_Base_Init>
 8001052:	1e03      	subs	r3, r0, #0
 8001054:	d001      	beq.n	800105a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001056:	f7ff fd8e 	bl	8000b76 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800105a:	2108      	movs	r1, #8
 800105c:	187b      	adds	r3, r7, r1
 800105e:	2280      	movs	r2, #128	; 0x80
 8001060:	0152      	lsls	r2, r2, #5
 8001062:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001064:	187a      	adds	r2, r7, r1
 8001066:	4b0e      	ldr	r3, [pc, #56]	; (80010a0 <MX_TIM3_Init+0xa0>)
 8001068:	0011      	movs	r1, r2
 800106a:	0018      	movs	r0, r3
 800106c:	f001 fd8c 	bl	8002b88 <HAL_TIM_ConfigClockSource>
 8001070:	1e03      	subs	r3, r0, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001074:	f7ff fd7f 	bl	8000b76 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001078:	003b      	movs	r3, r7
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800107e:	003b      	movs	r3, r7
 8001080:	2200      	movs	r2, #0
 8001082:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001084:	003a      	movs	r2, r7
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <MX_TIM3_Init+0xa0>)
 8001088:	0011      	movs	r1, r2
 800108a:	0018      	movs	r0, r3
 800108c:	f002 f99c 	bl	80033c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001090:	1e03      	subs	r3, r0, #0
 8001092:	d001      	beq.n	8001098 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001094:	f7ff fd6f 	bl	8000b76 <Error_Handler>
  }

}
 8001098:	46c0      	nop			; (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	b006      	add	sp, #24
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	2000014c 	.word	0x2000014c
 80010a4:	40000400 	.word	0x40000400
 80010a8:	0000ffff 	.word	0x0000ffff

080010ac <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	0018      	movs	r0, r3
 80010b6:	231c      	movs	r3, #28
 80010b8:	001a      	movs	r2, r3
 80010ba:	2100      	movs	r1, #0
 80010bc:	f003 fb00 	bl	80046c0 <memset>

  htim14.Instance = TIM14;
 80010c0:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <MX_TIM14_Init+0x94>)
 80010c2:	4a20      	ldr	r2, [pc, #128]	; (8001144 <MX_TIM14_Init+0x98>)
 80010c4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80010c6:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <MX_TIM14_Init+0x94>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010cc:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <MX_TIM14_Init+0x94>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 64;
 80010d2:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <MX_TIM14_Init+0x94>)
 80010d4:	2240      	movs	r2, #64	; 0x40
 80010d6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010d8:	4b19      	ldr	r3, [pc, #100]	; (8001140 <MX_TIM14_Init+0x94>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010de:	4b18      	ldr	r3, [pc, #96]	; (8001140 <MX_TIM14_Init+0x94>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80010e4:	4b16      	ldr	r3, [pc, #88]	; (8001140 <MX_TIM14_Init+0x94>)
 80010e6:	0018      	movs	r0, r3
 80010e8:	f001 f9da 	bl	80024a0 <HAL_TIM_Base_Init>
 80010ec:	1e03      	subs	r3, r0, #0
 80010ee:	d001      	beq.n	80010f4 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 80010f0:	f7ff fd41 	bl	8000b76 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80010f4:	4b12      	ldr	r3, [pc, #72]	; (8001140 <MX_TIM14_Init+0x94>)
 80010f6:	0018      	movs	r0, r3
 80010f8:	f001 fa6c 	bl	80025d4 <HAL_TIM_PWM_Init>
 80010fc:	1e03      	subs	r3, r0, #0
 80010fe:	d001      	beq.n	8001104 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8001100:	f7ff fd39 	bl	8000b76 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	2260      	movs	r2, #96	; 0x60
 8001108:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	2200      	movs	r2, #0
 800110e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800111c:	1d39      	adds	r1, r7, #4
 800111e:	4b08      	ldr	r3, [pc, #32]	; (8001140 <MX_TIM14_Init+0x94>)
 8001120:	2200      	movs	r2, #0
 8001122:	0018      	movs	r0, r3
 8001124:	f001 fc78 	bl	8002a18 <HAL_TIM_PWM_ConfigChannel>
 8001128:	1e03      	subs	r3, r0, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 800112c:	f7ff fd23 	bl	8000b76 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim14);
 8001130:	4b03      	ldr	r3, [pc, #12]	; (8001140 <MX_TIM14_Init+0x94>)
 8001132:	0018      	movs	r0, r3
 8001134:	f000 f91c 	bl	8001370 <HAL_TIM_MspPostInit>

}
 8001138:	46c0      	nop			; (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	b008      	add	sp, #32
 800113e:	bd80      	pop	{r7, pc}
 8001140:	2000020c 	.word	0x2000020c
 8001144:	40002000 	.word	0x40002000

08001148 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 800114c:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_TIM17_Init+0x44>)
 800114e:	4a10      	ldr	r2, [pc, #64]	; (8001190 <MX_TIM17_Init+0x48>)
 8001150:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 65535;
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <MX_TIM17_Init+0x44>)
 8001154:	4a0f      	ldr	r2, [pc, #60]	; (8001194 <MX_TIM17_Init+0x4c>)
 8001156:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <MX_TIM17_Init+0x44>)
 800115a:	2200      	movs	r2, #0
 800115c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 800115e:	4b0b      	ldr	r3, [pc, #44]	; (800118c <MX_TIM17_Init+0x44>)
 8001160:	4a0c      	ldr	r2, [pc, #48]	; (8001194 <MX_TIM17_Init+0x4c>)
 8001162:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001164:	4b09      	ldr	r3, [pc, #36]	; (800118c <MX_TIM17_Init+0x44>)
 8001166:	2200      	movs	r2, #0
 8001168:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800116a:	4b08      	ldr	r3, [pc, #32]	; (800118c <MX_TIM17_Init+0x44>)
 800116c:	2200      	movs	r2, #0
 800116e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <MX_TIM17_Init+0x44>)
 8001172:	2200      	movs	r2, #0
 8001174:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001176:	4b05      	ldr	r3, [pc, #20]	; (800118c <MX_TIM17_Init+0x44>)
 8001178:	0018      	movs	r0, r3
 800117a:	f001 f991 	bl	80024a0 <HAL_TIM_Base_Init>
 800117e:	1e03      	subs	r3, r0, #0
 8001180:	d001      	beq.n	8001186 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8001182:	f7ff fcf8 	bl	8000b76 <Error_Handler>
  }

}
 8001186:	46c0      	nop			; (mov r8, r8)
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	2000010c 	.word	0x2000010c
 8001190:	40014800 	.word	0x40014800
 8001194:	0000ffff 	.word	0x0000ffff

08001198 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a0a      	ldr	r2, [pc, #40]	; (80011d0 <HAL_TIM_PWM_MspInit+0x38>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d10d      	bne.n	80011c6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011aa:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80011ac:	699a      	ldr	r2, [r3, #24]
 80011ae:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80011b0:	2180      	movs	r1, #128	; 0x80
 80011b2:	0109      	lsls	r1, r1, #4
 80011b4:	430a      	orrs	r2, r1
 80011b6:	619a      	str	r2, [r3, #24]
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <HAL_TIM_PWM_MspInit+0x3c>)
 80011ba:	699a      	ldr	r2, [r3, #24]
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	011b      	lsls	r3, r3, #4
 80011c0:	4013      	ands	r3, r2
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b004      	add	sp, #16
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	40012c00 	.word	0x40012c00
 80011d4:	40021000 	.word	0x40021000

080011d8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80011d8:	b590      	push	{r4, r7, lr}
 80011da:	b08b      	sub	sp, #44	; 0x2c
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	2314      	movs	r3, #20
 80011e2:	18fb      	adds	r3, r7, r3
 80011e4:	0018      	movs	r0, r3
 80011e6:	2314      	movs	r3, #20
 80011e8:	001a      	movs	r2, r3
 80011ea:	2100      	movs	r1, #0
 80011ec:	f003 fa68 	bl	80046c0 <memset>
  if(tim_encoderHandle->Instance==TIM2)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	2380      	movs	r3, #128	; 0x80
 80011f6:	05db      	lsls	r3, r3, #23
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d15e      	bne.n	80012ba <HAL_TIM_Encoder_MspInit+0xe2>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011fc:	4b31      	ldr	r3, [pc, #196]	; (80012c4 <HAL_TIM_Encoder_MspInit+0xec>)
 80011fe:	69da      	ldr	r2, [r3, #28]
 8001200:	4b30      	ldr	r3, [pc, #192]	; (80012c4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001202:	2101      	movs	r1, #1
 8001204:	430a      	orrs	r2, r1
 8001206:	61da      	str	r2, [r3, #28]
 8001208:	4b2e      	ldr	r3, [pc, #184]	; (80012c4 <HAL_TIM_Encoder_MspInit+0xec>)
 800120a:	69db      	ldr	r3, [r3, #28]
 800120c:	2201      	movs	r2, #1
 800120e:	4013      	ands	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
 8001212:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001214:	4b2b      	ldr	r3, [pc, #172]	; (80012c4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001216:	695a      	ldr	r2, [r3, #20]
 8001218:	4b2a      	ldr	r3, [pc, #168]	; (80012c4 <HAL_TIM_Encoder_MspInit+0xec>)
 800121a:	2180      	movs	r1, #128	; 0x80
 800121c:	0289      	lsls	r1, r1, #10
 800121e:	430a      	orrs	r2, r1
 8001220:	615a      	str	r2, [r3, #20]
 8001222:	4b28      	ldr	r3, [pc, #160]	; (80012c4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001224:	695a      	ldr	r2, [r3, #20]
 8001226:	2380      	movs	r3, #128	; 0x80
 8001228:	029b      	lsls	r3, r3, #10
 800122a:	4013      	ands	r3, r2
 800122c:	60fb      	str	r3, [r7, #12]
 800122e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001230:	4b24      	ldr	r3, [pc, #144]	; (80012c4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001232:	695a      	ldr	r2, [r3, #20]
 8001234:	4b23      	ldr	r3, [pc, #140]	; (80012c4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001236:	2180      	movs	r1, #128	; 0x80
 8001238:	02c9      	lsls	r1, r1, #11
 800123a:	430a      	orrs	r2, r1
 800123c:	615a      	str	r2, [r3, #20]
 800123e:	4b21      	ldr	r3, [pc, #132]	; (80012c4 <HAL_TIM_Encoder_MspInit+0xec>)
 8001240:	695a      	ldr	r2, [r3, #20]
 8001242:	2380      	movs	r3, #128	; 0x80
 8001244:	02db      	lsls	r3, r3, #11
 8001246:	4013      	ands	r3, r2
 8001248:	60bb      	str	r3, [r7, #8]
 800124a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800124c:	2114      	movs	r1, #20
 800124e:	187b      	adds	r3, r7, r1
 8001250:	2280      	movs	r2, #128	; 0x80
 8001252:	0212      	lsls	r2, r2, #8
 8001254:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001256:	000c      	movs	r4, r1
 8001258:	193b      	adds	r3, r7, r4
 800125a:	2202      	movs	r2, #2
 800125c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	193b      	adds	r3, r7, r4
 8001260:	2200      	movs	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	193b      	adds	r3, r7, r4
 8001266:	2200      	movs	r2, #0
 8001268:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800126a:	193b      	adds	r3, r7, r4
 800126c:	2202      	movs	r2, #2
 800126e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001270:	193a      	adds	r2, r7, r4
 8001272:	2390      	movs	r3, #144	; 0x90
 8001274:	05db      	lsls	r3, r3, #23
 8001276:	0011      	movs	r1, r2
 8001278:	0018      	movs	r0, r3
 800127a:	f000 fa75 	bl	8001768 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800127e:	0021      	movs	r1, r4
 8001280:	187b      	adds	r3, r7, r1
 8001282:	2208      	movs	r2, #8
 8001284:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001286:	187b      	adds	r3, r7, r1
 8001288:	2202      	movs	r2, #2
 800128a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	187b      	adds	r3, r7, r1
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	187b      	adds	r3, r7, r1
 8001294:	2200      	movs	r2, #0
 8001296:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001298:	187b      	adds	r3, r7, r1
 800129a:	2202      	movs	r2, #2
 800129c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129e:	187b      	adds	r3, r7, r1
 80012a0:	4a09      	ldr	r2, [pc, #36]	; (80012c8 <HAL_TIM_Encoder_MspInit+0xf0>)
 80012a2:	0019      	movs	r1, r3
 80012a4:	0010      	movs	r0, r2
 80012a6:	f000 fa5f 	bl	8001768 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2100      	movs	r1, #0
 80012ae:	200f      	movs	r0, #15
 80012b0:	f000 fa28 	bl	8001704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012b4:	200f      	movs	r0, #15
 80012b6:	f000 fa3a 	bl	800172e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	46bd      	mov	sp, r7
 80012be:	b00b      	add	sp, #44	; 0x2c
 80012c0:	bd90      	pop	{r4, r7, pc}
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	40021000 	.word	0x40021000
 80012c8:	48000400 	.word	0x48000400

080012cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a21      	ldr	r2, [pc, #132]	; (8001360 <HAL_TIM_Base_MspInit+0x94>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d114      	bne.n	8001308 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012de:	4b21      	ldr	r3, [pc, #132]	; (8001364 <HAL_TIM_Base_MspInit+0x98>)
 80012e0:	69da      	ldr	r2, [r3, #28]
 80012e2:	4b20      	ldr	r3, [pc, #128]	; (8001364 <HAL_TIM_Base_MspInit+0x98>)
 80012e4:	2102      	movs	r1, #2
 80012e6:	430a      	orrs	r2, r1
 80012e8:	61da      	str	r2, [r3, #28]
 80012ea:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <HAL_TIM_Base_MspInit+0x98>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	2202      	movs	r2, #2
 80012f0:	4013      	ands	r3, r2
 80012f2:	617b      	str	r3, [r7, #20]
 80012f4:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2100      	movs	r1, #0
 80012fa:	2010      	movs	r0, #16
 80012fc:	f000 fa02 	bl	8001704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001300:	2010      	movs	r0, #16
 8001302:	f000 fa14 	bl	800172e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001306:	e026      	b.n	8001356 <HAL_TIM_Base_MspInit+0x8a>
  else if(tim_baseHandle->Instance==TIM14)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a16      	ldr	r2, [pc, #88]	; (8001368 <HAL_TIM_Base_MspInit+0x9c>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d10e      	bne.n	8001330 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001312:	4b14      	ldr	r3, [pc, #80]	; (8001364 <HAL_TIM_Base_MspInit+0x98>)
 8001314:	69da      	ldr	r2, [r3, #28]
 8001316:	4b13      	ldr	r3, [pc, #76]	; (8001364 <HAL_TIM_Base_MspInit+0x98>)
 8001318:	2180      	movs	r1, #128	; 0x80
 800131a:	0049      	lsls	r1, r1, #1
 800131c:	430a      	orrs	r2, r1
 800131e:	61da      	str	r2, [r3, #28]
 8001320:	4b10      	ldr	r3, [pc, #64]	; (8001364 <HAL_TIM_Base_MspInit+0x98>)
 8001322:	69da      	ldr	r2, [r3, #28]
 8001324:	2380      	movs	r3, #128	; 0x80
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	4013      	ands	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	693b      	ldr	r3, [r7, #16]
}
 800132e:	e012      	b.n	8001356 <HAL_TIM_Base_MspInit+0x8a>
  else if(tim_baseHandle->Instance==TIM17)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a0d      	ldr	r2, [pc, #52]	; (800136c <HAL_TIM_Base_MspInit+0xa0>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d10d      	bne.n	8001356 <HAL_TIM_Base_MspInit+0x8a>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800133a:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <HAL_TIM_Base_MspInit+0x98>)
 800133c:	699a      	ldr	r2, [r3, #24]
 800133e:	4b09      	ldr	r3, [pc, #36]	; (8001364 <HAL_TIM_Base_MspInit+0x98>)
 8001340:	2180      	movs	r1, #128	; 0x80
 8001342:	02c9      	lsls	r1, r1, #11
 8001344:	430a      	orrs	r2, r1
 8001346:	619a      	str	r2, [r3, #24]
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <HAL_TIM_Base_MspInit+0x98>)
 800134a:	699a      	ldr	r2, [r3, #24]
 800134c:	2380      	movs	r3, #128	; 0x80
 800134e:	02db      	lsls	r3, r3, #11
 8001350:	4013      	ands	r3, r2
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	68fb      	ldr	r3, [r7, #12]
}
 8001356:	46c0      	nop			; (mov r8, r8)
 8001358:	46bd      	mov	sp, r7
 800135a:	b006      	add	sp, #24
 800135c:	bd80      	pop	{r7, pc}
 800135e:	46c0      	nop			; (mov r8, r8)
 8001360:	40000400 	.word	0x40000400
 8001364:	40021000 	.word	0x40021000
 8001368:	40002000 	.word	0x40002000
 800136c:	40014800 	.word	0x40014800

08001370 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08a      	sub	sp, #40	; 0x28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001378:	2314      	movs	r3, #20
 800137a:	18fb      	adds	r3, r7, r3
 800137c:	0018      	movs	r0, r3
 800137e:	2314      	movs	r3, #20
 8001380:	001a      	movs	r2, r3
 8001382:	2100      	movs	r1, #0
 8001384:	f003 f99c 	bl	80046c0 <memset>
  if(timHandle->Instance==TIM1)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a2b      	ldr	r2, [pc, #172]	; (800143c <HAL_TIM_MspPostInit+0xcc>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d126      	bne.n	80013e0 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	4b2b      	ldr	r3, [pc, #172]	; (8001440 <HAL_TIM_MspPostInit+0xd0>)
 8001394:	695a      	ldr	r2, [r3, #20]
 8001396:	4b2a      	ldr	r3, [pc, #168]	; (8001440 <HAL_TIM_MspPostInit+0xd0>)
 8001398:	2180      	movs	r1, #128	; 0x80
 800139a:	0289      	lsls	r1, r1, #10
 800139c:	430a      	orrs	r2, r1
 800139e:	615a      	str	r2, [r3, #20]
 80013a0:	4b27      	ldr	r3, [pc, #156]	; (8001440 <HAL_TIM_MspPostInit+0xd0>)
 80013a2:	695a      	ldr	r2, [r3, #20]
 80013a4:	2380      	movs	r3, #128	; 0x80
 80013a6:	029b      	lsls	r3, r3, #10
 80013a8:	4013      	ands	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80013ae:	2114      	movs	r1, #20
 80013b0:	187b      	adds	r3, r7, r1
 80013b2:	22f0      	movs	r2, #240	; 0xf0
 80013b4:	0112      	lsls	r2, r2, #4
 80013b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b8:	187b      	adds	r3, r7, r1
 80013ba:	2202      	movs	r2, #2
 80013bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	187b      	adds	r3, r7, r1
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c4:	187b      	adds	r3, r7, r1
 80013c6:	2200      	movs	r2, #0
 80013c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80013ca:	187b      	adds	r3, r7, r1
 80013cc:	2202      	movs	r2, #2
 80013ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d0:	187a      	adds	r2, r7, r1
 80013d2:	2390      	movs	r3, #144	; 0x90
 80013d4:	05db      	lsls	r3, r3, #23
 80013d6:	0011      	movs	r1, r2
 80013d8:	0018      	movs	r0, r3
 80013da:	f000 f9c5 	bl	8001768 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80013de:	e028      	b.n	8001432 <HAL_TIM_MspPostInit+0xc2>
  else if(timHandle->Instance==TIM14)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a17      	ldr	r2, [pc, #92]	; (8001444 <HAL_TIM_MspPostInit+0xd4>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d123      	bne.n	8001432 <HAL_TIM_MspPostInit+0xc2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ea:	4b15      	ldr	r3, [pc, #84]	; (8001440 <HAL_TIM_MspPostInit+0xd0>)
 80013ec:	695a      	ldr	r2, [r3, #20]
 80013ee:	4b14      	ldr	r3, [pc, #80]	; (8001440 <HAL_TIM_MspPostInit+0xd0>)
 80013f0:	2180      	movs	r1, #128	; 0x80
 80013f2:	02c9      	lsls	r1, r1, #11
 80013f4:	430a      	orrs	r2, r1
 80013f6:	615a      	str	r2, [r3, #20]
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <HAL_TIM_MspPostInit+0xd0>)
 80013fa:	695a      	ldr	r2, [r3, #20]
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	02db      	lsls	r3, r3, #11
 8001400:	4013      	ands	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001406:	2114      	movs	r1, #20
 8001408:	187b      	adds	r3, r7, r1
 800140a:	2202      	movs	r2, #2
 800140c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	187b      	adds	r3, r7, r1
 8001410:	2202      	movs	r2, #2
 8001412:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	187b      	adds	r3, r7, r1
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	187b      	adds	r3, r7, r1
 800141c:	2200      	movs	r2, #0
 800141e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM14;
 8001420:	187b      	adds	r3, r7, r1
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001426:	187b      	adds	r3, r7, r1
 8001428:	4a07      	ldr	r2, [pc, #28]	; (8001448 <HAL_TIM_MspPostInit+0xd8>)
 800142a:	0019      	movs	r1, r3
 800142c:	0010      	movs	r0, r2
 800142e:	f000 f99b 	bl	8001768 <HAL_GPIO_Init>
}
 8001432:	46c0      	nop			; (mov r8, r8)
 8001434:	46bd      	mov	sp, r7
 8001436:	b00a      	add	sp, #40	; 0x28
 8001438:	bd80      	pop	{r7, pc}
 800143a:	46c0      	nop			; (mov r8, r8)
 800143c:	40012c00 	.word	0x40012c00
 8001440:	40021000 	.word	0x40021000
 8001444:	40002000 	.word	0x40002000
 8001448:	48000400 	.word	0x48000400

0800144c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800144c:	480d      	ldr	r0, [pc, #52]	; (8001484 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800144e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001450:	480d      	ldr	r0, [pc, #52]	; (8001488 <LoopForever+0x6>)
  ldr r1, =_edata
 8001452:	490e      	ldr	r1, [pc, #56]	; (800148c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001454:	4a0e      	ldr	r2, [pc, #56]	; (8001490 <LoopForever+0xe>)
  movs r3, #0
 8001456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001458:	e002      	b.n	8001460 <LoopCopyDataInit>

0800145a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800145a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800145c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800145e:	3304      	adds	r3, #4

08001460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001464:	d3f9      	bcc.n	800145a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001466:	4a0b      	ldr	r2, [pc, #44]	; (8001494 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001468:	4c0b      	ldr	r4, [pc, #44]	; (8001498 <LoopForever+0x16>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800146c:	e001      	b.n	8001472 <LoopFillZerobss>

0800146e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800146e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001470:	3204      	adds	r2, #4

08001472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001474:	d3fb      	bcc.n	800146e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001476:	f7ff fca5 	bl	8000dc4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800147a:	f003 f8fd 	bl	8004678 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800147e:	f7ff fb15 	bl	8000aac <main>

08001482 <LoopForever>:

LoopForever:
    b LoopForever
 8001482:	e7fe      	b.n	8001482 <LoopForever>
  ldr   r0, =_estack
 8001484:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800148c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001490:	080051fc 	.word	0x080051fc
  ldr r2, =_sbss
 8001494:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001498:	20000254 	.word	0x20000254

0800149c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800149c:	e7fe      	b.n	800149c <ADC1_COMP_IRQHandler>
	...

080014a0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a4:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <HAL_Init+0x24>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <HAL_Init+0x24>)
 80014aa:	2110      	movs	r1, #16
 80014ac:	430a      	orrs	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80014b0:	2000      	movs	r0, #0
 80014b2:	f000 f809 	bl	80014c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b6:	f7ff fbed 	bl	8000c94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	0018      	movs	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	40022000 	.word	0x40022000

080014c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c8:	b590      	push	{r4, r7, lr}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014d0:	4b14      	ldr	r3, [pc, #80]	; (8001524 <HAL_InitTick+0x5c>)
 80014d2:	681c      	ldr	r4, [r3, #0]
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <HAL_InitTick+0x60>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	0019      	movs	r1, r3
 80014da:	23fa      	movs	r3, #250	; 0xfa
 80014dc:	0098      	lsls	r0, r3, #2
 80014de:	f7fe fe13 	bl	8000108 <__udivsi3>
 80014e2:	0003      	movs	r3, r0
 80014e4:	0019      	movs	r1, r3
 80014e6:	0020      	movs	r0, r4
 80014e8:	f7fe fe0e 	bl	8000108 <__udivsi3>
 80014ec:	0003      	movs	r3, r0
 80014ee:	0018      	movs	r0, r3
 80014f0:	f000 f92d 	bl	800174e <HAL_SYSTICK_Config>
 80014f4:	1e03      	subs	r3, r0, #0
 80014f6:	d001      	beq.n	80014fc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e00f      	b.n	800151c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b03      	cmp	r3, #3
 8001500:	d80b      	bhi.n	800151a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	2301      	movs	r3, #1
 8001506:	425b      	negs	r3, r3
 8001508:	2200      	movs	r2, #0
 800150a:	0018      	movs	r0, r3
 800150c:	f000 f8fa 	bl	8001704 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <HAL_InitTick+0x64>)
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001516:	2300      	movs	r3, #0
 8001518:	e000      	b.n	800151c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
}
 800151c:	0018      	movs	r0, r3
 800151e:	46bd      	mov	sp, r7
 8001520:	b003      	add	sp, #12
 8001522:	bd90      	pop	{r4, r7, pc}
 8001524:	20000004 	.word	0x20000004
 8001528:	2000000c 	.word	0x2000000c
 800152c:	20000008 	.word	0x20000008

08001530 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001534:	4b05      	ldr	r3, [pc, #20]	; (800154c <HAL_IncTick+0x1c>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	001a      	movs	r2, r3
 800153a:	4b05      	ldr	r3, [pc, #20]	; (8001550 <HAL_IncTick+0x20>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	18d2      	adds	r2, r2, r3
 8001540:	4b03      	ldr	r3, [pc, #12]	; (8001550 <HAL_IncTick+0x20>)
 8001542:	601a      	str	r2, [r3, #0]
}
 8001544:	46c0      	nop			; (mov r8, r8)
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	2000000c 	.word	0x2000000c
 8001550:	2000024c 	.word	0x2000024c

08001554 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  return uwTick;
 8001558:	4b02      	ldr	r3, [pc, #8]	; (8001564 <HAL_GetTick+0x10>)
 800155a:	681b      	ldr	r3, [r3, #0]
}
 800155c:	0018      	movs	r0, r3
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	46c0      	nop			; (mov r8, r8)
 8001564:	2000024c 	.word	0x2000024c

08001568 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001570:	f7ff fff0 	bl	8001554 <HAL_GetTick>
 8001574:	0003      	movs	r3, r0
 8001576:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	3301      	adds	r3, #1
 8001580:	d005      	beq.n	800158e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001582:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <HAL_Delay+0x40>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	001a      	movs	r2, r3
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	189b      	adds	r3, r3, r2
 800158c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800158e:	46c0      	nop			; (mov r8, r8)
 8001590:	f7ff ffe0 	bl	8001554 <HAL_GetTick>
 8001594:	0002      	movs	r2, r0
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	429a      	cmp	r2, r3
 800159e:	d8f7      	bhi.n	8001590 <HAL_Delay+0x28>
  {
  }
}
 80015a0:	46c0      	nop			; (mov r8, r8)
 80015a2:	46bd      	mov	sp, r7
 80015a4:	b004      	add	sp, #16
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	2000000c 	.word	0x2000000c

080015ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	0002      	movs	r2, r0
 80015b4:	1dfb      	adds	r3, r7, #7
 80015b6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015b8:	1dfb      	adds	r3, r7, #7
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b7f      	cmp	r3, #127	; 0x7f
 80015be:	d809      	bhi.n	80015d4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c0:	1dfb      	adds	r3, r7, #7
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	001a      	movs	r2, r3
 80015c6:	231f      	movs	r3, #31
 80015c8:	401a      	ands	r2, r3
 80015ca:	4b04      	ldr	r3, [pc, #16]	; (80015dc <__NVIC_EnableIRQ+0x30>)
 80015cc:	2101      	movs	r1, #1
 80015ce:	4091      	lsls	r1, r2
 80015d0:	000a      	movs	r2, r1
 80015d2:	601a      	str	r2, [r3, #0]
  }
}
 80015d4:	46c0      	nop			; (mov r8, r8)
 80015d6:	46bd      	mov	sp, r7
 80015d8:	b002      	add	sp, #8
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	e000e100 	.word	0xe000e100

080015e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	0002      	movs	r2, r0
 80015e8:	6039      	str	r1, [r7, #0]
 80015ea:	1dfb      	adds	r3, r7, #7
 80015ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015ee:	1dfb      	adds	r3, r7, #7
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b7f      	cmp	r3, #127	; 0x7f
 80015f4:	d828      	bhi.n	8001648 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015f6:	4a2f      	ldr	r2, [pc, #188]	; (80016b4 <__NVIC_SetPriority+0xd4>)
 80015f8:	1dfb      	adds	r3, r7, #7
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	b25b      	sxtb	r3, r3
 80015fe:	089b      	lsrs	r3, r3, #2
 8001600:	33c0      	adds	r3, #192	; 0xc0
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	589b      	ldr	r3, [r3, r2]
 8001606:	1dfa      	adds	r2, r7, #7
 8001608:	7812      	ldrb	r2, [r2, #0]
 800160a:	0011      	movs	r1, r2
 800160c:	2203      	movs	r2, #3
 800160e:	400a      	ands	r2, r1
 8001610:	00d2      	lsls	r2, r2, #3
 8001612:	21ff      	movs	r1, #255	; 0xff
 8001614:	4091      	lsls	r1, r2
 8001616:	000a      	movs	r2, r1
 8001618:	43d2      	mvns	r2, r2
 800161a:	401a      	ands	r2, r3
 800161c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	019b      	lsls	r3, r3, #6
 8001622:	22ff      	movs	r2, #255	; 0xff
 8001624:	401a      	ands	r2, r3
 8001626:	1dfb      	adds	r3, r7, #7
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	0018      	movs	r0, r3
 800162c:	2303      	movs	r3, #3
 800162e:	4003      	ands	r3, r0
 8001630:	00db      	lsls	r3, r3, #3
 8001632:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001634:	481f      	ldr	r0, [pc, #124]	; (80016b4 <__NVIC_SetPriority+0xd4>)
 8001636:	1dfb      	adds	r3, r7, #7
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	b25b      	sxtb	r3, r3
 800163c:	089b      	lsrs	r3, r3, #2
 800163e:	430a      	orrs	r2, r1
 8001640:	33c0      	adds	r3, #192	; 0xc0
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001646:	e031      	b.n	80016ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001648:	4a1b      	ldr	r2, [pc, #108]	; (80016b8 <__NVIC_SetPriority+0xd8>)
 800164a:	1dfb      	adds	r3, r7, #7
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	0019      	movs	r1, r3
 8001650:	230f      	movs	r3, #15
 8001652:	400b      	ands	r3, r1
 8001654:	3b08      	subs	r3, #8
 8001656:	089b      	lsrs	r3, r3, #2
 8001658:	3306      	adds	r3, #6
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	18d3      	adds	r3, r2, r3
 800165e:	3304      	adds	r3, #4
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	1dfa      	adds	r2, r7, #7
 8001664:	7812      	ldrb	r2, [r2, #0]
 8001666:	0011      	movs	r1, r2
 8001668:	2203      	movs	r2, #3
 800166a:	400a      	ands	r2, r1
 800166c:	00d2      	lsls	r2, r2, #3
 800166e:	21ff      	movs	r1, #255	; 0xff
 8001670:	4091      	lsls	r1, r2
 8001672:	000a      	movs	r2, r1
 8001674:	43d2      	mvns	r2, r2
 8001676:	401a      	ands	r2, r3
 8001678:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	019b      	lsls	r3, r3, #6
 800167e:	22ff      	movs	r2, #255	; 0xff
 8001680:	401a      	ands	r2, r3
 8001682:	1dfb      	adds	r3, r7, #7
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	0018      	movs	r0, r3
 8001688:	2303      	movs	r3, #3
 800168a:	4003      	ands	r3, r0
 800168c:	00db      	lsls	r3, r3, #3
 800168e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001690:	4809      	ldr	r0, [pc, #36]	; (80016b8 <__NVIC_SetPriority+0xd8>)
 8001692:	1dfb      	adds	r3, r7, #7
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	001c      	movs	r4, r3
 8001698:	230f      	movs	r3, #15
 800169a:	4023      	ands	r3, r4
 800169c:	3b08      	subs	r3, #8
 800169e:	089b      	lsrs	r3, r3, #2
 80016a0:	430a      	orrs	r2, r1
 80016a2:	3306      	adds	r3, #6
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	18c3      	adds	r3, r0, r3
 80016a8:	3304      	adds	r3, #4
 80016aa:	601a      	str	r2, [r3, #0]
}
 80016ac:	46c0      	nop			; (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b003      	add	sp, #12
 80016b2:	bd90      	pop	{r4, r7, pc}
 80016b4:	e000e100 	.word	0xe000e100
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	4a0c      	ldr	r2, [pc, #48]	; (80016fc <SysTick_Config+0x40>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d901      	bls.n	80016d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ce:	2301      	movs	r3, #1
 80016d0:	e010      	b.n	80016f4 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016d2:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <SysTick_Config+0x44>)
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	3a01      	subs	r2, #1
 80016d8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016da:	2301      	movs	r3, #1
 80016dc:	425b      	negs	r3, r3
 80016de:	2103      	movs	r1, #3
 80016e0:	0018      	movs	r0, r3
 80016e2:	f7ff ff7d 	bl	80015e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <SysTick_Config+0x44>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ec:	4b04      	ldr	r3, [pc, #16]	; (8001700 <SysTick_Config+0x44>)
 80016ee:	2207      	movs	r2, #7
 80016f0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	0018      	movs	r0, r3
 80016f6:	46bd      	mov	sp, r7
 80016f8:	b002      	add	sp, #8
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	00ffffff 	.word	0x00ffffff
 8001700:	e000e010 	.word	0xe000e010

08001704 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
 800170e:	210f      	movs	r1, #15
 8001710:	187b      	adds	r3, r7, r1
 8001712:	1c02      	adds	r2, r0, #0
 8001714:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001716:	68ba      	ldr	r2, [r7, #8]
 8001718:	187b      	adds	r3, r7, r1
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	b25b      	sxtb	r3, r3
 800171e:	0011      	movs	r1, r2
 8001720:	0018      	movs	r0, r3
 8001722:	f7ff ff5d 	bl	80015e0 <__NVIC_SetPriority>
}
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	46bd      	mov	sp, r7
 800172a:	b004      	add	sp, #16
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	0002      	movs	r2, r0
 8001736:	1dfb      	adds	r3, r7, #7
 8001738:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800173a:	1dfb      	adds	r3, r7, #7
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	b25b      	sxtb	r3, r3
 8001740:	0018      	movs	r0, r3
 8001742:	f7ff ff33 	bl	80015ac <__NVIC_EnableIRQ>
}
 8001746:	46c0      	nop			; (mov r8, r8)
 8001748:	46bd      	mov	sp, r7
 800174a:	b002      	add	sp, #8
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	0018      	movs	r0, r3
 800175a:	f7ff ffaf 	bl	80016bc <SysTick_Config>
 800175e:	0003      	movs	r3, r0
}
 8001760:	0018      	movs	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	b002      	add	sp, #8
 8001766:	bd80      	pop	{r7, pc}

08001768 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001776:	e14f      	b.n	8001a18 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2101      	movs	r1, #1
 800177e:	697a      	ldr	r2, [r7, #20]
 8001780:	4091      	lsls	r1, r2
 8001782:	000a      	movs	r2, r1
 8001784:	4013      	ands	r3, r2
 8001786:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d100      	bne.n	8001790 <HAL_GPIO_Init+0x28>
 800178e:	e140      	b.n	8001a12 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	2b02      	cmp	r3, #2
 8001796:	d003      	beq.n	80017a0 <HAL_GPIO_Init+0x38>
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b12      	cmp	r3, #18
 800179e:	d123      	bne.n	80017e8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	08da      	lsrs	r2, r3, #3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3208      	adds	r2, #8
 80017a8:	0092      	lsls	r2, r2, #2
 80017aa:	58d3      	ldr	r3, [r2, r3]
 80017ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	2207      	movs	r2, #7
 80017b2:	4013      	ands	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	220f      	movs	r2, #15
 80017b8:	409a      	lsls	r2, r3
 80017ba:	0013      	movs	r3, r2
 80017bc:	43da      	mvns	r2, r3
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	4013      	ands	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	691a      	ldr	r2, [r3, #16]
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	2107      	movs	r1, #7
 80017cc:	400b      	ands	r3, r1
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	409a      	lsls	r2, r3
 80017d2:	0013      	movs	r3, r2
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	08da      	lsrs	r2, r3, #3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	3208      	adds	r2, #8
 80017e2:	0092      	lsls	r2, r2, #2
 80017e4:	6939      	ldr	r1, [r7, #16]
 80017e6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	2203      	movs	r2, #3
 80017f4:	409a      	lsls	r2, r3
 80017f6:	0013      	movs	r3, r2
 80017f8:	43da      	mvns	r2, r3
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	4013      	ands	r3, r2
 80017fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2203      	movs	r2, #3
 8001806:	401a      	ands	r2, r3
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	409a      	lsls	r2, r3
 800180e:	0013      	movs	r3, r2
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	4313      	orrs	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d00b      	beq.n	800183c <HAL_GPIO_Init+0xd4>
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	2b02      	cmp	r3, #2
 800182a:	d007      	beq.n	800183c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001830:	2b11      	cmp	r3, #17
 8001832:	d003      	beq.n	800183c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b12      	cmp	r3, #18
 800183a:	d130      	bne.n	800189e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	2203      	movs	r2, #3
 8001848:	409a      	lsls	r2, r3
 800184a:	0013      	movs	r3, r2
 800184c:	43da      	mvns	r2, r3
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	4013      	ands	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	68da      	ldr	r2, [r3, #12]
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	409a      	lsls	r2, r3
 800185e:	0013      	movs	r3, r2
 8001860:	693a      	ldr	r2, [r7, #16]
 8001862:	4313      	orrs	r3, r2
 8001864:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001872:	2201      	movs	r2, #1
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	409a      	lsls	r2, r3
 8001878:	0013      	movs	r3, r2
 800187a:	43da      	mvns	r2, r3
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	4013      	ands	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	091b      	lsrs	r3, r3, #4
 8001888:	2201      	movs	r2, #1
 800188a:	401a      	ands	r2, r3
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	409a      	lsls	r2, r3
 8001890:	0013      	movs	r3, r2
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	4313      	orrs	r3, r2
 8001896:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	2203      	movs	r2, #3
 80018aa:	409a      	lsls	r2, r3
 80018ac:	0013      	movs	r3, r2
 80018ae:	43da      	mvns	r2, r3
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	4013      	ands	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	689a      	ldr	r2, [r3, #8]
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	409a      	lsls	r2, r3
 80018c0:	0013      	movs	r3, r2
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685a      	ldr	r2, [r3, #4]
 80018d2:	2380      	movs	r3, #128	; 0x80
 80018d4:	055b      	lsls	r3, r3, #21
 80018d6:	4013      	ands	r3, r2
 80018d8:	d100      	bne.n	80018dc <HAL_GPIO_Init+0x174>
 80018da:	e09a      	b.n	8001a12 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018dc:	4b54      	ldr	r3, [pc, #336]	; (8001a30 <HAL_GPIO_Init+0x2c8>)
 80018de:	699a      	ldr	r2, [r3, #24]
 80018e0:	4b53      	ldr	r3, [pc, #332]	; (8001a30 <HAL_GPIO_Init+0x2c8>)
 80018e2:	2101      	movs	r1, #1
 80018e4:	430a      	orrs	r2, r1
 80018e6:	619a      	str	r2, [r3, #24]
 80018e8:	4b51      	ldr	r3, [pc, #324]	; (8001a30 <HAL_GPIO_Init+0x2c8>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	2201      	movs	r2, #1
 80018ee:	4013      	ands	r3, r2
 80018f0:	60bb      	str	r3, [r7, #8]
 80018f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80018f4:	4a4f      	ldr	r2, [pc, #316]	; (8001a34 <HAL_GPIO_Init+0x2cc>)
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	089b      	lsrs	r3, r3, #2
 80018fa:	3302      	adds	r3, #2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	589b      	ldr	r3, [r3, r2]
 8001900:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	2203      	movs	r2, #3
 8001906:	4013      	ands	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	220f      	movs	r2, #15
 800190c:	409a      	lsls	r2, r3
 800190e:	0013      	movs	r3, r2
 8001910:	43da      	mvns	r2, r3
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	4013      	ands	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	2390      	movs	r3, #144	; 0x90
 800191c:	05db      	lsls	r3, r3, #23
 800191e:	429a      	cmp	r2, r3
 8001920:	d013      	beq.n	800194a <HAL_GPIO_Init+0x1e2>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a44      	ldr	r2, [pc, #272]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d00d      	beq.n	8001946 <HAL_GPIO_Init+0x1de>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a43      	ldr	r2, [pc, #268]	; (8001a3c <HAL_GPIO_Init+0x2d4>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d007      	beq.n	8001942 <HAL_GPIO_Init+0x1da>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a42      	ldr	r2, [pc, #264]	; (8001a40 <HAL_GPIO_Init+0x2d8>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d101      	bne.n	800193e <HAL_GPIO_Init+0x1d6>
 800193a:	2303      	movs	r3, #3
 800193c:	e006      	b.n	800194c <HAL_GPIO_Init+0x1e4>
 800193e:	2305      	movs	r3, #5
 8001940:	e004      	b.n	800194c <HAL_GPIO_Init+0x1e4>
 8001942:	2302      	movs	r3, #2
 8001944:	e002      	b.n	800194c <HAL_GPIO_Init+0x1e4>
 8001946:	2301      	movs	r3, #1
 8001948:	e000      	b.n	800194c <HAL_GPIO_Init+0x1e4>
 800194a:	2300      	movs	r3, #0
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	2103      	movs	r1, #3
 8001950:	400a      	ands	r2, r1
 8001952:	0092      	lsls	r2, r2, #2
 8001954:	4093      	lsls	r3, r2
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4313      	orrs	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800195c:	4935      	ldr	r1, [pc, #212]	; (8001a34 <HAL_GPIO_Init+0x2cc>)
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	089b      	lsrs	r3, r3, #2
 8001962:	3302      	adds	r3, #2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800196a:	4b36      	ldr	r3, [pc, #216]	; (8001a44 <HAL_GPIO_Init+0x2dc>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	43da      	mvns	r2, r3
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	4013      	ands	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	2380      	movs	r3, #128	; 0x80
 8001980:	025b      	lsls	r3, r3, #9
 8001982:	4013      	ands	r3, r2
 8001984:	d003      	beq.n	800198e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	4313      	orrs	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800198e:	4b2d      	ldr	r3, [pc, #180]	; (8001a44 <HAL_GPIO_Init+0x2dc>)
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001994:	4b2b      	ldr	r3, [pc, #172]	; (8001a44 <HAL_GPIO_Init+0x2dc>)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	43da      	mvns	r2, r3
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	4013      	ands	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	2380      	movs	r3, #128	; 0x80
 80019aa:	029b      	lsls	r3, r3, #10
 80019ac:	4013      	ands	r3, r2
 80019ae:	d003      	beq.n	80019b8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019b8:	4b22      	ldr	r3, [pc, #136]	; (8001a44 <HAL_GPIO_Init+0x2dc>)
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019be:	4b21      	ldr	r3, [pc, #132]	; (8001a44 <HAL_GPIO_Init+0x2dc>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	43da      	mvns	r2, r3
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	4013      	ands	r3, r2
 80019cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685a      	ldr	r2, [r3, #4]
 80019d2:	2380      	movs	r3, #128	; 0x80
 80019d4:	035b      	lsls	r3, r3, #13
 80019d6:	4013      	ands	r3, r2
 80019d8:	d003      	beq.n	80019e2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4313      	orrs	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019e2:	4b18      	ldr	r3, [pc, #96]	; (8001a44 <HAL_GPIO_Init+0x2dc>)
 80019e4:	693a      	ldr	r2, [r7, #16]
 80019e6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80019e8:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <HAL_GPIO_Init+0x2dc>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	43da      	mvns	r2, r3
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685a      	ldr	r2, [r3, #4]
 80019fc:	2380      	movs	r3, #128	; 0x80
 80019fe:	039b      	lsls	r3, r3, #14
 8001a00:	4013      	ands	r3, r2
 8001a02:	d003      	beq.n	8001a0c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a0c:	4b0d      	ldr	r3, [pc, #52]	; (8001a44 <HAL_GPIO_Init+0x2dc>)
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	3301      	adds	r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	40da      	lsrs	r2, r3
 8001a20:	1e13      	subs	r3, r2, #0
 8001a22:	d000      	beq.n	8001a26 <HAL_GPIO_Init+0x2be>
 8001a24:	e6a8      	b.n	8001778 <HAL_GPIO_Init+0x10>
  } 
}
 8001a26:	46c0      	nop			; (mov r8, r8)
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	b006      	add	sp, #24
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40010000 	.word	0x40010000
 8001a38:	48000400 	.word	0x48000400
 8001a3c:	48000800 	.word	0x48000800
 8001a40:	48000c00 	.word	0x48000c00
 8001a44:	40010400 	.word	0x40010400

08001a48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	0008      	movs	r0, r1
 8001a52:	0011      	movs	r1, r2
 8001a54:	1cbb      	adds	r3, r7, #2
 8001a56:	1c02      	adds	r2, r0, #0
 8001a58:	801a      	strh	r2, [r3, #0]
 8001a5a:	1c7b      	adds	r3, r7, #1
 8001a5c:	1c0a      	adds	r2, r1, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a60:	1c7b      	adds	r3, r7, #1
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d004      	beq.n	8001a72 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a68:	1cbb      	adds	r3, r7, #2
 8001a6a:	881a      	ldrh	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a70:	e003      	b.n	8001a7a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a72:	1cbb      	adds	r3, r7, #2
 8001a74:	881a      	ldrh	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	b002      	add	sp, #8
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	0002      	movs	r2, r0
 8001a8c:	1dbb      	adds	r3, r7, #6
 8001a8e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001a92:	695b      	ldr	r3, [r3, #20]
 8001a94:	1dba      	adds	r2, r7, #6
 8001a96:	8812      	ldrh	r2, [r2, #0]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	d008      	beq.n	8001aae <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a9c:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001a9e:	1dba      	adds	r2, r7, #6
 8001aa0:	8812      	ldrh	r2, [r2, #0]
 8001aa2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001aa4:	1dbb      	adds	r3, r7, #6
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f000 f807 	bl	8001abc <HAL_GPIO_EXTI_Callback>
  }
}
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	b002      	add	sp, #8
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	46c0      	nop			; (mov r8, r8)
 8001ab8:	40010400 	.word	0x40010400

08001abc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	1dbb      	adds	r3, r7, #6
 8001ac6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8001ac8:	46c0      	nop			; (mov r8, r8)
 8001aca:	46bd      	mov	sp, r7
 8001acc:	b002      	add	sp, #8
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b088      	sub	sp, #32
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d101      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e303      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d100      	bne.n	8001aee <HAL_RCC_OscConfig+0x1e>
 8001aec:	e08d      	b.n	8001c0a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001aee:	4bc4      	ldr	r3, [pc, #784]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	220c      	movs	r2, #12
 8001af4:	4013      	ands	r3, r2
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	d00e      	beq.n	8001b18 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001afa:	4bc1      	ldr	r3, [pc, #772]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	220c      	movs	r2, #12
 8001b00:	4013      	ands	r3, r2
 8001b02:	2b08      	cmp	r3, #8
 8001b04:	d116      	bne.n	8001b34 <HAL_RCC_OscConfig+0x64>
 8001b06:	4bbe      	ldr	r3, [pc, #760]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	2380      	movs	r3, #128	; 0x80
 8001b0c:	025b      	lsls	r3, r3, #9
 8001b0e:	401a      	ands	r2, r3
 8001b10:	2380      	movs	r3, #128	; 0x80
 8001b12:	025b      	lsls	r3, r3, #9
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d10d      	bne.n	8001b34 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b18:	4bb9      	ldr	r3, [pc, #740]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	2380      	movs	r3, #128	; 0x80
 8001b1e:	029b      	lsls	r3, r3, #10
 8001b20:	4013      	ands	r3, r2
 8001b22:	d100      	bne.n	8001b26 <HAL_RCC_OscConfig+0x56>
 8001b24:	e070      	b.n	8001c08 <HAL_RCC_OscConfig+0x138>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d000      	beq.n	8001b30 <HAL_RCC_OscConfig+0x60>
 8001b2e:	e06b      	b.n	8001c08 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e2da      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d107      	bne.n	8001b4c <HAL_RCC_OscConfig+0x7c>
 8001b3c:	4bb0      	ldr	r3, [pc, #704]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	4baf      	ldr	r3, [pc, #700]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b42:	2180      	movs	r1, #128	; 0x80
 8001b44:	0249      	lsls	r1, r1, #9
 8001b46:	430a      	orrs	r2, r1
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	e02f      	b.n	8001bac <HAL_RCC_OscConfig+0xdc>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d10c      	bne.n	8001b6e <HAL_RCC_OscConfig+0x9e>
 8001b54:	4baa      	ldr	r3, [pc, #680]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	4ba9      	ldr	r3, [pc, #676]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b5a:	49aa      	ldr	r1, [pc, #680]	; (8001e04 <HAL_RCC_OscConfig+0x334>)
 8001b5c:	400a      	ands	r2, r1
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	4ba7      	ldr	r3, [pc, #668]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	4ba6      	ldr	r3, [pc, #664]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b66:	49a8      	ldr	r1, [pc, #672]	; (8001e08 <HAL_RCC_OscConfig+0x338>)
 8001b68:	400a      	ands	r2, r1
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	e01e      	b.n	8001bac <HAL_RCC_OscConfig+0xdc>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	2b05      	cmp	r3, #5
 8001b74:	d10e      	bne.n	8001b94 <HAL_RCC_OscConfig+0xc4>
 8001b76:	4ba2      	ldr	r3, [pc, #648]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	4ba1      	ldr	r3, [pc, #644]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b7c:	2180      	movs	r1, #128	; 0x80
 8001b7e:	02c9      	lsls	r1, r1, #11
 8001b80:	430a      	orrs	r2, r1
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	4b9e      	ldr	r3, [pc, #632]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4b9d      	ldr	r3, [pc, #628]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b8a:	2180      	movs	r1, #128	; 0x80
 8001b8c:	0249      	lsls	r1, r1, #9
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	e00b      	b.n	8001bac <HAL_RCC_OscConfig+0xdc>
 8001b94:	4b9a      	ldr	r3, [pc, #616]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	4b99      	ldr	r3, [pc, #612]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001b9a:	499a      	ldr	r1, [pc, #616]	; (8001e04 <HAL_RCC_OscConfig+0x334>)
 8001b9c:	400a      	ands	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	4b97      	ldr	r3, [pc, #604]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	4b96      	ldr	r3, [pc, #600]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001ba6:	4998      	ldr	r1, [pc, #608]	; (8001e08 <HAL_RCC_OscConfig+0x338>)
 8001ba8:	400a      	ands	r2, r1
 8001baa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d014      	beq.n	8001bde <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fcce 	bl	8001554 <HAL_GetTick>
 8001bb8:	0003      	movs	r3, r0
 8001bba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bbe:	f7ff fcc9 	bl	8001554 <HAL_GetTick>
 8001bc2:	0002      	movs	r2, r0
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b64      	cmp	r3, #100	; 0x64
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e28c      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd0:	4b8b      	ldr	r3, [pc, #556]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2380      	movs	r3, #128	; 0x80
 8001bd6:	029b      	lsls	r3, r3, #10
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d0f0      	beq.n	8001bbe <HAL_RCC_OscConfig+0xee>
 8001bdc:	e015      	b.n	8001c0a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bde:	f7ff fcb9 	bl	8001554 <HAL_GetTick>
 8001be2:	0003      	movs	r3, r0
 8001be4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001be8:	f7ff fcb4 	bl	8001554 <HAL_GetTick>
 8001bec:	0002      	movs	r2, r0
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b64      	cmp	r3, #100	; 0x64
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e277      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bfa:	4b81      	ldr	r3, [pc, #516]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	2380      	movs	r3, #128	; 0x80
 8001c00:	029b      	lsls	r3, r3, #10
 8001c02:	4013      	ands	r3, r2
 8001c04:	d1f0      	bne.n	8001be8 <HAL_RCC_OscConfig+0x118>
 8001c06:	e000      	b.n	8001c0a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c08:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2202      	movs	r2, #2
 8001c10:	4013      	ands	r3, r2
 8001c12:	d100      	bne.n	8001c16 <HAL_RCC_OscConfig+0x146>
 8001c14:	e069      	b.n	8001cea <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c16:	4b7a      	ldr	r3, [pc, #488]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d00b      	beq.n	8001c38 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c20:	4b77      	ldr	r3, [pc, #476]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	220c      	movs	r2, #12
 8001c26:	4013      	ands	r3, r2
 8001c28:	2b08      	cmp	r3, #8
 8001c2a:	d11c      	bne.n	8001c66 <HAL_RCC_OscConfig+0x196>
 8001c2c:	4b74      	ldr	r3, [pc, #464]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	025b      	lsls	r3, r3, #9
 8001c34:	4013      	ands	r3, r2
 8001c36:	d116      	bne.n	8001c66 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c38:	4b71      	ldr	r3, [pc, #452]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d005      	beq.n	8001c4e <HAL_RCC_OscConfig+0x17e>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d001      	beq.n	8001c4e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e24d      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c4e:	4b6c      	ldr	r3, [pc, #432]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	22f8      	movs	r2, #248	; 0xf8
 8001c54:	4393      	bics	r3, r2
 8001c56:	0019      	movs	r1, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	00da      	lsls	r2, r3, #3
 8001c5e:	4b68      	ldr	r3, [pc, #416]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001c60:	430a      	orrs	r2, r1
 8001c62:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c64:	e041      	b.n	8001cea <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d024      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c6e:	4b64      	ldr	r3, [pc, #400]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	4b63      	ldr	r3, [pc, #396]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001c74:	2101      	movs	r1, #1
 8001c76:	430a      	orrs	r2, r1
 8001c78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c7a:	f7ff fc6b 	bl	8001554 <HAL_GetTick>
 8001c7e:	0003      	movs	r3, r0
 8001c80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c82:	e008      	b.n	8001c96 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c84:	f7ff fc66 	bl	8001554 <HAL_GetTick>
 8001c88:	0002      	movs	r2, r0
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e229      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c96:	4b5a      	ldr	r3, [pc, #360]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	d0f1      	beq.n	8001c84 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca0:	4b57      	ldr	r3, [pc, #348]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	22f8      	movs	r2, #248	; 0xf8
 8001ca6:	4393      	bics	r3, r2
 8001ca8:	0019      	movs	r1, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	00da      	lsls	r2, r3, #3
 8001cb0:	4b53      	ldr	r3, [pc, #332]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	e018      	b.n	8001cea <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cb8:	4b51      	ldr	r3, [pc, #324]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	4b50      	ldr	r3, [pc, #320]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	438a      	bics	r2, r1
 8001cc2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc4:	f7ff fc46 	bl	8001554 <HAL_GetTick>
 8001cc8:	0003      	movs	r3, r0
 8001cca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cce:	f7ff fc41 	bl	8001554 <HAL_GetTick>
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e204      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce0:	4b47      	ldr	r3, [pc, #284]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2202      	movs	r2, #2
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	d1f1      	bne.n	8001cce <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2208      	movs	r2, #8
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d036      	beq.n	8001d62 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d019      	beq.n	8001d30 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cfc:	4b40      	ldr	r3, [pc, #256]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001cfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d00:	4b3f      	ldr	r3, [pc, #252]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001d02:	2101      	movs	r1, #1
 8001d04:	430a      	orrs	r2, r1
 8001d06:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d08:	f7ff fc24 	bl	8001554 <HAL_GetTick>
 8001d0c:	0003      	movs	r3, r0
 8001d0e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d12:	f7ff fc1f 	bl	8001554 <HAL_GetTick>
 8001d16:	0002      	movs	r2, r0
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e1e2      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d24:	4b36      	ldr	r3, [pc, #216]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d28:	2202      	movs	r2, #2
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	d0f1      	beq.n	8001d12 <HAL_RCC_OscConfig+0x242>
 8001d2e:	e018      	b.n	8001d62 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d30:	4b33      	ldr	r3, [pc, #204]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001d32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d34:	4b32      	ldr	r3, [pc, #200]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001d36:	2101      	movs	r1, #1
 8001d38:	438a      	bics	r2, r1
 8001d3a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d3c:	f7ff fc0a 	bl	8001554 <HAL_GetTick>
 8001d40:	0003      	movs	r3, r0
 8001d42:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d44:	e008      	b.n	8001d58 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d46:	f7ff fc05 	bl	8001554 <HAL_GetTick>
 8001d4a:	0002      	movs	r2, r0
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d901      	bls.n	8001d58 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e1c8      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d58:	4b29      	ldr	r3, [pc, #164]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5c:	2202      	movs	r2, #2
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d1f1      	bne.n	8001d46 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2204      	movs	r2, #4
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d100      	bne.n	8001d6e <HAL_RCC_OscConfig+0x29e>
 8001d6c:	e0b6      	b.n	8001edc <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d6e:	231f      	movs	r3, #31
 8001d70:	18fb      	adds	r3, r7, r3
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d76:	4b22      	ldr	r3, [pc, #136]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001d78:	69da      	ldr	r2, [r3, #28]
 8001d7a:	2380      	movs	r3, #128	; 0x80
 8001d7c:	055b      	lsls	r3, r3, #21
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d111      	bne.n	8001da6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d82:	4b1f      	ldr	r3, [pc, #124]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001d84:	69da      	ldr	r2, [r3, #28]
 8001d86:	4b1e      	ldr	r3, [pc, #120]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001d88:	2180      	movs	r1, #128	; 0x80
 8001d8a:	0549      	lsls	r1, r1, #21
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	61da      	str	r2, [r3, #28]
 8001d90:	4b1b      	ldr	r3, [pc, #108]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001d92:	69da      	ldr	r2, [r3, #28]
 8001d94:	2380      	movs	r3, #128	; 0x80
 8001d96:	055b      	lsls	r3, r3, #21
 8001d98:	4013      	ands	r3, r2
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d9e:	231f      	movs	r3, #31
 8001da0:	18fb      	adds	r3, r7, r3
 8001da2:	2201      	movs	r2, #1
 8001da4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da6:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <HAL_RCC_OscConfig+0x33c>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	2380      	movs	r3, #128	; 0x80
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	4013      	ands	r3, r2
 8001db0:	d11a      	bne.n	8001de8 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001db2:	4b16      	ldr	r3, [pc, #88]	; (8001e0c <HAL_RCC_OscConfig+0x33c>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	4b15      	ldr	r3, [pc, #84]	; (8001e0c <HAL_RCC_OscConfig+0x33c>)
 8001db8:	2180      	movs	r1, #128	; 0x80
 8001dba:	0049      	lsls	r1, r1, #1
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc0:	f7ff fbc8 	bl	8001554 <HAL_GetTick>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dca:	f7ff fbc3 	bl	8001554 <HAL_GetTick>
 8001dce:	0002      	movs	r2, r0
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b64      	cmp	r3, #100	; 0x64
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e186      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	; (8001e0c <HAL_RCC_OscConfig+0x33c>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	4013      	ands	r3, r2
 8001de6:	d0f0      	beq.n	8001dca <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d10f      	bne.n	8001e10 <HAL_RCC_OscConfig+0x340>
 8001df0:	4b03      	ldr	r3, [pc, #12]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001df2:	6a1a      	ldr	r2, [r3, #32]
 8001df4:	4b02      	ldr	r3, [pc, #8]	; (8001e00 <HAL_RCC_OscConfig+0x330>)
 8001df6:	2101      	movs	r1, #1
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	621a      	str	r2, [r3, #32]
 8001dfc:	e036      	b.n	8001e6c <HAL_RCC_OscConfig+0x39c>
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	40021000 	.word	0x40021000
 8001e04:	fffeffff 	.word	0xfffeffff
 8001e08:	fffbffff 	.word	0xfffbffff
 8001e0c:	40007000 	.word	0x40007000
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d10c      	bne.n	8001e32 <HAL_RCC_OscConfig+0x362>
 8001e18:	4bb6      	ldr	r3, [pc, #728]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e1a:	6a1a      	ldr	r2, [r3, #32]
 8001e1c:	4bb5      	ldr	r3, [pc, #724]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e1e:	2101      	movs	r1, #1
 8001e20:	438a      	bics	r2, r1
 8001e22:	621a      	str	r2, [r3, #32]
 8001e24:	4bb3      	ldr	r3, [pc, #716]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e26:	6a1a      	ldr	r2, [r3, #32]
 8001e28:	4bb2      	ldr	r3, [pc, #712]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e2a:	2104      	movs	r1, #4
 8001e2c:	438a      	bics	r2, r1
 8001e2e:	621a      	str	r2, [r3, #32]
 8001e30:	e01c      	b.n	8001e6c <HAL_RCC_OscConfig+0x39c>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	2b05      	cmp	r3, #5
 8001e38:	d10c      	bne.n	8001e54 <HAL_RCC_OscConfig+0x384>
 8001e3a:	4bae      	ldr	r3, [pc, #696]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e3c:	6a1a      	ldr	r2, [r3, #32]
 8001e3e:	4bad      	ldr	r3, [pc, #692]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e40:	2104      	movs	r1, #4
 8001e42:	430a      	orrs	r2, r1
 8001e44:	621a      	str	r2, [r3, #32]
 8001e46:	4bab      	ldr	r3, [pc, #684]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e48:	6a1a      	ldr	r2, [r3, #32]
 8001e4a:	4baa      	ldr	r3, [pc, #680]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	621a      	str	r2, [r3, #32]
 8001e52:	e00b      	b.n	8001e6c <HAL_RCC_OscConfig+0x39c>
 8001e54:	4ba7      	ldr	r3, [pc, #668]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e56:	6a1a      	ldr	r2, [r3, #32]
 8001e58:	4ba6      	ldr	r3, [pc, #664]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	438a      	bics	r2, r1
 8001e5e:	621a      	str	r2, [r3, #32]
 8001e60:	4ba4      	ldr	r3, [pc, #656]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e62:	6a1a      	ldr	r2, [r3, #32]
 8001e64:	4ba3      	ldr	r3, [pc, #652]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e66:	2104      	movs	r1, #4
 8001e68:	438a      	bics	r2, r1
 8001e6a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d014      	beq.n	8001e9e <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e74:	f7ff fb6e 	bl	8001554 <HAL_GetTick>
 8001e78:	0003      	movs	r3, r0
 8001e7a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e7c:	e009      	b.n	8001e92 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e7e:	f7ff fb69 	bl	8001554 <HAL_GetTick>
 8001e82:	0002      	movs	r2, r0
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	4a9b      	ldr	r2, [pc, #620]	; (80020f8 <HAL_RCC_OscConfig+0x628>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e12b      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e92:	4b98      	ldr	r3, [pc, #608]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	2202      	movs	r2, #2
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d0f0      	beq.n	8001e7e <HAL_RCC_OscConfig+0x3ae>
 8001e9c:	e013      	b.n	8001ec6 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9e:	f7ff fb59 	bl	8001554 <HAL_GetTick>
 8001ea2:	0003      	movs	r3, r0
 8001ea4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea6:	e009      	b.n	8001ebc <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ea8:	f7ff fb54 	bl	8001554 <HAL_GetTick>
 8001eac:	0002      	movs	r2, r0
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	4a91      	ldr	r2, [pc, #580]	; (80020f8 <HAL_RCC_OscConfig+0x628>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e116      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ebc:	4b8d      	ldr	r3, [pc, #564]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d1f0      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ec6:	231f      	movs	r3, #31
 8001ec8:	18fb      	adds	r3, r7, r3
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d105      	bne.n	8001edc <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ed0:	4b88      	ldr	r3, [pc, #544]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001ed2:	69da      	ldr	r2, [r3, #28]
 8001ed4:	4b87      	ldr	r3, [pc, #540]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001ed6:	4989      	ldr	r1, [pc, #548]	; (80020fc <HAL_RCC_OscConfig+0x62c>)
 8001ed8:	400a      	ands	r2, r1
 8001eda:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2210      	movs	r2, #16
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d063      	beq.n	8001fae <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	695b      	ldr	r3, [r3, #20]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d12a      	bne.n	8001f44 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001eee:	4b81      	ldr	r3, [pc, #516]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001ef0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ef2:	4b80      	ldr	r3, [pc, #512]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001ef4:	2104      	movs	r1, #4
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001efa:	4b7e      	ldr	r3, [pc, #504]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001efc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001efe:	4b7d      	ldr	r3, [pc, #500]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f00:	2101      	movs	r1, #1
 8001f02:	430a      	orrs	r2, r1
 8001f04:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f06:	f7ff fb25 	bl	8001554 <HAL_GetTick>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f10:	f7ff fb20 	bl	8001554 <HAL_GetTick>
 8001f14:	0002      	movs	r2, r0
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e0e3      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001f22:	4b74      	ldr	r3, [pc, #464]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f26:	2202      	movs	r2, #2
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d0f1      	beq.n	8001f10 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001f2c:	4b71      	ldr	r3, [pc, #452]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f30:	22f8      	movs	r2, #248	; 0xf8
 8001f32:	4393      	bics	r3, r2
 8001f34:	0019      	movs	r1, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	00da      	lsls	r2, r3, #3
 8001f3c:	4b6d      	ldr	r3, [pc, #436]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	635a      	str	r2, [r3, #52]	; 0x34
 8001f42:	e034      	b.n	8001fae <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	3305      	adds	r3, #5
 8001f4a:	d111      	bne.n	8001f70 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001f4c:	4b69      	ldr	r3, [pc, #420]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f50:	4b68      	ldr	r3, [pc, #416]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f52:	2104      	movs	r1, #4
 8001f54:	438a      	bics	r2, r1
 8001f56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001f58:	4b66      	ldr	r3, [pc, #408]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f5c:	22f8      	movs	r2, #248	; 0xf8
 8001f5e:	4393      	bics	r3, r2
 8001f60:	0019      	movs	r1, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	699b      	ldr	r3, [r3, #24]
 8001f66:	00da      	lsls	r2, r3, #3
 8001f68:	4b62      	ldr	r3, [pc, #392]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	635a      	str	r2, [r3, #52]	; 0x34
 8001f6e:	e01e      	b.n	8001fae <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001f70:	4b60      	ldr	r3, [pc, #384]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f74:	4b5f      	ldr	r3, [pc, #380]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f76:	2104      	movs	r1, #4
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001f7c:	4b5d      	ldr	r3, [pc, #372]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f80:	4b5c      	ldr	r3, [pc, #368]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001f82:	2101      	movs	r1, #1
 8001f84:	438a      	bics	r2, r1
 8001f86:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f88:	f7ff fae4 	bl	8001554 <HAL_GetTick>
 8001f8c:	0003      	movs	r3, r0
 8001f8e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f92:	f7ff fadf 	bl	8001554 <HAL_GetTick>
 8001f96:	0002      	movs	r2, r0
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e0a2      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001fa4:	4b53      	ldr	r3, [pc, #332]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001fa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fa8:	2202      	movs	r2, #2
 8001faa:	4013      	ands	r3, r2
 8001fac:	d1f1      	bne.n	8001f92 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a1b      	ldr	r3, [r3, #32]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d100      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x4e8>
 8001fb6:	e097      	b.n	80020e8 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fb8:	4b4e      	ldr	r3, [pc, #312]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	220c      	movs	r2, #12
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	2b08      	cmp	r3, #8
 8001fc2:	d100      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x4f6>
 8001fc4:	e06b      	b.n	800209e <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a1b      	ldr	r3, [r3, #32]
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d14c      	bne.n	8002068 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fce:	4b49      	ldr	r3, [pc, #292]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	4b48      	ldr	r3, [pc, #288]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001fd4:	494a      	ldr	r1, [pc, #296]	; (8002100 <HAL_RCC_OscConfig+0x630>)
 8001fd6:	400a      	ands	r2, r1
 8001fd8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fda:	f7ff fabb 	bl	8001554 <HAL_GetTick>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fe4:	f7ff fab6 	bl	8001554 <HAL_GetTick>
 8001fe8:	0002      	movs	r2, r0
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e079      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff6:	4b3f      	ldr	r3, [pc, #252]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	2380      	movs	r3, #128	; 0x80
 8001ffc:	049b      	lsls	r3, r3, #18
 8001ffe:	4013      	ands	r3, r2
 8002000:	d1f0      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002002:	4b3c      	ldr	r3, [pc, #240]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8002004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002006:	220f      	movs	r2, #15
 8002008:	4393      	bics	r3, r2
 800200a:	0019      	movs	r1, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002010:	4b38      	ldr	r3, [pc, #224]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8002012:	430a      	orrs	r2, r1
 8002014:	62da      	str	r2, [r3, #44]	; 0x2c
 8002016:	4b37      	ldr	r3, [pc, #220]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	4a3a      	ldr	r2, [pc, #232]	; (8002104 <HAL_RCC_OscConfig+0x634>)
 800201c:	4013      	ands	r3, r2
 800201e:	0019      	movs	r1, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002028:	431a      	orrs	r2, r3
 800202a:	4b32      	ldr	r3, [pc, #200]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 800202c:	430a      	orrs	r2, r1
 800202e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002030:	4b30      	ldr	r3, [pc, #192]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	4b2f      	ldr	r3, [pc, #188]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8002036:	2180      	movs	r1, #128	; 0x80
 8002038:	0449      	lsls	r1, r1, #17
 800203a:	430a      	orrs	r2, r1
 800203c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203e:	f7ff fa89 	bl	8001554 <HAL_GetTick>
 8002042:	0003      	movs	r3, r0
 8002044:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002048:	f7ff fa84 	bl	8001554 <HAL_GetTick>
 800204c:	0002      	movs	r2, r0
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e047      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800205a:	4b26      	ldr	r3, [pc, #152]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	2380      	movs	r3, #128	; 0x80
 8002060:	049b      	lsls	r3, r3, #18
 8002062:	4013      	ands	r3, r2
 8002064:	d0f0      	beq.n	8002048 <HAL_RCC_OscConfig+0x578>
 8002066:	e03f      	b.n	80020e8 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002068:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	4b21      	ldr	r3, [pc, #132]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 800206e:	4924      	ldr	r1, [pc, #144]	; (8002100 <HAL_RCC_OscConfig+0x630>)
 8002070:	400a      	ands	r2, r1
 8002072:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002074:	f7ff fa6e 	bl	8001554 <HAL_GetTick>
 8002078:	0003      	movs	r3, r0
 800207a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800207e:	f7ff fa69 	bl	8001554 <HAL_GetTick>
 8002082:	0002      	movs	r2, r0
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e02c      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002090:	4b18      	ldr	r3, [pc, #96]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	049b      	lsls	r3, r3, #18
 8002098:	4013      	ands	r3, r2
 800209a:	d1f0      	bne.n	800207e <HAL_RCC_OscConfig+0x5ae>
 800209c:	e024      	b.n	80020e8 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d101      	bne.n	80020aa <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e01f      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80020aa:	4b12      	ldr	r3, [pc, #72]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80020b0:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <HAL_RCC_OscConfig+0x624>)
 80020b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	2380      	movs	r3, #128	; 0x80
 80020ba:	025b      	lsls	r3, r3, #9
 80020bc:	401a      	ands	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d10e      	bne.n	80020e4 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	220f      	movs	r2, #15
 80020ca:	401a      	ands	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d107      	bne.n	80020e4 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80020d4:	697a      	ldr	r2, [r7, #20]
 80020d6:	23f0      	movs	r3, #240	; 0xf0
 80020d8:	039b      	lsls	r3, r3, #14
 80020da:	401a      	ands	r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e000      	b.n	80020ea <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	0018      	movs	r0, r3
 80020ec:	46bd      	mov	sp, r7
 80020ee:	b008      	add	sp, #32
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	40021000 	.word	0x40021000
 80020f8:	00001388 	.word	0x00001388
 80020fc:	efffffff 	.word	0xefffffff
 8002100:	feffffff 	.word	0xfeffffff
 8002104:	ffc2ffff 	.word	0xffc2ffff

08002108 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e0b3      	b.n	8002284 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800211c:	4b5b      	ldr	r3, [pc, #364]	; (800228c <HAL_RCC_ClockConfig+0x184>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2201      	movs	r2, #1
 8002122:	4013      	ands	r3, r2
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d911      	bls.n	800214e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212a:	4b58      	ldr	r3, [pc, #352]	; (800228c <HAL_RCC_ClockConfig+0x184>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2201      	movs	r2, #1
 8002130:	4393      	bics	r3, r2
 8002132:	0019      	movs	r1, r3
 8002134:	4b55      	ldr	r3, [pc, #340]	; (800228c <HAL_RCC_ClockConfig+0x184>)
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	430a      	orrs	r2, r1
 800213a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800213c:	4b53      	ldr	r3, [pc, #332]	; (800228c <HAL_RCC_ClockConfig+0x184>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2201      	movs	r2, #1
 8002142:	4013      	ands	r3, r2
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	429a      	cmp	r2, r3
 8002148:	d001      	beq.n	800214e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e09a      	b.n	8002284 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2202      	movs	r2, #2
 8002154:	4013      	ands	r3, r2
 8002156:	d015      	beq.n	8002184 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2204      	movs	r2, #4
 800215e:	4013      	ands	r3, r2
 8002160:	d006      	beq.n	8002170 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002162:	4b4b      	ldr	r3, [pc, #300]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	4b4a      	ldr	r3, [pc, #296]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 8002168:	21e0      	movs	r1, #224	; 0xe0
 800216a:	00c9      	lsls	r1, r1, #3
 800216c:	430a      	orrs	r2, r1
 800216e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002170:	4b47      	ldr	r3, [pc, #284]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	22f0      	movs	r2, #240	; 0xf0
 8002176:	4393      	bics	r3, r2
 8002178:	0019      	movs	r1, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	689a      	ldr	r2, [r3, #8]
 800217e:	4b44      	ldr	r3, [pc, #272]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 8002180:	430a      	orrs	r2, r1
 8002182:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2201      	movs	r2, #1
 800218a:	4013      	ands	r3, r2
 800218c:	d040      	beq.n	8002210 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d107      	bne.n	80021a6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002196:	4b3e      	ldr	r3, [pc, #248]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	2380      	movs	r3, #128	; 0x80
 800219c:	029b      	lsls	r3, r3, #10
 800219e:	4013      	ands	r3, r2
 80021a0:	d114      	bne.n	80021cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e06e      	b.n	8002284 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d107      	bne.n	80021be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ae:	4b38      	ldr	r3, [pc, #224]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	2380      	movs	r3, #128	; 0x80
 80021b4:	049b      	lsls	r3, r3, #18
 80021b6:	4013      	ands	r3, r2
 80021b8:	d108      	bne.n	80021cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e062      	b.n	8002284 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021be:	4b34      	ldr	r3, [pc, #208]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2202      	movs	r2, #2
 80021c4:	4013      	ands	r3, r2
 80021c6:	d101      	bne.n	80021cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e05b      	b.n	8002284 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021cc:	4b30      	ldr	r3, [pc, #192]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	2203      	movs	r2, #3
 80021d2:	4393      	bics	r3, r2
 80021d4:	0019      	movs	r1, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	4b2d      	ldr	r3, [pc, #180]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 80021dc:	430a      	orrs	r2, r1
 80021de:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021e0:	f7ff f9b8 	bl	8001554 <HAL_GetTick>
 80021e4:	0003      	movs	r3, r0
 80021e6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e8:	e009      	b.n	80021fe <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ea:	f7ff f9b3 	bl	8001554 <HAL_GetTick>
 80021ee:	0002      	movs	r2, r0
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	4a27      	ldr	r2, [pc, #156]	; (8002294 <HAL_RCC_ClockConfig+0x18c>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d901      	bls.n	80021fe <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e042      	b.n	8002284 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021fe:	4b24      	ldr	r3, [pc, #144]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	220c      	movs	r2, #12
 8002204:	401a      	ands	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	429a      	cmp	r2, r3
 800220e:	d1ec      	bne.n	80021ea <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002210:	4b1e      	ldr	r3, [pc, #120]	; (800228c <HAL_RCC_ClockConfig+0x184>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2201      	movs	r2, #1
 8002216:	4013      	ands	r3, r2
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	429a      	cmp	r2, r3
 800221c:	d211      	bcs.n	8002242 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221e:	4b1b      	ldr	r3, [pc, #108]	; (800228c <HAL_RCC_ClockConfig+0x184>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2201      	movs	r2, #1
 8002224:	4393      	bics	r3, r2
 8002226:	0019      	movs	r1, r3
 8002228:	4b18      	ldr	r3, [pc, #96]	; (800228c <HAL_RCC_ClockConfig+0x184>)
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002230:	4b16      	ldr	r3, [pc, #88]	; (800228c <HAL_RCC_ClockConfig+0x184>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2201      	movs	r2, #1
 8002236:	4013      	ands	r3, r2
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	429a      	cmp	r2, r3
 800223c:	d001      	beq.n	8002242 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e020      	b.n	8002284 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2204      	movs	r2, #4
 8002248:	4013      	ands	r3, r2
 800224a:	d009      	beq.n	8002260 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800224c:	4b10      	ldr	r3, [pc, #64]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	4a11      	ldr	r2, [pc, #68]	; (8002298 <HAL_RCC_ClockConfig+0x190>)
 8002252:	4013      	ands	r3, r2
 8002254:	0019      	movs	r1, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	68da      	ldr	r2, [r3, #12]
 800225a:	4b0d      	ldr	r3, [pc, #52]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 800225c:	430a      	orrs	r2, r1
 800225e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002260:	f000 f820 	bl	80022a4 <HAL_RCC_GetSysClockFreq>
 8002264:	0001      	movs	r1, r0
 8002266:	4b0a      	ldr	r3, [pc, #40]	; (8002290 <HAL_RCC_ClockConfig+0x188>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	091b      	lsrs	r3, r3, #4
 800226c:	220f      	movs	r2, #15
 800226e:	4013      	ands	r3, r2
 8002270:	4a0a      	ldr	r2, [pc, #40]	; (800229c <HAL_RCC_ClockConfig+0x194>)
 8002272:	5cd3      	ldrb	r3, [r2, r3]
 8002274:	000a      	movs	r2, r1
 8002276:	40da      	lsrs	r2, r3
 8002278:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <HAL_RCC_ClockConfig+0x198>)
 800227a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800227c:	2000      	movs	r0, #0
 800227e:	f7ff f923 	bl	80014c8 <HAL_InitTick>
  
  return HAL_OK;
 8002282:	2300      	movs	r3, #0
}
 8002284:	0018      	movs	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	b004      	add	sp, #16
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40022000 	.word	0x40022000
 8002290:	40021000 	.word	0x40021000
 8002294:	00001388 	.word	0x00001388
 8002298:	fffff8ff 	.word	0xfffff8ff
 800229c:	08004f70 	.word	0x08004f70
 80022a0:	20000004 	.word	0x20000004

080022a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022a4:	b590      	push	{r4, r7, lr}
 80022a6:	b08f      	sub	sp, #60	; 0x3c
 80022a8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80022aa:	2314      	movs	r3, #20
 80022ac:	18fb      	adds	r3, r7, r3
 80022ae:	4a2b      	ldr	r2, [pc, #172]	; (800235c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022b0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80022b2:	c313      	stmia	r3!, {r0, r1, r4}
 80022b4:	6812      	ldr	r2, [r2, #0]
 80022b6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80022b8:	1d3b      	adds	r3, r7, #4
 80022ba:	4a29      	ldr	r2, [pc, #164]	; (8002360 <HAL_RCC_GetSysClockFreq+0xbc>)
 80022bc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80022be:	c313      	stmia	r3!, {r0, r1, r4}
 80022c0:	6812      	ldr	r2, [r2, #0]
 80022c2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022c8:	2300      	movs	r3, #0
 80022ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80022cc:	2300      	movs	r3, #0
 80022ce:	637b      	str	r3, [r7, #52]	; 0x34
 80022d0:	2300      	movs	r3, #0
 80022d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80022d4:	2300      	movs	r3, #0
 80022d6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80022d8:	4b22      	ldr	r3, [pc, #136]	; (8002364 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022e0:	220c      	movs	r2, #12
 80022e2:	4013      	ands	r3, r2
 80022e4:	2b04      	cmp	r3, #4
 80022e6:	d002      	beq.n	80022ee <HAL_RCC_GetSysClockFreq+0x4a>
 80022e8:	2b08      	cmp	r3, #8
 80022ea:	d003      	beq.n	80022f4 <HAL_RCC_GetSysClockFreq+0x50>
 80022ec:	e02d      	b.n	800234a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022ee:	4b1e      	ldr	r3, [pc, #120]	; (8002368 <HAL_RCC_GetSysClockFreq+0xc4>)
 80022f0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80022f2:	e02d      	b.n	8002350 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80022f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022f6:	0c9b      	lsrs	r3, r3, #18
 80022f8:	220f      	movs	r2, #15
 80022fa:	4013      	ands	r3, r2
 80022fc:	2214      	movs	r2, #20
 80022fe:	18ba      	adds	r2, r7, r2
 8002300:	5cd3      	ldrb	r3, [r2, r3]
 8002302:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002304:	4b17      	ldr	r3, [pc, #92]	; (8002364 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002308:	220f      	movs	r2, #15
 800230a:	4013      	ands	r3, r2
 800230c:	1d3a      	adds	r2, r7, #4
 800230e:	5cd3      	ldrb	r3, [r2, r3]
 8002310:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002312:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002314:	2380      	movs	r3, #128	; 0x80
 8002316:	025b      	lsls	r3, r3, #9
 8002318:	4013      	ands	r3, r2
 800231a:	d009      	beq.n	8002330 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800231c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800231e:	4812      	ldr	r0, [pc, #72]	; (8002368 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002320:	f7fd fef2 	bl	8000108 <__udivsi3>
 8002324:	0003      	movs	r3, r0
 8002326:	001a      	movs	r2, r3
 8002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232a:	4353      	muls	r3, r2
 800232c:	637b      	str	r3, [r7, #52]	; 0x34
 800232e:	e009      	b.n	8002344 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002330:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002332:	000a      	movs	r2, r1
 8002334:	0152      	lsls	r2, r2, #5
 8002336:	1a52      	subs	r2, r2, r1
 8002338:	0193      	lsls	r3, r2, #6
 800233a:	1a9b      	subs	r3, r3, r2
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	185b      	adds	r3, r3, r1
 8002340:	021b      	lsls	r3, r3, #8
 8002342:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002346:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002348:	e002      	b.n	8002350 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800234a:	4b07      	ldr	r3, [pc, #28]	; (8002368 <HAL_RCC_GetSysClockFreq+0xc4>)
 800234c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800234e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002352:	0018      	movs	r0, r3
 8002354:	46bd      	mov	sp, r7
 8002356:	b00f      	add	sp, #60	; 0x3c
 8002358:	bd90      	pop	{r4, r7, pc}
 800235a:	46c0      	nop			; (mov r8, r8)
 800235c:	08004f50 	.word	0x08004f50
 8002360:	08004f60 	.word	0x08004f60
 8002364:	40021000 	.word	0x40021000
 8002368:	007a1200 	.word	0x007a1200

0800236c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e08a      	b.n	8002494 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	225d      	movs	r2, #93	; 0x5d
 8002388:	5c9b      	ldrb	r3, [r3, r2]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	d107      	bne.n	80023a0 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	225c      	movs	r2, #92	; 0x5c
 8002394:	2100      	movs	r1, #0
 8002396:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	0018      	movs	r0, r3
 800239c:	f7fe fc2e 	bl	8000bfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	225d      	movs	r2, #93	; 0x5d
 80023a4:	2102      	movs	r1, #2
 80023a6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2140      	movs	r1, #64	; 0x40
 80023b4:	438a      	bics	r2, r1
 80023b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	68da      	ldr	r2, [r3, #12]
 80023bc:	23e0      	movs	r3, #224	; 0xe0
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d902      	bls.n	80023ca <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80023c4:	2300      	movs	r3, #0
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	e002      	b.n	80023d0 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80023ca:	2380      	movs	r3, #128	; 0x80
 80023cc:	015b      	lsls	r3, r3, #5
 80023ce:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	23f0      	movs	r3, #240	; 0xf0
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	429a      	cmp	r2, r3
 80023da:	d008      	beq.n	80023ee <HAL_SPI_Init+0x82>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68da      	ldr	r2, [r3, #12]
 80023e0:	23e0      	movs	r3, #224	; 0xe0
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d002      	beq.n	80023ee <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10c      	bne.n	8002410 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	23e0      	movs	r3, #224	; 0xe0
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	429a      	cmp	r2, r3
 8002400:	d903      	bls.n	800240a <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2202      	movs	r2, #2
 8002406:	631a      	str	r2, [r3, #48]	; 0x30
 8002408:	e002      	b.n	8002410 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	431a      	orrs	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	431a      	orrs	r2, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	695b      	ldr	r3, [r3, #20]
 8002424:	431a      	orrs	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6999      	ldr	r1, [r3, #24]
 800242a:	2380      	movs	r3, #128	; 0x80
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	400b      	ands	r3, r1
 8002430:	431a      	orrs	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	431a      	orrs	r2, r3
 800243e:	0011      	movs	r1, r2
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	430a      	orrs	r2, r1
 800244a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	0c1b      	lsrs	r3, r3, #16
 8002452:	2204      	movs	r2, #4
 8002454:	401a      	ands	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	431a      	orrs	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002460:	431a      	orrs	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	431a      	orrs	r2, r3
 8002468:	0011      	movs	r1, r2
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	430a      	orrs	r2, r1
 8002472:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	69da      	ldr	r2, [r3, #28]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4907      	ldr	r1, [pc, #28]	; (800249c <HAL_SPI_Init+0x130>)
 8002480:	400a      	ands	r2, r1
 8002482:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	225d      	movs	r2, #93	; 0x5d
 800248e:	2101      	movs	r1, #1
 8002490:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	0018      	movs	r0, r3
 8002496:	46bd      	mov	sp, r7
 8002498:	b004      	add	sp, #16
 800249a:	bd80      	pop	{r7, pc}
 800249c:	fffff7ff 	.word	0xfffff7ff

080024a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d101      	bne.n	80024b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e01e      	b.n	80024f0 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	223d      	movs	r2, #61	; 0x3d
 80024b6:	5c9b      	ldrb	r3, [r3, r2]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d107      	bne.n	80024ce <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	223c      	movs	r2, #60	; 0x3c
 80024c2:	2100      	movs	r1, #0
 80024c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	0018      	movs	r0, r3
 80024ca:	f7fe feff 	bl	80012cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	223d      	movs	r2, #61	; 0x3d
 80024d2:	2102      	movs	r1, #2
 80024d4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	3304      	adds	r3, #4
 80024de:	0019      	movs	r1, r3
 80024e0:	0010      	movs	r0, r2
 80024e2:	f000 fc37 	bl	8002d54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	223d      	movs	r2, #61	; 0x3d
 80024ea:	2101      	movs	r1, #1
 80024ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	0018      	movs	r0, r3
 80024f2:	46bd      	mov	sp, r7
 80024f4:	b002      	add	sp, #8
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	223d      	movs	r2, #61	; 0x3d
 8002504:	2102      	movs	r1, #2
 8002506:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	2207      	movs	r2, #7
 8002510:	4013      	ands	r3, r2
 8002512:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b06      	cmp	r3, #6
 8002518:	d007      	beq.n	800252a <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2101      	movs	r1, #1
 8002526:	430a      	orrs	r2, r1
 8002528:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	223d      	movs	r2, #61	; 0x3d
 800252e:	2101      	movs	r1, #1
 8002530:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002532:	2300      	movs	r3, #0
}
 8002534:	0018      	movs	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	b004      	add	sp, #16
 800253a:	bd80      	pop	{r7, pc}

0800253c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68da      	ldr	r2, [r3, #12]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2101      	movs	r1, #1
 8002550:	430a      	orrs	r2, r1
 8002552:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	2207      	movs	r2, #7
 800255c:	4013      	ands	r3, r2
 800255e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2b06      	cmp	r3, #6
 8002564:	d007      	beq.n	8002576 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2101      	movs	r1, #1
 8002572:	430a      	orrs	r2, r1
 8002574:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002576:	2300      	movs	r3, #0
}
 8002578:	0018      	movs	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	b004      	add	sp, #16
 800257e:	bd80      	pop	{r7, pc}

08002580 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68da      	ldr	r2, [r3, #12]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2101      	movs	r1, #1
 8002594:	438a      	bics	r2, r1
 8002596:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	4a0b      	ldr	r2, [pc, #44]	; (80025cc <HAL_TIM_Base_Stop_IT+0x4c>)
 80025a0:	4013      	ands	r3, r2
 80025a2:	d10d      	bne.n	80025c0 <HAL_TIM_Base_Stop_IT+0x40>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	4a09      	ldr	r2, [pc, #36]	; (80025d0 <HAL_TIM_Base_Stop_IT+0x50>)
 80025ac:	4013      	ands	r3, r2
 80025ae:	d107      	bne.n	80025c0 <HAL_TIM_Base_Stop_IT+0x40>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2101      	movs	r1, #1
 80025bc:	438a      	bics	r2, r1
 80025be:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	0018      	movs	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	b002      	add	sp, #8
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	00001111 	.word	0x00001111
 80025d0:	00000444 	.word	0x00000444

080025d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d101      	bne.n	80025e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e01e      	b.n	8002624 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	223d      	movs	r2, #61	; 0x3d
 80025ea:	5c9b      	ldrb	r3, [r3, r2]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d107      	bne.n	8002602 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	223c      	movs	r2, #60	; 0x3c
 80025f6:	2100      	movs	r1, #0
 80025f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	0018      	movs	r0, r3
 80025fe:	f7fe fdcb 	bl	8001198 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	223d      	movs	r2, #61	; 0x3d
 8002606:	2102      	movs	r1, #2
 8002608:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3304      	adds	r3, #4
 8002612:	0019      	movs	r1, r3
 8002614:	0010      	movs	r0, r2
 8002616:	f000 fb9d 	bl	8002d54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	223d      	movs	r2, #61	; 0x3d
 800261e:	2101      	movs	r1, #1
 8002620:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002622:	2300      	movs	r3, #0
}
 8002624:	0018      	movs	r0, r3
 8002626:	46bd      	mov	sp, r7
 8002628:	b002      	add	sp, #8
 800262a:	bd80      	pop	{r7, pc}

0800262c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6839      	ldr	r1, [r7, #0]
 800263c:	2201      	movs	r2, #1
 800263e:	0018      	movs	r0, r3
 8002640:	f000 fe9e 	bl	8003380 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a1a      	ldr	r2, [pc, #104]	; (80026b4 <HAL_TIM_PWM_Start+0x88>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d00e      	beq.n	800266c <HAL_TIM_PWM_Start+0x40>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a19      	ldr	r2, [pc, #100]	; (80026b8 <HAL_TIM_PWM_Start+0x8c>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d009      	beq.n	800266c <HAL_TIM_PWM_Start+0x40>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a17      	ldr	r2, [pc, #92]	; (80026bc <HAL_TIM_PWM_Start+0x90>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d004      	beq.n	800266c <HAL_TIM_PWM_Start+0x40>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a16      	ldr	r2, [pc, #88]	; (80026c0 <HAL_TIM_PWM_Start+0x94>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d101      	bne.n	8002670 <HAL_TIM_PWM_Start+0x44>
 800266c:	2301      	movs	r3, #1
 800266e:	e000      	b.n	8002672 <HAL_TIM_PWM_Start+0x46>
 8002670:	2300      	movs	r3, #0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d008      	beq.n	8002688 <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2180      	movs	r1, #128	; 0x80
 8002682:	0209      	lsls	r1, r1, #8
 8002684:	430a      	orrs	r2, r1
 8002686:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	2207      	movs	r2, #7
 8002690:	4013      	ands	r3, r2
 8002692:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2b06      	cmp	r3, #6
 8002698:	d007      	beq.n	80026aa <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2101      	movs	r1, #1
 80026a6:	430a      	orrs	r2, r1
 80026a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	0018      	movs	r0, r3
 80026ae:	46bd      	mov	sp, r7
 80026b0:	b004      	add	sp, #16
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	40012c00 	.word	0x40012c00
 80026b8:	40014000 	.word	0x40014000
 80026bc:	40014400 	.word	0x40014400
 80026c0:	40014800 	.word	0x40014800

080026c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e07c      	b.n	80027d2 <HAL_TIM_Encoder_Init+0x10e>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	223d      	movs	r2, #61	; 0x3d
 80026dc:	5c9b      	ldrb	r3, [r3, r2]
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d107      	bne.n	80026f4 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	223c      	movs	r2, #60	; 0x3c
 80026e8:	2100      	movs	r1, #0
 80026ea:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	0018      	movs	r0, r3
 80026f0:	f7fe fd72 	bl	80011d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	223d      	movs	r2, #61	; 0x3d
 80026f8:	2102      	movs	r1, #2
 80026fa:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4935      	ldr	r1, [pc, #212]	; (80027dc <HAL_TIM_Encoder_Init+0x118>)
 8002708:	400a      	ands	r2, r1
 800270a:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3304      	adds	r3, #4
 8002714:	0019      	movs	r1, r3
 8002716:	0010      	movs	r0, r2
 8002718:	f000 fb1c 	bl	8002d54 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6a1b      	ldr	r3, [r3, #32]
 8002732:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	697a      	ldr	r2, [r7, #20]
 800273a:	4313      	orrs	r3, r2
 800273c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	4a27      	ldr	r2, [pc, #156]	; (80027e0 <HAL_TIM_Encoder_Init+0x11c>)
 8002742:	4013      	ands	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	021b      	lsls	r3, r3, #8
 8002750:	4313      	orrs	r3, r2
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	4313      	orrs	r3, r2
 8002756:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	4a22      	ldr	r2, [pc, #136]	; (80027e4 <HAL_TIM_Encoder_Init+0x120>)
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	4a21      	ldr	r2, [pc, #132]	; (80027e8 <HAL_TIM_Encoder_Init+0x124>)
 8002764:	4013      	ands	r3, r2
 8002766:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	68da      	ldr	r2, [r3, #12]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	69db      	ldr	r3, [r3, #28]
 8002770:	021b      	lsls	r3, r3, #8
 8002772:	4313      	orrs	r3, r2
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	4313      	orrs	r3, r2
 8002778:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	011a      	lsls	r2, r3, #4
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	031b      	lsls	r3, r3, #12
 8002786:	4313      	orrs	r3, r2
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	4313      	orrs	r3, r2
 800278c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2222      	movs	r2, #34	; 0x22
 8002792:	4393      	bics	r3, r2
 8002794:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2288      	movs	r2, #136	; 0x88
 800279a:	4393      	bics	r3, r2
 800279c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685a      	ldr	r2, [r3, #4]
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	695b      	ldr	r3, [r3, #20]
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	4313      	orrs	r3, r2
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	223d      	movs	r2, #61	; 0x3d
 80027cc:	2101      	movs	r1, #1
 80027ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	0018      	movs	r0, r3
 80027d4:	46bd      	mov	sp, r7
 80027d6:	b006      	add	sp, #24
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	46c0      	nop			; (mov r8, r8)
 80027dc:	ffffbff8 	.word	0xffffbff8
 80027e0:	fffffcfc 	.word	0xfffffcfc
 80027e4:	fffff3f3 	.word	0xfffff3f3
 80027e8:	ffff0f0f 	.word	0xffff0f0f

080027ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	2202      	movs	r2, #2
 80027fc:	4013      	ands	r3, r2
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d124      	bne.n	800284c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	2202      	movs	r2, #2
 800280a:	4013      	ands	r3, r2
 800280c:	2b02      	cmp	r3, #2
 800280e:	d11d      	bne.n	800284c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2203      	movs	r2, #3
 8002816:	4252      	negs	r2, r2
 8002818:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2201      	movs	r2, #1
 800281e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	2203      	movs	r2, #3
 8002828:	4013      	ands	r3, r2
 800282a:	d004      	beq.n	8002836 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	0018      	movs	r0, r3
 8002830:	f000 fa78 	bl	8002d24 <HAL_TIM_IC_CaptureCallback>
 8002834:	e007      	b.n	8002846 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	0018      	movs	r0, r3
 800283a:	f000 fa6b 	bl	8002d14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	0018      	movs	r0, r3
 8002842:	f000 fa77 	bl	8002d34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	2204      	movs	r2, #4
 8002854:	4013      	ands	r3, r2
 8002856:	2b04      	cmp	r3, #4
 8002858:	d125      	bne.n	80028a6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	2204      	movs	r2, #4
 8002862:	4013      	ands	r3, r2
 8002864:	2b04      	cmp	r3, #4
 8002866:	d11e      	bne.n	80028a6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2205      	movs	r2, #5
 800286e:	4252      	negs	r2, r2
 8002870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2202      	movs	r2, #2
 8002876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	699a      	ldr	r2, [r3, #24]
 800287e:	23c0      	movs	r3, #192	; 0xc0
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4013      	ands	r3, r2
 8002884:	d004      	beq.n	8002890 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	0018      	movs	r0, r3
 800288a:	f000 fa4b 	bl	8002d24 <HAL_TIM_IC_CaptureCallback>
 800288e:	e007      	b.n	80028a0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	0018      	movs	r0, r3
 8002894:	f000 fa3e 	bl	8002d14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	0018      	movs	r0, r3
 800289c:	f000 fa4a 	bl	8002d34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	2208      	movs	r2, #8
 80028ae:	4013      	ands	r3, r2
 80028b0:	2b08      	cmp	r3, #8
 80028b2:	d124      	bne.n	80028fe <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	2208      	movs	r2, #8
 80028bc:	4013      	ands	r3, r2
 80028be:	2b08      	cmp	r3, #8
 80028c0:	d11d      	bne.n	80028fe <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2209      	movs	r2, #9
 80028c8:	4252      	negs	r2, r2
 80028ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2204      	movs	r2, #4
 80028d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	2203      	movs	r2, #3
 80028da:	4013      	ands	r3, r2
 80028dc:	d004      	beq.n	80028e8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	0018      	movs	r0, r3
 80028e2:	f000 fa1f 	bl	8002d24 <HAL_TIM_IC_CaptureCallback>
 80028e6:	e007      	b.n	80028f8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	0018      	movs	r0, r3
 80028ec:	f000 fa12 	bl	8002d14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	0018      	movs	r0, r3
 80028f4:	f000 fa1e 	bl	8002d34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	2210      	movs	r2, #16
 8002906:	4013      	ands	r3, r2
 8002908:	2b10      	cmp	r3, #16
 800290a:	d125      	bne.n	8002958 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	2210      	movs	r2, #16
 8002914:	4013      	ands	r3, r2
 8002916:	2b10      	cmp	r3, #16
 8002918:	d11e      	bne.n	8002958 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2211      	movs	r2, #17
 8002920:	4252      	negs	r2, r2
 8002922:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2208      	movs	r2, #8
 8002928:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	69da      	ldr	r2, [r3, #28]
 8002930:	23c0      	movs	r3, #192	; 0xc0
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	4013      	ands	r3, r2
 8002936:	d004      	beq.n	8002942 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	0018      	movs	r0, r3
 800293c:	f000 f9f2 	bl	8002d24 <HAL_TIM_IC_CaptureCallback>
 8002940:	e007      	b.n	8002952 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	0018      	movs	r0, r3
 8002946:	f000 f9e5 	bl	8002d14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	0018      	movs	r0, r3
 800294e:	f000 f9f1 	bl	8002d34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	2201      	movs	r2, #1
 8002960:	4013      	ands	r3, r2
 8002962:	2b01      	cmp	r3, #1
 8002964:	d10f      	bne.n	8002986 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	2201      	movs	r2, #1
 800296e:	4013      	ands	r3, r2
 8002970:	2b01      	cmp	r3, #1
 8002972:	d108      	bne.n	8002986 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2202      	movs	r2, #2
 800297a:	4252      	negs	r2, r2
 800297c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	0018      	movs	r0, r3
 8002982:	f000 f9bf 	bl	8002d04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	2280      	movs	r2, #128	; 0x80
 800298e:	4013      	ands	r3, r2
 8002990:	2b80      	cmp	r3, #128	; 0x80
 8002992:	d10f      	bne.n	80029b4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	2280      	movs	r2, #128	; 0x80
 800299c:	4013      	ands	r3, r2
 800299e:	2b80      	cmp	r3, #128	; 0x80
 80029a0:	d108      	bne.n	80029b4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2281      	movs	r2, #129	; 0x81
 80029a8:	4252      	negs	r2, r2
 80029aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	0018      	movs	r0, r3
 80029b0:	f000 fdce 	bl	8003550 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	2240      	movs	r2, #64	; 0x40
 80029bc:	4013      	ands	r3, r2
 80029be:	2b40      	cmp	r3, #64	; 0x40
 80029c0:	d10f      	bne.n	80029e2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	2240      	movs	r2, #64	; 0x40
 80029ca:	4013      	ands	r3, r2
 80029cc:	2b40      	cmp	r3, #64	; 0x40
 80029ce:	d108      	bne.n	80029e2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2241      	movs	r2, #65	; 0x41
 80029d6:	4252      	negs	r2, r2
 80029d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	0018      	movs	r0, r3
 80029de:	f000 f9b1 	bl	8002d44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	691b      	ldr	r3, [r3, #16]
 80029e8:	2220      	movs	r2, #32
 80029ea:	4013      	ands	r3, r2
 80029ec:	2b20      	cmp	r3, #32
 80029ee:	d10f      	bne.n	8002a10 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	2220      	movs	r2, #32
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b20      	cmp	r3, #32
 80029fc:	d108      	bne.n	8002a10 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2221      	movs	r2, #33	; 0x21
 8002a04:	4252      	negs	r2, r2
 8002a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f000 fd98 	bl	8003540 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a10:	46c0      	nop			; (mov r8, r8)
 8002a12:	46bd      	mov	sp, r7
 8002a14:	b002      	add	sp, #8
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	223c      	movs	r2, #60	; 0x3c
 8002a28:	5c9b      	ldrb	r3, [r3, r2]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d101      	bne.n	8002a32 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	e0a4      	b.n	8002b7c <HAL_TIM_PWM_ConfigChannel+0x164>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	223c      	movs	r2, #60	; 0x3c
 8002a36:	2101      	movs	r1, #1
 8002a38:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	223d      	movs	r2, #61	; 0x3d
 8002a3e:	2102      	movs	r1, #2
 8002a40:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d029      	beq.n	8002a9c <HAL_TIM_PWM_ConfigChannel+0x84>
 8002a48:	d802      	bhi.n	8002a50 <HAL_TIM_PWM_ConfigChannel+0x38>
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d005      	beq.n	8002a5a <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8002a4e:	e08c      	b.n	8002b6a <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d046      	beq.n	8002ae2 <HAL_TIM_PWM_ConfigChannel+0xca>
 8002a54:	2b0c      	cmp	r3, #12
 8002a56:	d065      	beq.n	8002b24 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8002a58:	e087      	b.n	8002b6a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	0011      	movs	r1, r2
 8002a62:	0018      	movs	r0, r3
 8002a64:	f000 f9f6 	bl	8002e54 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699a      	ldr	r2, [r3, #24]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2108      	movs	r1, #8
 8002a74:	430a      	orrs	r2, r1
 8002a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699a      	ldr	r2, [r3, #24]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2104      	movs	r1, #4
 8002a84:	438a      	bics	r2, r1
 8002a86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	6999      	ldr	r1, [r3, #24]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	691a      	ldr	r2, [r3, #16]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	430a      	orrs	r2, r1
 8002a98:	619a      	str	r2, [r3, #24]
      break;
 8002a9a:	e066      	b.n	8002b6a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	0011      	movs	r1, r2
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f000 fa5d 	bl	8002f64 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	699a      	ldr	r2, [r3, #24]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2180      	movs	r1, #128	; 0x80
 8002ab6:	0109      	lsls	r1, r1, #4
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	699a      	ldr	r2, [r3, #24]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	492f      	ldr	r1, [pc, #188]	; (8002b84 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002ac8:	400a      	ands	r2, r1
 8002aca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6999      	ldr	r1, [r3, #24]
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	021a      	lsls	r2, r3, #8
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	619a      	str	r2, [r3, #24]
      break;
 8002ae0:	e043      	b.n	8002b6a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	0011      	movs	r1, r2
 8002aea:	0018      	movs	r0, r3
 8002aec:	f000 fabe 	bl	800306c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	69da      	ldr	r2, [r3, #28]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2108      	movs	r1, #8
 8002afc:	430a      	orrs	r2, r1
 8002afe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	69da      	ldr	r2, [r3, #28]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2104      	movs	r1, #4
 8002b0c:	438a      	bics	r2, r1
 8002b0e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	69d9      	ldr	r1, [r3, #28]
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	691a      	ldr	r2, [r3, #16]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	61da      	str	r2, [r3, #28]
      break;
 8002b22:	e022      	b.n	8002b6a <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68ba      	ldr	r2, [r7, #8]
 8002b2a:	0011      	movs	r1, r2
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f000 fb23 	bl	8003178 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	69da      	ldr	r2, [r3, #28]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2180      	movs	r1, #128	; 0x80
 8002b3e:	0109      	lsls	r1, r1, #4
 8002b40:	430a      	orrs	r2, r1
 8002b42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	69da      	ldr	r2, [r3, #28]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	490d      	ldr	r1, [pc, #52]	; (8002b84 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002b50:	400a      	ands	r2, r1
 8002b52:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	69d9      	ldr	r1, [r3, #28]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	021a      	lsls	r2, r3, #8
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	430a      	orrs	r2, r1
 8002b66:	61da      	str	r2, [r3, #28]
      break;
 8002b68:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	223d      	movs	r2, #61	; 0x3d
 8002b6e:	2101      	movs	r1, #1
 8002b70:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	223c      	movs	r2, #60	; 0x3c
 8002b76:	2100      	movs	r1, #0
 8002b78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	0018      	movs	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	b004      	add	sp, #16
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	fffffbff 	.word	0xfffffbff

08002b88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	223c      	movs	r2, #60	; 0x3c
 8002b96:	5c9b      	ldrb	r3, [r3, r2]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d101      	bne.n	8002ba0 <HAL_TIM_ConfigClockSource+0x18>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	e0ab      	b.n	8002cf8 <HAL_TIM_ConfigClockSource+0x170>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	223c      	movs	r2, #60	; 0x3c
 8002ba4:	2101      	movs	r1, #1
 8002ba6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	223d      	movs	r2, #61	; 0x3d
 8002bac:	2102      	movs	r1, #2
 8002bae:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2277      	movs	r2, #119	; 0x77
 8002bbc:	4393      	bics	r3, r2
 8002bbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	4a4f      	ldr	r2, [pc, #316]	; (8002d00 <HAL_TIM_ConfigClockSource+0x178>)
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68fa      	ldr	r2, [r7, #12]
 8002bce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2b40      	cmp	r3, #64	; 0x40
 8002bd6:	d100      	bne.n	8002bda <HAL_TIM_ConfigClockSource+0x52>
 8002bd8:	e06b      	b.n	8002cb2 <HAL_TIM_ConfigClockSource+0x12a>
 8002bda:	d80e      	bhi.n	8002bfa <HAL_TIM_ConfigClockSource+0x72>
 8002bdc:	2b10      	cmp	r3, #16
 8002bde:	d100      	bne.n	8002be2 <HAL_TIM_ConfigClockSource+0x5a>
 8002be0:	e077      	b.n	8002cd2 <HAL_TIM_ConfigClockSource+0x14a>
 8002be2:	d803      	bhi.n	8002bec <HAL_TIM_ConfigClockSource+0x64>
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d100      	bne.n	8002bea <HAL_TIM_ConfigClockSource+0x62>
 8002be8:	e073      	b.n	8002cd2 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002bea:	e07c      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002bec:	2b20      	cmp	r3, #32
 8002bee:	d100      	bne.n	8002bf2 <HAL_TIM_ConfigClockSource+0x6a>
 8002bf0:	e06f      	b.n	8002cd2 <HAL_TIM_ConfigClockSource+0x14a>
 8002bf2:	2b30      	cmp	r3, #48	; 0x30
 8002bf4:	d100      	bne.n	8002bf8 <HAL_TIM_ConfigClockSource+0x70>
 8002bf6:	e06c      	b.n	8002cd2 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8002bf8:	e075      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002bfa:	2b70      	cmp	r3, #112	; 0x70
 8002bfc:	d00e      	beq.n	8002c1c <HAL_TIM_ConfigClockSource+0x94>
 8002bfe:	d804      	bhi.n	8002c0a <HAL_TIM_ConfigClockSource+0x82>
 8002c00:	2b50      	cmp	r3, #80	; 0x50
 8002c02:	d036      	beq.n	8002c72 <HAL_TIM_ConfigClockSource+0xea>
 8002c04:	2b60      	cmp	r3, #96	; 0x60
 8002c06:	d044      	beq.n	8002c92 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8002c08:	e06d      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002c0a:	2280      	movs	r2, #128	; 0x80
 8002c0c:	0152      	lsls	r2, r2, #5
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d068      	beq.n	8002ce4 <HAL_TIM_ConfigClockSource+0x15c>
 8002c12:	2280      	movs	r2, #128	; 0x80
 8002c14:	0192      	lsls	r2, r2, #6
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d017      	beq.n	8002c4a <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8002c1a:	e064      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6818      	ldr	r0, [r3, #0]
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	6899      	ldr	r1, [r3, #8]
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	f000 fb88 	bl	8003340 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2277      	movs	r2, #119	; 0x77
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	609a      	str	r2, [r3, #8]
      break;
 8002c48:	e04d      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	6899      	ldr	r1, [r3, #8]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	f000 fb71 	bl	8003340 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2180      	movs	r1, #128	; 0x80
 8002c6a:	01c9      	lsls	r1, r1, #7
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	609a      	str	r2, [r3, #8]
      break;
 8002c70:	e039      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6818      	ldr	r0, [r3, #0]
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	6859      	ldr	r1, [r3, #4]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	001a      	movs	r2, r3
 8002c80:	f000 fae4 	bl	800324c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2150      	movs	r1, #80	; 0x50
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	f000 fb3e 	bl	800330c <TIM_ITRx_SetConfig>
      break;
 8002c90:	e029      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6818      	ldr	r0, [r3, #0]
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	6859      	ldr	r1, [r3, #4]
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	001a      	movs	r2, r3
 8002ca0:	f000 fb02 	bl	80032a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2160      	movs	r1, #96	; 0x60
 8002caa:	0018      	movs	r0, r3
 8002cac:	f000 fb2e 	bl	800330c <TIM_ITRx_SetConfig>
      break;
 8002cb0:	e019      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6818      	ldr	r0, [r3, #0]
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	6859      	ldr	r1, [r3, #4]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	001a      	movs	r2, r3
 8002cc0:	f000 fac4 	bl	800324c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2140      	movs	r1, #64	; 0x40
 8002cca:	0018      	movs	r0, r3
 8002ccc:	f000 fb1e 	bl	800330c <TIM_ITRx_SetConfig>
      break;
 8002cd0:	e009      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	0019      	movs	r1, r3
 8002cdc:	0010      	movs	r0, r2
 8002cde:	f000 fb15 	bl	800330c <TIM_ITRx_SetConfig>
      break;
 8002ce2:	e000      	b.n	8002ce6 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8002ce4:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	223d      	movs	r2, #61	; 0x3d
 8002cea:	2101      	movs	r1, #1
 8002cec:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	223c      	movs	r2, #60	; 0x3c
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	b004      	add	sp, #16
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	ffff00ff 	.word	0xffff00ff

08002d04 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002d0c:	46c0      	nop			; (mov r8, r8)
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	b002      	add	sp, #8
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d1c:	46c0      	nop			; (mov r8, r8)
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	b002      	add	sp, #8
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d2c:	46c0      	nop			; (mov r8, r8)
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	b002      	add	sp, #8
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d3c:	46c0      	nop			; (mov r8, r8)
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b002      	add	sp, #8
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d4c:	46c0      	nop			; (mov r8, r8)
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	b002      	add	sp, #8
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a34      	ldr	r2, [pc, #208]	; (8002e38 <TIM_Base_SetConfig+0xe4>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d008      	beq.n	8002d7e <TIM_Base_SetConfig+0x2a>
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	2380      	movs	r3, #128	; 0x80
 8002d70:	05db      	lsls	r3, r3, #23
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d003      	beq.n	8002d7e <TIM_Base_SetConfig+0x2a>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a30      	ldr	r2, [pc, #192]	; (8002e3c <TIM_Base_SetConfig+0xe8>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d108      	bne.n	8002d90 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2270      	movs	r2, #112	; 0x70
 8002d82:	4393      	bics	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a29      	ldr	r2, [pc, #164]	; (8002e38 <TIM_Base_SetConfig+0xe4>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d018      	beq.n	8002dca <TIM_Base_SetConfig+0x76>
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	2380      	movs	r3, #128	; 0x80
 8002d9c:	05db      	lsls	r3, r3, #23
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d013      	beq.n	8002dca <TIM_Base_SetConfig+0x76>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a25      	ldr	r2, [pc, #148]	; (8002e3c <TIM_Base_SetConfig+0xe8>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d00f      	beq.n	8002dca <TIM_Base_SetConfig+0x76>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a24      	ldr	r2, [pc, #144]	; (8002e40 <TIM_Base_SetConfig+0xec>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d00b      	beq.n	8002dca <TIM_Base_SetConfig+0x76>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a23      	ldr	r2, [pc, #140]	; (8002e44 <TIM_Base_SetConfig+0xf0>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d007      	beq.n	8002dca <TIM_Base_SetConfig+0x76>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a22      	ldr	r2, [pc, #136]	; (8002e48 <TIM_Base_SetConfig+0xf4>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d003      	beq.n	8002dca <TIM_Base_SetConfig+0x76>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a21      	ldr	r2, [pc, #132]	; (8002e4c <TIM_Base_SetConfig+0xf8>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d108      	bne.n	8002ddc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4a20      	ldr	r2, [pc, #128]	; (8002e50 <TIM_Base_SetConfig+0xfc>)
 8002dce:	4013      	ands	r3, r2
 8002dd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2280      	movs	r2, #128	; 0x80
 8002de0:	4393      	bics	r3, r2
 8002de2:	001a      	movs	r2, r3
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	695b      	ldr	r3, [r3, #20]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	689a      	ldr	r2, [r3, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a0c      	ldr	r2, [pc, #48]	; (8002e38 <TIM_Base_SetConfig+0xe4>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d00b      	beq.n	8002e22 <TIM_Base_SetConfig+0xce>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a0d      	ldr	r2, [pc, #52]	; (8002e44 <TIM_Base_SetConfig+0xf0>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d007      	beq.n	8002e22 <TIM_Base_SetConfig+0xce>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a0c      	ldr	r2, [pc, #48]	; (8002e48 <TIM_Base_SetConfig+0xf4>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d003      	beq.n	8002e22 <TIM_Base_SetConfig+0xce>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a0b      	ldr	r2, [pc, #44]	; (8002e4c <TIM_Base_SetConfig+0xf8>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d103      	bne.n	8002e2a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	691a      	ldr	r2, [r3, #16]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	615a      	str	r2, [r3, #20]
}
 8002e30:	46c0      	nop			; (mov r8, r8)
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b004      	add	sp, #16
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40012c00 	.word	0x40012c00
 8002e3c:	40000400 	.word	0x40000400
 8002e40:	40002000 	.word	0x40002000
 8002e44:	40014000 	.word	0x40014000
 8002e48:	40014400 	.word	0x40014400
 8002e4c:	40014800 	.word	0x40014800
 8002e50:	fffffcff 	.word	0xfffffcff

08002e54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	2201      	movs	r2, #1
 8002e64:	4393      	bics	r3, r2
 8002e66:	001a      	movs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a1b      	ldr	r3, [r3, #32]
 8002e70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2270      	movs	r2, #112	; 0x70
 8002e82:	4393      	bics	r3, r2
 8002e84:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2203      	movs	r2, #3
 8002e8a:	4393      	bics	r3, r2
 8002e8c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	4393      	bics	r3, r2
 8002e9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a27      	ldr	r2, [pc, #156]	; (8002f4c <TIM_OC1_SetConfig+0xf8>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d00b      	beq.n	8002eca <TIM_OC1_SetConfig+0x76>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a26      	ldr	r2, [pc, #152]	; (8002f50 <TIM_OC1_SetConfig+0xfc>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d007      	beq.n	8002eca <TIM_OC1_SetConfig+0x76>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a25      	ldr	r2, [pc, #148]	; (8002f54 <TIM_OC1_SetConfig+0x100>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d003      	beq.n	8002eca <TIM_OC1_SetConfig+0x76>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a24      	ldr	r2, [pc, #144]	; (8002f58 <TIM_OC1_SetConfig+0x104>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d10c      	bne.n	8002ee4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	2208      	movs	r2, #8
 8002ece:	4393      	bics	r3, r2
 8002ed0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	2204      	movs	r2, #4
 8002ee0:	4393      	bics	r3, r2
 8002ee2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a19      	ldr	r2, [pc, #100]	; (8002f4c <TIM_OC1_SetConfig+0xf8>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d00b      	beq.n	8002f04 <TIM_OC1_SetConfig+0xb0>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a18      	ldr	r2, [pc, #96]	; (8002f50 <TIM_OC1_SetConfig+0xfc>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d007      	beq.n	8002f04 <TIM_OC1_SetConfig+0xb0>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4a17      	ldr	r2, [pc, #92]	; (8002f54 <TIM_OC1_SetConfig+0x100>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d003      	beq.n	8002f04 <TIM_OC1_SetConfig+0xb0>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a16      	ldr	r2, [pc, #88]	; (8002f58 <TIM_OC1_SetConfig+0x104>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d111      	bne.n	8002f28 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	4a15      	ldr	r2, [pc, #84]	; (8002f5c <TIM_OC1_SetConfig+0x108>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	4a14      	ldr	r2, [pc, #80]	; (8002f60 <TIM_OC1_SetConfig+0x10c>)
 8002f10:	4013      	ands	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	621a      	str	r2, [r3, #32]
}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b006      	add	sp, #24
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	40012c00 	.word	0x40012c00
 8002f50:	40014000 	.word	0x40014000
 8002f54:	40014400 	.word	0x40014400
 8002f58:	40014800 	.word	0x40014800
 8002f5c:	fffffeff 	.word	0xfffffeff
 8002f60:	fffffdff 	.word	0xfffffdff

08002f64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a1b      	ldr	r3, [r3, #32]
 8002f72:	2210      	movs	r2, #16
 8002f74:	4393      	bics	r3, r2
 8002f76:	001a      	movs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	4a2e      	ldr	r2, [pc, #184]	; (800304c <TIM_OC2_SetConfig+0xe8>)
 8002f92:	4013      	ands	r3, r2
 8002f94:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	4a2d      	ldr	r2, [pc, #180]	; (8003050 <TIM_OC2_SetConfig+0xec>)
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	021b      	lsls	r3, r3, #8
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	2220      	movs	r2, #32
 8002fae:	4393      	bics	r3, r2
 8002fb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	011b      	lsls	r3, r3, #4
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a24      	ldr	r2, [pc, #144]	; (8003054 <TIM_OC2_SetConfig+0xf0>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d10d      	bne.n	8002fe2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	2280      	movs	r2, #128	; 0x80
 8002fca:	4393      	bics	r3, r2
 8002fcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2240      	movs	r2, #64	; 0x40
 8002fde:	4393      	bics	r3, r2
 8002fe0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a1b      	ldr	r2, [pc, #108]	; (8003054 <TIM_OC2_SetConfig+0xf0>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d00b      	beq.n	8003002 <TIM_OC2_SetConfig+0x9e>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a1a      	ldr	r2, [pc, #104]	; (8003058 <TIM_OC2_SetConfig+0xf4>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d007      	beq.n	8003002 <TIM_OC2_SetConfig+0x9e>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a19      	ldr	r2, [pc, #100]	; (800305c <TIM_OC2_SetConfig+0xf8>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d003      	beq.n	8003002 <TIM_OC2_SetConfig+0x9e>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a18      	ldr	r2, [pc, #96]	; (8003060 <TIM_OC2_SetConfig+0xfc>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d113      	bne.n	800302a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	4a17      	ldr	r2, [pc, #92]	; (8003064 <TIM_OC2_SetConfig+0x100>)
 8003006:	4013      	ands	r3, r2
 8003008:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	4a16      	ldr	r2, [pc, #88]	; (8003068 <TIM_OC2_SetConfig+0x104>)
 800300e:	4013      	ands	r3, r2
 8003010:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	693a      	ldr	r2, [r7, #16]
 800301a:	4313      	orrs	r3, r2
 800301c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	4313      	orrs	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	693a      	ldr	r2, [r7, #16]
 800302e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	621a      	str	r2, [r3, #32]
}
 8003044:	46c0      	nop			; (mov r8, r8)
 8003046:	46bd      	mov	sp, r7
 8003048:	b006      	add	sp, #24
 800304a:	bd80      	pop	{r7, pc}
 800304c:	ffff8fff 	.word	0xffff8fff
 8003050:	fffffcff 	.word	0xfffffcff
 8003054:	40012c00 	.word	0x40012c00
 8003058:	40014000 	.word	0x40014000
 800305c:	40014400 	.word	0x40014400
 8003060:	40014800 	.word	0x40014800
 8003064:	fffffbff 	.word	0xfffffbff
 8003068:	fffff7ff 	.word	0xfffff7ff

0800306c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a1b      	ldr	r3, [r3, #32]
 800307a:	4a35      	ldr	r2, [pc, #212]	; (8003150 <TIM_OC3_SetConfig+0xe4>)
 800307c:	401a      	ands	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2270      	movs	r2, #112	; 0x70
 8003098:	4393      	bics	r3, r2
 800309a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2203      	movs	r2, #3
 80030a0:	4393      	bics	r3, r2
 80030a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	4a28      	ldr	r2, [pc, #160]	; (8003154 <TIM_OC3_SetConfig+0xe8>)
 80030b2:	4013      	ands	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	021b      	lsls	r3, r3, #8
 80030bc:	697a      	ldr	r2, [r7, #20]
 80030be:	4313      	orrs	r3, r2
 80030c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a24      	ldr	r2, [pc, #144]	; (8003158 <TIM_OC3_SetConfig+0xec>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d10d      	bne.n	80030e6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	4a23      	ldr	r2, [pc, #140]	; (800315c <TIM_OC3_SetConfig+0xf0>)
 80030ce:	4013      	ands	r3, r2
 80030d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	4313      	orrs	r3, r2
 80030dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	4a1f      	ldr	r2, [pc, #124]	; (8003160 <TIM_OC3_SetConfig+0xf4>)
 80030e2:	4013      	ands	r3, r2
 80030e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a1b      	ldr	r2, [pc, #108]	; (8003158 <TIM_OC3_SetConfig+0xec>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d00b      	beq.n	8003106 <TIM_OC3_SetConfig+0x9a>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a1c      	ldr	r2, [pc, #112]	; (8003164 <TIM_OC3_SetConfig+0xf8>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d007      	beq.n	8003106 <TIM_OC3_SetConfig+0x9a>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a1b      	ldr	r2, [pc, #108]	; (8003168 <TIM_OC3_SetConfig+0xfc>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d003      	beq.n	8003106 <TIM_OC3_SetConfig+0x9a>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a1a      	ldr	r2, [pc, #104]	; (800316c <TIM_OC3_SetConfig+0x100>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d113      	bne.n	800312e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	4a19      	ldr	r2, [pc, #100]	; (8003170 <TIM_OC3_SetConfig+0x104>)
 800310a:	4013      	ands	r3, r2
 800310c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	4a18      	ldr	r2, [pc, #96]	; (8003174 <TIM_OC3_SetConfig+0x108>)
 8003112:	4013      	ands	r3, r2
 8003114:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	4313      	orrs	r3, r2
 8003120:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	4313      	orrs	r3, r2
 800312c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	697a      	ldr	r2, [r7, #20]
 8003146:	621a      	str	r2, [r3, #32]
}
 8003148:	46c0      	nop			; (mov r8, r8)
 800314a:	46bd      	mov	sp, r7
 800314c:	b006      	add	sp, #24
 800314e:	bd80      	pop	{r7, pc}
 8003150:	fffffeff 	.word	0xfffffeff
 8003154:	fffffdff 	.word	0xfffffdff
 8003158:	40012c00 	.word	0x40012c00
 800315c:	fffff7ff 	.word	0xfffff7ff
 8003160:	fffffbff 	.word	0xfffffbff
 8003164:	40014000 	.word	0x40014000
 8003168:	40014400 	.word	0x40014400
 800316c:	40014800 	.word	0x40014800
 8003170:	ffffefff 	.word	0xffffefff
 8003174:	ffffdfff 	.word	0xffffdfff

08003178 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	4a28      	ldr	r2, [pc, #160]	; (8003228 <TIM_OC4_SetConfig+0xb0>)
 8003188:	401a      	ands	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a1b      	ldr	r3, [r3, #32]
 8003192:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	4a22      	ldr	r2, [pc, #136]	; (800322c <TIM_OC4_SetConfig+0xb4>)
 80031a4:	4013      	ands	r3, r2
 80031a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	4a21      	ldr	r2, [pc, #132]	; (8003230 <TIM_OC4_SetConfig+0xb8>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	021b      	lsls	r3, r3, #8
 80031b6:	68fa      	ldr	r2, [r7, #12]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	4a1d      	ldr	r2, [pc, #116]	; (8003234 <TIM_OC4_SetConfig+0xbc>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	031b      	lsls	r3, r3, #12
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a19      	ldr	r2, [pc, #100]	; (8003238 <TIM_OC4_SetConfig+0xc0>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d00b      	beq.n	80031f0 <TIM_OC4_SetConfig+0x78>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a18      	ldr	r2, [pc, #96]	; (800323c <TIM_OC4_SetConfig+0xc4>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d007      	beq.n	80031f0 <TIM_OC4_SetConfig+0x78>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a17      	ldr	r2, [pc, #92]	; (8003240 <TIM_OC4_SetConfig+0xc8>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d003      	beq.n	80031f0 <TIM_OC4_SetConfig+0x78>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a16      	ldr	r2, [pc, #88]	; (8003244 <TIM_OC4_SetConfig+0xcc>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d109      	bne.n	8003204 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	4a15      	ldr	r2, [pc, #84]	; (8003248 <TIM_OC4_SetConfig+0xd0>)
 80031f4:	4013      	ands	r3, r2
 80031f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	019b      	lsls	r3, r3, #6
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	4313      	orrs	r3, r2
 8003202:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	621a      	str	r2, [r3, #32]
}
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	46bd      	mov	sp, r7
 8003222:	b006      	add	sp, #24
 8003224:	bd80      	pop	{r7, pc}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	ffffefff 	.word	0xffffefff
 800322c:	ffff8fff 	.word	0xffff8fff
 8003230:	fffffcff 	.word	0xfffffcff
 8003234:	ffffdfff 	.word	0xffffdfff
 8003238:	40012c00 	.word	0x40012c00
 800323c:	40014000 	.word	0x40014000
 8003240:	40014400 	.word	0x40014400
 8003244:	40014800 	.word	0x40014800
 8003248:	ffffbfff 	.word	0xffffbfff

0800324c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	2201      	movs	r2, #1
 8003264:	4393      	bics	r3, r2
 8003266:	001a      	movs	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	22f0      	movs	r2, #240	; 0xf0
 8003276:	4393      	bics	r3, r2
 8003278:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	220a      	movs	r2, #10
 8003288:	4393      	bics	r3, r2
 800328a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800328c:	697a      	ldr	r2, [r7, #20]
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	4313      	orrs	r3, r2
 8003292:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	697a      	ldr	r2, [r7, #20]
 800329e:	621a      	str	r2, [r3, #32]
}
 80032a0:	46c0      	nop			; (mov r8, r8)
 80032a2:	46bd      	mov	sp, r7
 80032a4:	b006      	add	sp, #24
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	2210      	movs	r2, #16
 80032ba:	4393      	bics	r3, r2
 80032bc:	001a      	movs	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	699b      	ldr	r3, [r3, #24]
 80032c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	4a0d      	ldr	r2, [pc, #52]	; (8003308 <TIM_TI2_ConfigInputStage+0x60>)
 80032d2:	4013      	ands	r3, r2
 80032d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	031b      	lsls	r3, r3, #12
 80032da:	697a      	ldr	r2, [r7, #20]
 80032dc:	4313      	orrs	r3, r2
 80032de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	22a0      	movs	r2, #160	; 0xa0
 80032e4:	4393      	bics	r3, r2
 80032e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	011b      	lsls	r3, r3, #4
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	621a      	str	r2, [r3, #32]
}
 80032fe:	46c0      	nop			; (mov r8, r8)
 8003300:	46bd      	mov	sp, r7
 8003302:	b006      	add	sp, #24
 8003304:	bd80      	pop	{r7, pc}
 8003306:	46c0      	nop			; (mov r8, r8)
 8003308:	ffff0fff 	.word	0xffff0fff

0800330c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2270      	movs	r2, #112	; 0x70
 8003320:	4393      	bics	r3, r2
 8003322:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	4313      	orrs	r3, r2
 800332a:	2207      	movs	r2, #7
 800332c:	4313      	orrs	r3, r2
 800332e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	609a      	str	r2, [r3, #8]
}
 8003336:	46c0      	nop			; (mov r8, r8)
 8003338:	46bd      	mov	sp, r7
 800333a:	b004      	add	sp, #16
 800333c:	bd80      	pop	{r7, pc}
	...

08003340 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
 800334c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	4a09      	ldr	r2, [pc, #36]	; (800337c <TIM_ETR_SetConfig+0x3c>)
 8003358:	4013      	ands	r3, r2
 800335a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	021a      	lsls	r2, r3, #8
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	431a      	orrs	r2, r3
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	4313      	orrs	r3, r2
 8003368:	697a      	ldr	r2, [r7, #20]
 800336a:	4313      	orrs	r3, r2
 800336c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	697a      	ldr	r2, [r7, #20]
 8003372:	609a      	str	r2, [r3, #8]
}
 8003374:	46c0      	nop			; (mov r8, r8)
 8003376:	46bd      	mov	sp, r7
 8003378:	b006      	add	sp, #24
 800337a:	bd80      	pop	{r7, pc}
 800337c:	ffff00ff 	.word	0xffff00ff

08003380 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	221f      	movs	r2, #31
 8003390:	4013      	ands	r3, r2
 8003392:	2201      	movs	r2, #1
 8003394:	409a      	lsls	r2, r3
 8003396:	0013      	movs	r3, r2
 8003398:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	43d2      	mvns	r2, r2
 80033a2:	401a      	ands	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6a1a      	ldr	r2, [r3, #32]
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	211f      	movs	r1, #31
 80033b0:	400b      	ands	r3, r1
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	4099      	lsls	r1, r3
 80033b6:	000b      	movs	r3, r1
 80033b8:	431a      	orrs	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	621a      	str	r2, [r3, #32]
}
 80033be:	46c0      	nop			; (mov r8, r8)
 80033c0:	46bd      	mov	sp, r7
 80033c2:	b006      	add	sp, #24
 80033c4:	bd80      	pop	{r7, pc}
	...

080033c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	223c      	movs	r2, #60	; 0x3c
 80033d6:	5c9b      	ldrb	r3, [r3, r2]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d101      	bne.n	80033e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033dc:	2302      	movs	r3, #2
 80033de:	e047      	b.n	8003470 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	223c      	movs	r2, #60	; 0x3c
 80033e4:	2101      	movs	r1, #1
 80033e6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	223d      	movs	r2, #61	; 0x3d
 80033ec:	2102      	movs	r1, #2
 80033ee:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2270      	movs	r2, #112	; 0x70
 8003404:	4393      	bics	r3, r2
 8003406:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a16      	ldr	r2, [pc, #88]	; (8003478 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d00f      	beq.n	8003444 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	2380      	movs	r3, #128	; 0x80
 800342a:	05db      	lsls	r3, r3, #23
 800342c:	429a      	cmp	r2, r3
 800342e:	d009      	beq.n	8003444 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a11      	ldr	r2, [pc, #68]	; (800347c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d004      	beq.n	8003444 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a10      	ldr	r2, [pc, #64]	; (8003480 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d10c      	bne.n	800345e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	2280      	movs	r2, #128	; 0x80
 8003448:	4393      	bics	r3, r2
 800344a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	4313      	orrs	r3, r2
 8003454:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68ba      	ldr	r2, [r7, #8]
 800345c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	223d      	movs	r2, #61	; 0x3d
 8003462:	2101      	movs	r1, #1
 8003464:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	223c      	movs	r2, #60	; 0x3c
 800346a:	2100      	movs	r1, #0
 800346c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800346e:	2300      	movs	r3, #0
}
 8003470:	0018      	movs	r0, r3
 8003472:	46bd      	mov	sp, r7
 8003474:	b004      	add	sp, #16
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40012c00 	.word	0x40012c00
 800347c:	40000400 	.word	0x40000400
 8003480:	40014000 	.word	0x40014000

08003484 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800348e:	2300      	movs	r3, #0
 8003490:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	223c      	movs	r2, #60	; 0x3c
 8003496:	5c9b      	ldrb	r3, [r3, r2]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800349c:	2302      	movs	r3, #2
 800349e:	e03e      	b.n	800351e <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	223c      	movs	r2, #60	; 0x3c
 80034a4:	2101      	movs	r1, #1
 80034a6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	22ff      	movs	r2, #255	; 0xff
 80034ac:	4393      	bics	r3, r2
 80034ae:	001a      	movs	r2, r3
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	4a1b      	ldr	r2, [pc, #108]	; (8003528 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80034bc:	401a      	ands	r2, r3
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	4a18      	ldr	r2, [pc, #96]	; (800352c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80034ca:	401a      	ands	r2, r3
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	4a16      	ldr	r2, [pc, #88]	; (8003530 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80034d8:	401a      	ands	r2, r3
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4313      	orrs	r3, r2
 80034e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4a13      	ldr	r2, [pc, #76]	; (8003534 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80034e6:	401a      	ands	r2, r3
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	4a11      	ldr	r2, [pc, #68]	; (8003538 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80034f4:	401a      	ands	r2, r3
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	4a0e      	ldr	r2, [pc, #56]	; (800353c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8003502:	401a      	ands	r2, r3
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	4313      	orrs	r3, r2
 800350a:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	223c      	movs	r2, #60	; 0x3c
 8003518:	2100      	movs	r1, #0
 800351a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	0018      	movs	r0, r3
 8003520:	46bd      	mov	sp, r7
 8003522:	b004      	add	sp, #16
 8003524:	bd80      	pop	{r7, pc}
 8003526:	46c0      	nop			; (mov r8, r8)
 8003528:	fffffcff 	.word	0xfffffcff
 800352c:	fffffbff 	.word	0xfffffbff
 8003530:	fffff7ff 	.word	0xfffff7ff
 8003534:	ffffefff 	.word	0xffffefff
 8003538:	ffffdfff 	.word	0xffffdfff
 800353c:	ffffbfff 	.word	0xffffbfff

08003540 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003548:	46c0      	nop			; (mov r8, r8)
 800354a:	46bd      	mov	sp, r7
 800354c:	b002      	add	sp, #8
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003558:	46c0      	nop			; (mov r8, r8)
 800355a:	46bd      	mov	sp, r7
 800355c:	b002      	add	sp, #8
 800355e:	bd80      	pop	{r7, pc}

08003560 <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8003560:	b5b0      	push	{r4, r5, r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af02      	add	r7, sp, #8
 8003566:	0005      	movs	r5, r0
 8003568:	000c      	movs	r4, r1
 800356a:	0010      	movs	r0, r2
 800356c:	0019      	movs	r1, r3
 800356e:	1dfb      	adds	r3, r7, #7
 8003570:	1c2a      	adds	r2, r5, #0
 8003572:	701a      	strb	r2, [r3, #0]
 8003574:	1d3b      	adds	r3, r7, #4
 8003576:	1c22      	adds	r2, r4, #0
 8003578:	801a      	strh	r2, [r3, #0]
 800357a:	1cbb      	adds	r3, r7, #2
 800357c:	1c02      	adds	r2, r0, #0
 800357e:	801a      	strh	r2, [r3, #0]
 8003580:	003b      	movs	r3, r7
 8003582:	1c0a      	adds	r2, r1, #0
 8003584:	801a      	strh	r2, [r3, #0]
    uint8_t 	i,j;
		



	function_char = character;
 8003586:	2117      	movs	r1, #23
 8003588:	187b      	adds	r3, r7, r1
 800358a:	1dfa      	adds	r2, r7, #7
 800358c:	7812      	ldrb	r2, [r2, #0]
 800358e:	701a      	strb	r2, [r3, #0]
		
    if (function_char < ' ')
 8003590:	187b      	adds	r3, r7, r1
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2b1f      	cmp	r3, #31
 8003596:	d803      	bhi.n	80035a0 <ILI9341_Draw_Char+0x40>
    {
        character = 0;
 8003598:	1dfb      	adds	r3, r7, #7
 800359a:	2200      	movs	r2, #0
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e005      	b.n	80035ac <ILI9341_Draw_Char+0x4c>
    }
    else
    {
    	function_char -= 32;
 80035a0:	2217      	movs	r2, #23
 80035a2:	18bb      	adds	r3, r7, r2
 80035a4:	18ba      	adds	r2, r7, r2
 80035a6:	7812      	ldrb	r2, [r2, #0]
 80035a8:	3a20      	subs	r2, #32
 80035aa:	701a      	strb	r2, [r3, #0]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80035ac:	2314      	movs	r3, #20
 80035ae:	18fb      	adds	r3, r7, r3
 80035b0:	2200      	movs	r2, #0
 80035b2:	701a      	strb	r2, [r3, #0]
 80035b4:	e016      	b.n	80035e4 <ILI9341_Draw_Char+0x84>
	{
		temp[k] = font[function_char][k];
 80035b6:	2317      	movs	r3, #23
 80035b8:	18fb      	adds	r3, r7, r3
 80035ba:	781a      	ldrb	r2, [r3, #0]
 80035bc:	2514      	movs	r5, #20
 80035be:	197b      	adds	r3, r7, r5
 80035c0:	7818      	ldrb	r0, [r3, #0]
 80035c2:	197b      	adds	r3, r7, r5
 80035c4:	7819      	ldrb	r1, [r3, #0]
 80035c6:	4c69      	ldr	r4, [pc, #420]	; (800376c <ILI9341_Draw_Char+0x20c>)
 80035c8:	0013      	movs	r3, r2
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	189b      	adds	r3, r3, r2
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	18e3      	adds	r3, r4, r3
 80035d2:	5c1a      	ldrb	r2, [r3, r0]
 80035d4:	230c      	movs	r3, #12
 80035d6:	18fb      	adds	r3, r7, r3
 80035d8:	545a      	strb	r2, [r3, r1]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80035da:	197b      	adds	r3, r7, r5
 80035dc:	781a      	ldrb	r2, [r3, #0]
 80035de:	197b      	adds	r3, r7, r5
 80035e0:	3201      	adds	r2, #1
 80035e2:	701a      	strb	r2, [r3, #0]
 80035e4:	2314      	movs	r3, #20
 80035e6:	18fb      	adds	r3, r7, r3
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b05      	cmp	r3, #5
 80035ec:	d9e3      	bls.n	80035b6 <ILI9341_Draw_Char+0x56>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 80035ee:	2315      	movs	r3, #21
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	2200      	movs	r2, #0
 80035f4:	701a      	strb	r2, [r3, #0]
 80035f6:	e0ae      	b.n	8003756 <ILI9341_Draw_Char+0x1f6>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 80035f8:	2316      	movs	r3, #22
 80035fa:	18fb      	adds	r3, r7, r3
 80035fc:	2200      	movs	r2, #0
 80035fe:	701a      	strb	r2, [r3, #0]
 8003600:	e09d      	b.n	800373e <ILI9341_Draw_Char+0x1de>
        {
            if (temp[j] & (1<<i))
 8003602:	2315      	movs	r3, #21
 8003604:	18fb      	adds	r3, r7, r3
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	220c      	movs	r2, #12
 800360a:	18ba      	adds	r2, r7, r2
 800360c:	5cd3      	ldrb	r3, [r2, r3]
 800360e:	001a      	movs	r2, r3
 8003610:	2316      	movs	r3, #22
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	411a      	asrs	r2, r3
 8003618:	0013      	movs	r3, r2
 800361a:	2201      	movs	r2, #1
 800361c:	4013      	ands	r3, r2
 800361e:	d043      	beq.n	80036a8 <ILI9341_Draw_Char+0x148>
            {
            	if(size == 1)
 8003620:	2328      	movs	r3, #40	; 0x28
 8003622:	18fb      	adds	r3, r7, r3
 8003624:	881b      	ldrh	r3, [r3, #0]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d115      	bne.n	8003656 <ILI9341_Draw_Char+0xf6>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800362a:	2315      	movs	r3, #21
 800362c:	18fb      	adds	r3, r7, r3
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	b29a      	uxth	r2, r3
 8003632:	1d3b      	adds	r3, r7, #4
 8003634:	881b      	ldrh	r3, [r3, #0]
 8003636:	18d3      	adds	r3, r2, r3
 8003638:	b298      	uxth	r0, r3
 800363a:	2316      	movs	r3, #22
 800363c:	18fb      	adds	r3, r7, r3
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	b29a      	uxth	r2, r3
 8003642:	1cbb      	adds	r3, r7, #2
 8003644:	881b      	ldrh	r3, [r3, #0]
 8003646:	18d3      	adds	r3, r2, r3
 8003648:	b299      	uxth	r1, r3
 800364a:	003b      	movs	r3, r7
 800364c:	881b      	ldrh	r3, [r3, #0]
 800364e:	001a      	movs	r2, r3
 8003650:	f000 fb32 	bl	8003cb8 <ILI9341_Draw_Pixel>
 8003654:	e06d      	b.n	8003732 <ILI9341_Draw_Char+0x1d2>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 8003656:	2315      	movs	r3, #21
 8003658:	18fb      	adds	r3, r7, r3
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	b29b      	uxth	r3, r3
 800365e:	2128      	movs	r1, #40	; 0x28
 8003660:	187a      	adds	r2, r7, r1
 8003662:	8812      	ldrh	r2, [r2, #0]
 8003664:	4353      	muls	r3, r2
 8003666:	b29a      	uxth	r2, r3
 8003668:	1d3b      	adds	r3, r7, #4
 800366a:	881b      	ldrh	r3, [r3, #0]
 800366c:	18d3      	adds	r3, r2, r3
 800366e:	b298      	uxth	r0, r3
 8003670:	2316      	movs	r3, #22
 8003672:	18fb      	adds	r3, r7, r3
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	b29b      	uxth	r3, r3
 8003678:	000c      	movs	r4, r1
 800367a:	187a      	adds	r2, r7, r1
 800367c:	8812      	ldrh	r2, [r2, #0]
 800367e:	4353      	muls	r3, r2
 8003680:	b29a      	uxth	r2, r3
 8003682:	1cbb      	adds	r3, r7, #2
 8003684:	881b      	ldrh	r3, [r3, #0]
 8003686:	18d3      	adds	r3, r2, r3
 8003688:	b299      	uxth	r1, r3
 800368a:	0022      	movs	r2, r4
 800368c:	193b      	adds	r3, r7, r4
 800368e:	881c      	ldrh	r4, [r3, #0]
 8003690:	0013      	movs	r3, r2
 8003692:	18fb      	adds	r3, r7, r3
 8003694:	881a      	ldrh	r2, [r3, #0]
 8003696:	2301      	movs	r3, #1
 8003698:	9301      	str	r3, [sp, #4]
 800369a:	003b      	movs	r3, r7
 800369c:	881b      	ldrh	r3, [r3, #0]
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	0023      	movs	r3, r4
 80036a2:	f000 fcad 	bl	8004000 <ILI9341_Draw_Rectangle>
 80036a6:	e044      	b.n	8003732 <ILI9341_Draw_Char+0x1d2>
				}
            }
            else
            {
               	if(size == 1)
 80036a8:	2328      	movs	r3, #40	; 0x28
 80036aa:	18fb      	adds	r3, r7, r3
 80036ac:	881b      	ldrh	r3, [r3, #0]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d116      	bne.n	80036e0 <ILI9341_Draw_Char+0x180>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 80036b2:	2315      	movs	r3, #21
 80036b4:	18fb      	adds	r3, r7, r3
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	1d3b      	adds	r3, r7, #4
 80036bc:	881b      	ldrh	r3, [r3, #0]
 80036be:	18d3      	adds	r3, r2, r3
 80036c0:	b298      	uxth	r0, r3
 80036c2:	2316      	movs	r3, #22
 80036c4:	18fb      	adds	r3, r7, r3
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	b29a      	uxth	r2, r3
 80036ca:	1cbb      	adds	r3, r7, #2
 80036cc:	881b      	ldrh	r3, [r3, #0]
 80036ce:	18d3      	adds	r3, r2, r3
 80036d0:	b299      	uxth	r1, r3
 80036d2:	232c      	movs	r3, #44	; 0x2c
 80036d4:	18fb      	adds	r3, r7, r3
 80036d6:	881b      	ldrh	r3, [r3, #0]
 80036d8:	001a      	movs	r2, r3
 80036da:	f000 faed 	bl	8003cb8 <ILI9341_Draw_Pixel>
 80036de:	e028      	b.n	8003732 <ILI9341_Draw_Char+0x1d2>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 80036e0:	2315      	movs	r3, #21
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	2128      	movs	r1, #40	; 0x28
 80036ea:	187a      	adds	r2, r7, r1
 80036ec:	8812      	ldrh	r2, [r2, #0]
 80036ee:	4353      	muls	r3, r2
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	1d3b      	adds	r3, r7, #4
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	18d3      	adds	r3, r2, r3
 80036f8:	b298      	uxth	r0, r3
 80036fa:	2316      	movs	r3, #22
 80036fc:	18fb      	adds	r3, r7, r3
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	b29b      	uxth	r3, r3
 8003702:	000c      	movs	r4, r1
 8003704:	187a      	adds	r2, r7, r1
 8003706:	8812      	ldrh	r2, [r2, #0]
 8003708:	4353      	muls	r3, r2
 800370a:	b29a      	uxth	r2, r3
 800370c:	1cbb      	adds	r3, r7, #2
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	18d3      	adds	r3, r2, r3
 8003712:	b299      	uxth	r1, r3
 8003714:	0022      	movs	r2, r4
 8003716:	193b      	adds	r3, r7, r4
 8003718:	881c      	ldrh	r4, [r3, #0]
 800371a:	0013      	movs	r3, r2
 800371c:	18fb      	adds	r3, r7, r3
 800371e:	881a      	ldrh	r2, [r3, #0]
 8003720:	2301      	movs	r3, #1
 8003722:	9301      	str	r3, [sp, #4]
 8003724:	232c      	movs	r3, #44	; 0x2c
 8003726:	18fb      	adds	r3, r7, r3
 8003728:	881b      	ldrh	r3, [r3, #0]
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	0023      	movs	r3, r4
 800372e:	f000 fc67 	bl	8004000 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 8003732:	2116      	movs	r1, #22
 8003734:	187b      	adds	r3, r7, r1
 8003736:	781a      	ldrb	r2, [r3, #0]
 8003738:	187b      	adds	r3, r7, r1
 800373a:	3201      	adds	r2, #1
 800373c:	701a      	strb	r2, [r3, #0]
 800373e:	2316      	movs	r3, #22
 8003740:	18fb      	adds	r3, r7, r3
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	2b07      	cmp	r3, #7
 8003746:	d800      	bhi.n	800374a <ILI9341_Draw_Char+0x1ea>
 8003748:	e75b      	b.n	8003602 <ILI9341_Draw_Char+0xa2>
    for (j=0; j<CHAR_WIDTH; j++)
 800374a:	2115      	movs	r1, #21
 800374c:	187b      	adds	r3, r7, r1
 800374e:	781a      	ldrb	r2, [r3, #0]
 8003750:	187b      	adds	r3, r7, r1
 8003752:	3201      	adds	r2, #1
 8003754:	701a      	strb	r2, [r3, #0]
 8003756:	2315      	movs	r3, #21
 8003758:	18fb      	adds	r3, r7, r3
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	2b05      	cmp	r3, #5
 800375e:	d800      	bhi.n	8003762 <ILI9341_Draw_Char+0x202>
 8003760:	e74a      	b.n	80035f8 <ILI9341_Draw_Char+0x98>
				}
            }
        }
    }
}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	46bd      	mov	sp, r7
 8003766:	b006      	add	sp, #24
 8003768:	bdb0      	pop	{r4, r5, r7, pc}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	08004f80 	.word	0x08004f80

08003770 <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8003770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003772:	b087      	sub	sp, #28
 8003774:	af02      	add	r7, sp, #8
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	000c      	movs	r4, r1
 800377a:	0010      	movs	r0, r2
 800377c:	0019      	movs	r1, r3
 800377e:	250a      	movs	r5, #10
 8003780:	197b      	adds	r3, r7, r5
 8003782:	1c22      	adds	r2, r4, #0
 8003784:	801a      	strh	r2, [r3, #0]
 8003786:	2608      	movs	r6, #8
 8003788:	19bb      	adds	r3, r7, r6
 800378a:	1c02      	adds	r2, r0, #0
 800378c:	801a      	strh	r2, [r3, #0]
 800378e:	1dbb      	adds	r3, r7, #6
 8003790:	1c0a      	adds	r2, r1, #0
 8003792:	801a      	strh	r2, [r3, #0]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 8003794:	197b      	adds	r3, r7, r5
 8003796:	881b      	ldrh	r3, [r3, #0]
 8003798:	3b01      	subs	r3, #1
 800379a:	b298      	uxth	r0, r3
 800379c:	2320      	movs	r3, #32
 800379e:	2208      	movs	r2, #8
 80037a0:	4694      	mov	ip, r2
 80037a2:	44bc      	add	ip, r7
 80037a4:	4463      	add	r3, ip
 80037a6:	881b      	ldrh	r3, [r3, #0]
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	2124      	movs	r1, #36	; 0x24
 80037ae:	2308      	movs	r3, #8
 80037b0:	18fc      	adds	r4, r7, r3
 80037b2:	1863      	adds	r3, r4, r1
 80037b4:	881c      	ldrh	r4, [r3, #0]
 80037b6:	19bb      	adds	r3, r7, r6
 80037b8:	8819      	ldrh	r1, [r3, #0]
 80037ba:	0023      	movs	r3, r4
 80037bc:	f000 f974 	bl	8003aa8 <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 80037c0:	197b      	adds	r3, r7, r5
 80037c2:	881b      	ldrh	r3, [r3, #0]
 80037c4:	3b02      	subs	r3, #2
 80037c6:	b298      	uxth	r0, r3
 80037c8:	2320      	movs	r3, #32
 80037ca:	2208      	movs	r2, #8
 80037cc:	4694      	mov	ip, r2
 80037ce:	44bc      	add	ip, r7
 80037d0:	4463      	add	r3, ip
 80037d2:	881b      	ldrh	r3, [r3, #0]
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	2124      	movs	r1, #36	; 0x24
 80037da:	2308      	movs	r3, #8
 80037dc:	18fb      	adds	r3, r7, r3
 80037de:	185b      	adds	r3, r3, r1
 80037e0:	881c      	ldrh	r4, [r3, #0]
 80037e2:	19bb      	adds	r3, r7, r6
 80037e4:	8819      	ldrh	r1, [r3, #0]
 80037e6:	0023      	movs	r3, r4
 80037e8:	f000 f95e 	bl	8003aa8 <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 80037ec:	e029      	b.n	8003842 <ILI9341_Draw_Text+0xd2>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	60fa      	str	r2, [r7, #12]
 80037f4:	7818      	ldrb	r0, [r3, #0]
 80037f6:	1dbb      	adds	r3, r7, #6
 80037f8:	881c      	ldrh	r4, [r3, #0]
 80037fa:	2308      	movs	r3, #8
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	881a      	ldrh	r2, [r3, #0]
 8003800:	250a      	movs	r5, #10
 8003802:	197b      	adds	r3, r7, r5
 8003804:	8819      	ldrh	r1, [r3, #0]
 8003806:	2324      	movs	r3, #36	; 0x24
 8003808:	2608      	movs	r6, #8
 800380a:	46b4      	mov	ip, r6
 800380c:	44bc      	add	ip, r7
 800380e:	4463      	add	r3, ip
 8003810:	881b      	ldrh	r3, [r3, #0]
 8003812:	9301      	str	r3, [sp, #4]
 8003814:	2620      	movs	r6, #32
 8003816:	2308      	movs	r3, #8
 8003818:	18fb      	adds	r3, r7, r3
 800381a:	199b      	adds	r3, r3, r6
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	0023      	movs	r3, r4
 8003822:	f7ff fe9d 	bl	8003560 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 8003826:	2308      	movs	r3, #8
 8003828:	18fb      	adds	r3, r7, r3
 800382a:	199b      	adds	r3, r3, r6
 800382c:	881b      	ldrh	r3, [r3, #0]
 800382e:	1c1a      	adds	r2, r3, #0
 8003830:	1892      	adds	r2, r2, r2
 8003832:	18d3      	adds	r3, r2, r3
 8003834:	18db      	adds	r3, r3, r3
 8003836:	b299      	uxth	r1, r3
 8003838:	197b      	adds	r3, r7, r5
 800383a:	197a      	adds	r2, r7, r5
 800383c:	8812      	ldrh	r2, [r2, #0]
 800383e:	188a      	adds	r2, r1, r2
 8003840:	801a      	strh	r2, [r3, #0]
    while (*Text) {
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1d1      	bne.n	80037ee <ILI9341_Draw_Text+0x7e>
    }


}
 800384a:	46c0      	nop			; (mov r8, r8)
 800384c:	46bd      	mov	sp, r7
 800384e:	b005      	add	sp, #20
 8003850:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003852 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	af00      	add	r7, sp, #0

	_LCD_Enable();
 8003856:	f000 fcf1 	bl	800423c <_LCD_Enable>
	ILI9341_SPI_Init();
 800385a:	f000 f909 	bl	8003a70 <ILI9341_SPI_Init>
	_LCD_Reset();
 800385e:	f000 fcfb 	bl	8004258 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 8003862:	2001      	movs	r0, #1
 8003864:	f000 fdfe 	bl	8004464 <_LCD_SendCommand>
	HAL_Delay(2000);
 8003868:	23fa      	movs	r3, #250	; 0xfa
 800386a:	00db      	lsls	r3, r3, #3
 800386c:	0018      	movs	r0, r3
 800386e:	f7fd fe7b 	bl	8001568 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 8003872:	20cb      	movs	r0, #203	; 0xcb
 8003874:	f000 fdf6 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 8003878:	2039      	movs	r0, #57	; 0x39
 800387a:	f000 fe2d 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800387e:	202c      	movs	r0, #44	; 0x2c
 8003880:	f000 fe2a 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x00);
 8003884:	2000      	movs	r0, #0
 8003886:	f000 fe27 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x34);
 800388a:	2034      	movs	r0, #52	; 0x34
 800388c:	f000 fe24 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x02);
 8003890:	2002      	movs	r0, #2
 8003892:	f000 fe21 	bl	80044d8 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 8003896:	20cf      	movs	r0, #207	; 0xcf
 8003898:	f000 fde4 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800389c:	2000      	movs	r0, #0
 800389e:	f000 fe1b 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0xC1);
 80038a2:	20c1      	movs	r0, #193	; 0xc1
 80038a4:	f000 fe18 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x30);
 80038a8:	2030      	movs	r0, #48	; 0x30
 80038aa:	f000 fe15 	bl	80044d8 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 80038ae:	20e8      	movs	r0, #232	; 0xe8
 80038b0:	f000 fdd8 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 80038b4:	2085      	movs	r0, #133	; 0x85
 80038b6:	f000 fe0f 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x00);
 80038ba:	2000      	movs	r0, #0
 80038bc:	f000 fe0c 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x78);
 80038c0:	2078      	movs	r0, #120	; 0x78
 80038c2:	f000 fe09 	bl	80044d8 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 80038c6:	20ea      	movs	r0, #234	; 0xea
 80038c8:	f000 fdcc 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 80038cc:	2000      	movs	r0, #0
 80038ce:	f000 fe03 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x00);
 80038d2:	2000      	movs	r0, #0
 80038d4:	f000 fe00 	bl	80044d8 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 80038d8:	20ed      	movs	r0, #237	; 0xed
 80038da:	f000 fdc3 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 80038de:	2064      	movs	r0, #100	; 0x64
 80038e0:	f000 fdfa 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x03);
 80038e4:	2003      	movs	r0, #3
 80038e6:	f000 fdf7 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x12);
 80038ea:	2012      	movs	r0, #18
 80038ec:	f000 fdf4 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x81);
 80038f0:	2081      	movs	r0, #129	; 0x81
 80038f2:	f000 fdf1 	bl	80044d8 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 80038f6:	20f7      	movs	r0, #247	; 0xf7
 80038f8:	f000 fdb4 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 80038fc:	2020      	movs	r0, #32
 80038fe:	f000 fdeb 	bl	80044d8 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 8003902:	20c0      	movs	r0, #192	; 0xc0
 8003904:	f000 fdae 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 8003908:	2023      	movs	r0, #35	; 0x23
 800390a:	f000 fde5 	bl	80044d8 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800390e:	20c1      	movs	r0, #193	; 0xc1
 8003910:	f000 fda8 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 8003914:	2010      	movs	r0, #16
 8003916:	f000 fddf 	bl	80044d8 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800391a:	20c5      	movs	r0, #197	; 0xc5
 800391c:	f000 fda2 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 8003920:	203e      	movs	r0, #62	; 0x3e
 8003922:	f000 fdd9 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x28);
 8003926:	2028      	movs	r0, #40	; 0x28
 8003928:	f000 fdd6 	bl	80044d8 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800392c:	20c7      	movs	r0, #199	; 0xc7
 800392e:	f000 fd99 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 8003932:	2086      	movs	r0, #134	; 0x86
 8003934:	f000 fdd0 	bl	80044d8 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 8003938:	2036      	movs	r0, #54	; 0x36
 800393a:	f000 fd93 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800393e:	2048      	movs	r0, #72	; 0x48
 8003940:	f000 fdca 	bl	80044d8 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 8003944:	203a      	movs	r0, #58	; 0x3a
 8003946:	f000 fd8d 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800394a:	2055      	movs	r0, #85	; 0x55
 800394c:	f000 fdc4 	bl	80044d8 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 8003950:	20b1      	movs	r0, #177	; 0xb1
 8003952:	f000 fd87 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8003956:	2000      	movs	r0, #0
 8003958:	f000 fdbe 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x18);
 800395c:	2018      	movs	r0, #24
 800395e:	f000 fdbb 	bl	80044d8 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 8003962:	20b6      	movs	r0, #182	; 0xb6
 8003964:	f000 fd7e 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 8003968:	2008      	movs	r0, #8
 800396a:	f000 fdb5 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x82);
 800396e:	2082      	movs	r0, #130	; 0x82
 8003970:	f000 fdb2 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x27);
 8003974:	2027      	movs	r0, #39	; 0x27
 8003976:	f000 fdaf 	bl	80044d8 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800397a:	20f2      	movs	r0, #242	; 0xf2
 800397c:	f000 fd72 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8003980:	2000      	movs	r0, #0
 8003982:	f000 fda9 	bl	80044d8 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 8003986:	2026      	movs	r0, #38	; 0x26
 8003988:	f000 fd6c 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800398c:	2001      	movs	r0, #1
 800398e:	f000 fda3 	bl	80044d8 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 8003992:	20e0      	movs	r0, #224	; 0xe0
 8003994:	f000 fd66 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 8003998:	200f      	movs	r0, #15
 800399a:	f000 fd9d 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x31);
 800399e:	2031      	movs	r0, #49	; 0x31
 80039a0:	f000 fd9a 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x2B);
 80039a4:	202b      	movs	r0, #43	; 0x2b
 80039a6:	f000 fd97 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x0C);
 80039aa:	200c      	movs	r0, #12
 80039ac:	f000 fd94 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x0E);
 80039b0:	200e      	movs	r0, #14
 80039b2:	f000 fd91 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x08);
 80039b6:	2008      	movs	r0, #8
 80039b8:	f000 fd8e 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x4E);
 80039bc:	204e      	movs	r0, #78	; 0x4e
 80039be:	f000 fd8b 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0xF1);
 80039c2:	20f1      	movs	r0, #241	; 0xf1
 80039c4:	f000 fd88 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x37);
 80039c8:	2037      	movs	r0, #55	; 0x37
 80039ca:	f000 fd85 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x07);
 80039ce:	2007      	movs	r0, #7
 80039d0:	f000 fd82 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x10);
 80039d4:	2010      	movs	r0, #16
 80039d6:	f000 fd7f 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x03);
 80039da:	2003      	movs	r0, #3
 80039dc:	f000 fd7c 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x0E);
 80039e0:	200e      	movs	r0, #14
 80039e2:	f000 fd79 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x09);
 80039e6:	2009      	movs	r0, #9
 80039e8:	f000 fd76 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x00);
 80039ec:	2000      	movs	r0, #0
 80039ee:	f000 fd73 	bl	80044d8 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 80039f2:	20e1      	movs	r0, #225	; 0xe1
 80039f4:	f000 fd36 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 80039f8:	2000      	movs	r0, #0
 80039fa:	f000 fd6d 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x0E);
 80039fe:	200e      	movs	r0, #14
 8003a00:	f000 fd6a 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x14);
 8003a04:	2014      	movs	r0, #20
 8003a06:	f000 fd67 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x03);
 8003a0a:	2003      	movs	r0, #3
 8003a0c:	f000 fd64 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x11);
 8003a10:	2011      	movs	r0, #17
 8003a12:	f000 fd61 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x07);
 8003a16:	2007      	movs	r0, #7
 8003a18:	f000 fd5e 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x31);
 8003a1c:	2031      	movs	r0, #49	; 0x31
 8003a1e:	f000 fd5b 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0xC1);
 8003a22:	20c1      	movs	r0, #193	; 0xc1
 8003a24:	f000 fd58 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x48);
 8003a28:	2048      	movs	r0, #72	; 0x48
 8003a2a:	f000 fd55 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x08);
 8003a2e:	2008      	movs	r0, #8
 8003a30:	f000 fd52 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x0F);
 8003a34:	200f      	movs	r0, #15
 8003a36:	f000 fd4f 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x0C);
 8003a3a:	200c      	movs	r0, #12
 8003a3c:	f000 fd4c 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x31);
 8003a40:	2031      	movs	r0, #49	; 0x31
 8003a42:	f000 fd49 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x36);
 8003a46:	2036      	movs	r0, #54	; 0x36
 8003a48:	f000 fd46 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(0x0F);
 8003a4c:	200f      	movs	r0, #15
 8003a4e:	f000 fd43 	bl	80044d8 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 8003a52:	2011      	movs	r0, #17
 8003a54:	f000 fd06 	bl	8004464 <_LCD_SendCommand>
	HAL_Delay(240);
 8003a58:	20f0      	movs	r0, #240	; 0xf0
 8003a5a:	f7fd fd85 	bl	8001568 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 8003a5e:	2029      	movs	r0, #41	; 0x29
 8003a60:	f000 fd00 	bl	8004464 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8003a64:	2000      	movs	r0, #0
 8003a66:	f000 fb99 	bl	800419c <ILI9341_Set_Rotation>
}
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a74:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <ILI9341_SPI_Init+0x34>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2240      	movs	r2, #64	; 0x40
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	2b40      	cmp	r3, #64	; 0x40
 8003a7e:	d005      	beq.n	8003a8c <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 8003a80:	4b08      	ldr	r3, [pc, #32]	; (8003aa4 <ILI9341_SPI_Init+0x34>)
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	4b07      	ldr	r3, [pc, #28]	; (8003aa4 <ILI9341_SPI_Init+0x34>)
 8003a86:	2140      	movs	r1, #64	; 0x40
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	601a      	str	r2, [r3, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003a8c:	2390      	movs	r3, #144	; 0x90
 8003a8e:	05db      	lsls	r3, r3, #23
 8003a90:	695a      	ldr	r2, [r3, #20]
 8003a92:	2390      	movs	r3, #144	; 0x90
 8003a94:	05db      	lsls	r3, r3, #23
 8003a96:	2108      	movs	r1, #8
 8003a98:	438a      	bics	r2, r1
 8003a9a:	615a      	str	r2, [r3, #20]
}
 8003a9c:	46c0      	nop			; (mov r8, r8)
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	46c0      	nop			; (mov r8, r8)
 8003aa4:	40013000 	.word	0x40013000

08003aa8 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 8003aa8:	b5b0      	push	{r4, r5, r7, lr}
 8003aaa:	b086      	sub	sp, #24
 8003aac:	af02      	add	r7, sp, #8
 8003aae:	0005      	movs	r5, r0
 8003ab0:	000c      	movs	r4, r1
 8003ab2:	0010      	movs	r0, r2
 8003ab4:	0019      	movs	r1, r3
 8003ab6:	1dbb      	adds	r3, r7, #6
 8003ab8:	1c2a      	adds	r2, r5, #0
 8003aba:	801a      	strh	r2, [r3, #0]
 8003abc:	1d3b      	adds	r3, r7, #4
 8003abe:	1c22      	adds	r2, r4, #0
 8003ac0:	801a      	strh	r2, [r3, #0]
 8003ac2:	1cbb      	adds	r3, r7, #2
 8003ac4:	1c02      	adds	r2, r0, #0
 8003ac6:	801a      	strh	r2, [r3, #0]
 8003ac8:	003b      	movs	r3, r7
 8003aca:	1c0a      	adds	r2, r1, #0
 8003acc:	801a      	strh	r2, [r3, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8003ace:	4b37      	ldr	r3, [pc, #220]	; (8003bac <ILI9341_Draw_Vertical_Line+0x104>)
 8003ad0:	881b      	ldrh	r3, [r3, #0]
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	1dba      	adds	r2, r7, #6
 8003ad6:	8812      	ldrh	r2, [r2, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d300      	bcc.n	8003ade <ILI9341_Draw_Vertical_Line+0x36>
 8003adc:	e062      	b.n	8003ba4 <ILI9341_Draw_Vertical_Line+0xfc>
 8003ade:	4b34      	ldr	r3, [pc, #208]	; (8003bb0 <ILI9341_Draw_Vertical_Line+0x108>)
 8003ae0:	881b      	ldrh	r3, [r3, #0]
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	1d3a      	adds	r2, r7, #4
 8003ae6:	8812      	ldrh	r2, [r2, #0]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d25b      	bcs.n	8003ba4 <ILI9341_Draw_Vertical_Line+0xfc>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 8003aec:	1d3b      	adds	r3, r7, #4
 8003aee:	881a      	ldrh	r2, [r3, #0]
 8003af0:	1cbb      	adds	r3, r7, #2
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	18d3      	adds	r3, r2, r3
 8003af6:	3b01      	subs	r3, #1
 8003af8:	4a2d      	ldr	r2, [pc, #180]	; (8003bb0 <ILI9341_Draw_Vertical_Line+0x108>)
 8003afa:	8812      	ldrh	r2, [r2, #0]
 8003afc:	b292      	uxth	r2, r2
 8003afe:	4293      	cmp	r3, r2
 8003b00:	db07      	blt.n	8003b12 <ILI9341_Draw_Vertical_Line+0x6a>
	{
		height= LCD_HEIGHT - ypos;
 8003b02:	4b2b      	ldr	r3, [pc, #172]	; (8003bb0 <ILI9341_Draw_Vertical_Line+0x108>)
 8003b04:	881b      	ldrh	r3, [r3, #0]
 8003b06:	b299      	uxth	r1, r3
 8003b08:	1cbb      	adds	r3, r7, #2
 8003b0a:	1d3a      	adds	r2, r7, #4
 8003b0c:	8812      	ldrh	r2, [r2, #0]
 8003b0e:	1a8a      	subs	r2, r1, r2
 8003b10:	801a      	strh	r2, [r3, #0]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 8003b12:	1d3a      	adds	r2, r7, #4
 8003b14:	1cbb      	adds	r3, r7, #2
 8003b16:	8812      	ldrh	r2, [r2, #0]
 8003b18:	881b      	ldrh	r3, [r3, #0]
 8003b1a:	18d3      	adds	r3, r2, r3
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	b29c      	uxth	r4, r3
 8003b22:	1dbb      	adds	r3, r7, #6
 8003b24:	881a      	ldrh	r2, [r3, #0]
 8003b26:	1d3b      	adds	r3, r7, #4
 8003b28:	8819      	ldrh	r1, [r3, #0]
 8003b2a:	1dbb      	adds	r3, r7, #6
 8003b2c:	8818      	ldrh	r0, [r3, #0]
 8003b2e:	0023      	movs	r3, r4
 8003b30:	f000 f840 	bl	8003bb4 <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 8003b34:	230f      	movs	r3, #15
 8003b36:	18fb      	adds	r3, r7, r3
 8003b38:	2200      	movs	r2, #0
 8003b3a:	701a      	strb	r2, [r3, #0]

	if((height & 1) && (height > 1))		// don't round down to zero!
 8003b3c:	1cbb      	adds	r3, r7, #2
 8003b3e:	881b      	ldrh	r3, [r3, #0]
 8003b40:	2201      	movs	r2, #1
 8003b42:	4013      	ands	r3, r2
 8003b44:	d00e      	beq.n	8003b64 <ILI9341_Draw_Vertical_Line+0xbc>
 8003b46:	1cbb      	adds	r3, r7, #2
 8003b48:	881b      	ldrh	r3, [r3, #0]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d90a      	bls.n	8003b64 <ILI9341_Draw_Vertical_Line+0xbc>
	{
		truncated = 1;
 8003b4e:	230f      	movs	r3, #15
 8003b50:	18fb      	adds	r3, r7, r3
 8003b52:	2201      	movs	r2, #1
 8003b54:	701a      	strb	r2, [r3, #0]
		height = ((height >> 1) * 2);
 8003b56:	1cbb      	adds	r3, r7, #2
 8003b58:	881b      	ldrh	r3, [r3, #0]
 8003b5a:	085b      	lsrs	r3, r3, #1
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	1cba      	adds	r2, r7, #2
 8003b60:	18db      	adds	r3, r3, r3
 8003b62:	8013      	strh	r3, [r2, #0]
//TODO


	//

	if(truncated)
 8003b64:	230f      	movs	r3, #15
 8003b66:	18fb      	adds	r3, r7, r3
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00c      	beq.n	8003b88 <ILI9341_Draw_Vertical_Line+0xe0>
	{
		ILI9341_Draw_Pixel(	(xpos),
 8003b6e:	1d3a      	adds	r2, r7, #4
 8003b70:	1cbb      	adds	r3, r7, #2
 8003b72:	8812      	ldrh	r2, [r2, #0]
 8003b74:	881b      	ldrh	r3, [r3, #0]
 8003b76:	18d3      	adds	r3, r2, r3
 8003b78:	b299      	uxth	r1, r3
 8003b7a:	003b      	movs	r3, r7
 8003b7c:	881a      	ldrh	r2, [r3, #0]
 8003b7e:	1dbb      	adds	r3, r7, #6
 8003b80:	881b      	ldrh	r3, [r3, #0]
 8003b82:	0018      	movs	r0, r3
 8003b84:	f000 f898 	bl	8003cb8 <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 8003b88:	1cbb      	adds	r3, r7, #2
 8003b8a:	881c      	ldrh	r4, [r3, #0]
 8003b8c:	003b      	movs	r3, r7
 8003b8e:	881a      	ldrh	r2, [r3, #0]
 8003b90:	1d3b      	adds	r3, r7, #4
 8003b92:	8819      	ldrh	r1, [r3, #0]
 8003b94:	1dbb      	adds	r3, r7, #6
 8003b96:	8818      	ldrh	r0, [r3, #0]
 8003b98:	2303      	movs	r3, #3
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	0023      	movs	r3, r4
 8003b9e:	f000 fb7d 	bl	800429c <_LCD_Write_Frame>
 8003ba2:	e000      	b.n	8003ba6 <ILI9341_Draw_Vertical_Line+0xfe>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8003ba4:	46c0      	nop			; (mov r8, r8)
}
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	b004      	add	sp, #16
 8003baa:	bdb0      	pop	{r4, r5, r7, pc}
 8003bac:	20000010 	.word	0x20000010
 8003bb0:	2000000e 	.word	0x2000000e

08003bb4 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 8003bb4:	b5b0      	push	{r4, r5, r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	0005      	movs	r5, r0
 8003bbc:	000c      	movs	r4, r1
 8003bbe:	0010      	movs	r0, r2
 8003bc0:	0019      	movs	r1, r3
 8003bc2:	1dbb      	adds	r3, r7, #6
 8003bc4:	1c2a      	adds	r2, r5, #0
 8003bc6:	801a      	strh	r2, [r3, #0]
 8003bc8:	1d3b      	adds	r3, r7, #4
 8003bca:	1c22      	adds	r2, r4, #0
 8003bcc:	801a      	strh	r2, [r3, #0]
 8003bce:	1cbb      	adds	r3, r7, #2
 8003bd0:	1c02      	adds	r2, r0, #0
 8003bd2:	801a      	strh	r2, [r3, #0]
 8003bd4:	003b      	movs	r3, r7
 8003bd6:	1c0a      	adds	r2, r1, #0
 8003bd8:	801a      	strh	r2, [r3, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 8003bda:	202a      	movs	r0, #42	; 0x2a
 8003bdc:	f000 fc42 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 8003be0:	1dbb      	adds	r3, r7, #6
 8003be2:	881b      	ldrh	r3, [r3, #0]
 8003be4:	0a1b      	lsrs	r3, r3, #8
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	0018      	movs	r0, r3
 8003bec:	f000 fc74 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(sc);
 8003bf0:	1dbb      	adds	r3, r7, #6
 8003bf2:	881b      	ldrh	r3, [r3, #0]
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	0018      	movs	r0, r3
 8003bf8:	f000 fc6e 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 8003bfc:	1cbb      	adds	r3, r7, #2
 8003bfe:	881b      	ldrh	r3, [r3, #0]
 8003c00:	0a1b      	lsrs	r3, r3, #8
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	0018      	movs	r0, r3
 8003c08:	f000 fc66 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(ec);
 8003c0c:	1cbb      	adds	r3, r7, #2
 8003c0e:	881b      	ldrh	r3, [r3, #0]
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	0018      	movs	r0, r3
 8003c14:	f000 fc60 	bl	80044d8 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 8003c18:	202b      	movs	r0, #43	; 0x2b
 8003c1a:	f000 fc23 	bl	8004464 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 8003c1e:	1d3b      	adds	r3, r7, #4
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	0a1b      	lsrs	r3, r3, #8
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	0018      	movs	r0, r3
 8003c2a:	f000 fc55 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(sp);
 8003c2e:	1d3b      	adds	r3, r7, #4
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	0018      	movs	r0, r3
 8003c36:	f000 fc4f 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 8003c3a:	003b      	movs	r3, r7
 8003c3c:	881b      	ldrh	r3, [r3, #0]
 8003c3e:	0a1b      	lsrs	r3, r3, #8
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	0018      	movs	r0, r3
 8003c46:	f000 fc47 	bl	80044d8 <_LCD_SendData>
	_LCD_SendData(ep);
 8003c4a:	003b      	movs	r3, r7
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	0018      	movs	r0, r3
 8003c52:	f000 fc41 	bl	80044d8 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 8003c56:	202c      	movs	r0, #44	; 0x2c
 8003c58:	f000 fc04 	bl	8004464 <_LCD_SendCommand>
}
 8003c5c:	46c0      	nop			; (mov r8, r8)
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	b002      	add	sp, #8
 8003c62:	bdb0      	pop	{r4, r5, r7, pc}

08003c64 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af02      	add	r7, sp, #8
 8003c6a:	0002      	movs	r2, r0
 8003c6c:	1dbb      	adds	r3, r7, #6
 8003c6e:	801a      	strh	r2, [r3, #0]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 8003c70:	4b0f      	ldr	r3, [pc, #60]	; (8003cb0 <ILI9341_Fill_Screen+0x4c>)
 8003c72:	881b      	ldrh	r3, [r3, #0]
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	4b0f      	ldr	r3, [pc, #60]	; (8003cb4 <ILI9341_Fill_Screen+0x50>)
 8003c78:	881b      	ldrh	r3, [r3, #0]
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	2000      	movs	r0, #0
 8003c80:	f7ff ff98 	bl	8003bb4 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 8003c84:	4b0a      	ldr	r3, [pc, #40]	; (8003cb0 <ILI9341_Fill_Screen+0x4c>)
 8003c86:	881b      	ldrh	r3, [r3, #0]
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	001a      	movs	r2, r3
 8003c8c:	4b09      	ldr	r3, [pc, #36]	; (8003cb4 <ILI9341_Fill_Screen+0x50>)
 8003c8e:	881b      	ldrh	r3, [r3, #0]
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	4353      	muls	r3, r2
 8003c94:	0019      	movs	r1, r3
 8003c96:	1dbb      	adds	r3, r7, #6
 8003c98:	881a      	ldrh	r2, [r3, #0]
 8003c9a:	2304      	movs	r3, #4
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	000b      	movs	r3, r1
 8003ca0:	2100      	movs	r1, #0
 8003ca2:	2000      	movs	r0, #0
 8003ca4:	f000 fafa 	bl	800429c <_LCD_Write_Frame>
}
 8003ca8:	46c0      	nop			; (mov r8, r8)
 8003caa:	46bd      	mov	sp, r7
 8003cac:	b002      	add	sp, #8
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	20000010 	.word	0x20000010
 8003cb4:	2000000e 	.word	0x2000000e

08003cb8 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 8003cb8:	b590      	push	{r4, r7, lr}
 8003cba:	b08f      	sub	sp, #60	; 0x3c
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	0004      	movs	r4, r0
 8003cc0:	0008      	movs	r0, r1
 8003cc2:	0011      	movs	r1, r2
 8003cc4:	1dbb      	adds	r3, r7, #6
 8003cc6:	1c22      	adds	r2, r4, #0
 8003cc8:	801a      	strh	r2, [r3, #0]
 8003cca:	1d3b      	adds	r3, r7, #4
 8003ccc:	1c02      	adds	r2, r0, #0
 8003cce:	801a      	strh	r2, [r3, #0]
 8003cd0:	1cbb      	adds	r3, r7, #2
 8003cd2:	1c0a      	adds	r2, r1, #0
 8003cd4:	801a      	strh	r2, [r3, #0]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8003cd6:	4bc8      	ldr	r3, [pc, #800]	; (8003ff8 <ILI9341_Draw_Pixel+0x340>)
 8003cd8:	881b      	ldrh	r3, [r3, #0]
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	1dba      	adds	r2, r7, #6
 8003cde:	8812      	ldrh	r2, [r2, #0]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d300      	bcc.n	8003ce6 <ILI9341_Draw_Pixel+0x2e>
 8003ce4:	e184      	b.n	8003ff0 <ILI9341_Draw_Pixel+0x338>
 8003ce6:	4bc5      	ldr	r3, [pc, #788]	; (8003ffc <ILI9341_Draw_Pixel+0x344>)
 8003ce8:	881b      	ldrh	r3, [r3, #0]
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	1d3a      	adds	r2, r7, #4
 8003cee:	8812      	ldrh	r2, [r2, #0]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d300      	bcc.n	8003cf6 <ILI9341_Draw_Pixel+0x3e>
 8003cf4:	e17c      	b.n	8003ff0 <ILI9341_Draw_Pixel+0x338>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8003cf6:	2390      	movs	r3, #144	; 0x90
 8003cf8:	05db      	lsls	r3, r3, #23
 8003cfa:	695a      	ldr	r2, [r3, #20]
 8003cfc:	2390      	movs	r3, #144	; 0x90
 8003cfe:	05db      	lsls	r3, r3, #23
 8003d00:	2110      	movs	r1, #16
 8003d02:	438a      	bics	r2, r1
 8003d04:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003d06:	2390      	movs	r3, #144	; 0x90
 8003d08:	05db      	lsls	r3, r3, #23
 8003d0a:	695a      	ldr	r2, [r3, #20]
 8003d0c:	2390      	movs	r3, #144	; 0x90
 8003d0e:	05db      	lsls	r3, r3, #23
 8003d10:	2108      	movs	r1, #8
 8003d12:	438a      	bics	r2, r1
 8003d14:	615a      	str	r2, [r3, #20]
	_SPI_SendByte(0x2A, 0, 10);
 8003d16:	220a      	movs	r2, #10
 8003d18:	2100      	movs	r1, #0
 8003d1a:	202a      	movs	r0, #42	; 0x2a
 8003d1c:	f000 fc16 	bl	800454c <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003d20:	2300      	movs	r3, #0
 8003d22:	637b      	str	r3, [r7, #52]	; 0x34
 8003d24:	e00a      	b.n	8003d3c <ILI9341_Draw_Pixel+0x84>
 8003d26:	2390      	movs	r3, #144	; 0x90
 8003d28:	05db      	lsls	r3, r3, #23
 8003d2a:	695a      	ldr	r2, [r3, #20]
 8003d2c:	2390      	movs	r3, #144	; 0x90
 8003d2e:	05db      	lsls	r3, r3, #23
 8003d30:	2108      	movs	r1, #8
 8003d32:	438a      	bics	r2, r1
 8003d34:	615a      	str	r2, [r3, #20]
 8003d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d38:	3301      	adds	r3, #1
 8003d3a:	637b      	str	r3, [r7, #52]	; 0x34
 8003d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	ddf1      	ble.n	8003d26 <ILI9341_Draw_Pixel+0x6e>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8003d42:	2390      	movs	r3, #144	; 0x90
 8003d44:	05db      	lsls	r3, r3, #23
 8003d46:	695a      	ldr	r2, [r3, #20]
 8003d48:	2390      	movs	r3, #144	; 0x90
 8003d4a:	05db      	lsls	r3, r3, #23
 8003d4c:	2110      	movs	r1, #16
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003d52:	2390      	movs	r3, #144	; 0x90
 8003d54:	05db      	lsls	r3, r3, #23
 8003d56:	695a      	ldr	r2, [r3, #20]
 8003d58:	2390      	movs	r3, #144	; 0x90
 8003d5a:	05db      	lsls	r3, r3, #23
 8003d5c:	2108      	movs	r1, #8
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	615a      	str	r2, [r3, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003d62:	2390      	movs	r3, #144	; 0x90
 8003d64:	05db      	lsls	r3, r3, #23
 8003d66:	695a      	ldr	r2, [r3, #20]
 8003d68:	2390      	movs	r3, #144	; 0x90
 8003d6a:	05db      	lsls	r3, r3, #23
 8003d6c:	2108      	movs	r1, #8
 8003d6e:	438a      	bics	r2, r1
 8003d70:	615a      	str	r2, [r3, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 8003d72:	1dbb      	adds	r3, r7, #6
 8003d74:	881b      	ldrh	r3, [r3, #0]
 8003d76:	0a1b      	lsrs	r3, r3, #8
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	b2da      	uxtb	r2, r3
 8003d7c:	2114      	movs	r1, #20
 8003d7e:	187b      	adds	r3, r7, r1
 8003d80:	701a      	strb	r2, [r3, #0]
 8003d82:	1dbb      	adds	r3, r7, #6
 8003d84:	881b      	ldrh	r3, [r3, #0]
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	187b      	adds	r3, r7, r1
 8003d8a:	705a      	strb	r2, [r3, #1]
 8003d8c:	1dbb      	adds	r3, r7, #6
 8003d8e:	881b      	ldrh	r3, [r3, #0]
 8003d90:	3301      	adds	r3, #1
 8003d92:	121b      	asrs	r3, r3, #8
 8003d94:	b2da      	uxtb	r2, r3
 8003d96:	187b      	adds	r3, r7, r1
 8003d98:	709a      	strb	r2, [r3, #2]
 8003d9a:	1dbb      	adds	r3, r7, #6
 8003d9c:	881b      	ldrh	r3, [r3, #0]
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	3301      	adds	r3, #1
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	187b      	adds	r3, r7, r1
 8003da6:	70da      	strb	r2, [r3, #3]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 8003da8:	1878      	adds	r0, r7, r1
 8003daa:	230a      	movs	r3, #10
 8003dac:	2200      	movs	r2, #0
 8003dae:	2104      	movs	r1, #4
 8003db0:	f000 fc06 	bl	80045c0 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003db4:	2300      	movs	r3, #0
 8003db6:	633b      	str	r3, [r7, #48]	; 0x30
 8003db8:	e00a      	b.n	8003dd0 <ILI9341_Draw_Pixel+0x118>
 8003dba:	2390      	movs	r3, #144	; 0x90
 8003dbc:	05db      	lsls	r3, r3, #23
 8003dbe:	695a      	ldr	r2, [r3, #20]
 8003dc0:	2390      	movs	r3, #144	; 0x90
 8003dc2:	05db      	lsls	r3, r3, #23
 8003dc4:	2108      	movs	r1, #8
 8003dc6:	438a      	bics	r2, r1
 8003dc8:	615a      	str	r2, [r3, #20]
 8003dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dcc:	3301      	adds	r3, #1
 8003dce:	633b      	str	r3, [r7, #48]	; 0x30
 8003dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	ddf1      	ble.n	8003dba <ILI9341_Draw_Pixel+0x102>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003dd6:	2390      	movs	r3, #144	; 0x90
 8003dd8:	05db      	lsls	r3, r3, #23
 8003dda:	695a      	ldr	r2, [r3, #20]
 8003ddc:	2390      	movs	r3, #144	; 0x90
 8003dde:	05db      	lsls	r3, r3, #23
 8003de0:	2108      	movs	r1, #8
 8003de2:	430a      	orrs	r2, r1
 8003de4:	615a      	str	r2, [r3, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8003de6:	2390      	movs	r3, #144	; 0x90
 8003de8:	05db      	lsls	r3, r3, #23
 8003dea:	695a      	ldr	r2, [r3, #20]
 8003dec:	2390      	movs	r3, #144	; 0x90
 8003dee:	05db      	lsls	r3, r3, #23
 8003df0:	2110      	movs	r1, #16
 8003df2:	438a      	bics	r2, r1
 8003df4:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003df6:	2390      	movs	r3, #144	; 0x90
 8003df8:	05db      	lsls	r3, r3, #23
 8003dfa:	695a      	ldr	r2, [r3, #20]
 8003dfc:	2390      	movs	r3, #144	; 0x90
 8003dfe:	05db      	lsls	r3, r3, #23
 8003e00:	2108      	movs	r1, #8
 8003e02:	438a      	bics	r2, r1
 8003e04:	615a      	str	r2, [r3, #20]
	_SPI_SendByte(0x2B, 0, 10);
 8003e06:	220a      	movs	r2, #10
 8003e08:	2100      	movs	r1, #0
 8003e0a:	202b      	movs	r0, #43	; 0x2b
 8003e0c:	f000 fb9e 	bl	800454c <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003e10:	2300      	movs	r3, #0
 8003e12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e14:	e00a      	b.n	8003e2c <ILI9341_Draw_Pixel+0x174>
 8003e16:	2390      	movs	r3, #144	; 0x90
 8003e18:	05db      	lsls	r3, r3, #23
 8003e1a:	695a      	ldr	r2, [r3, #20]
 8003e1c:	2390      	movs	r3, #144	; 0x90
 8003e1e:	05db      	lsls	r3, r3, #23
 8003e20:	2108      	movs	r1, #8
 8003e22:	438a      	bics	r2, r1
 8003e24:	615a      	str	r2, [r3, #20]
 8003e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e28:	3301      	adds	r3, #1
 8003e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	ddf1      	ble.n	8003e16 <ILI9341_Draw_Pixel+0x15e>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8003e32:	2390      	movs	r3, #144	; 0x90
 8003e34:	05db      	lsls	r3, r3, #23
 8003e36:	695a      	ldr	r2, [r3, #20]
 8003e38:	2390      	movs	r3, #144	; 0x90
 8003e3a:	05db      	lsls	r3, r3, #23
 8003e3c:	2110      	movs	r1, #16
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003e42:	2390      	movs	r3, #144	; 0x90
 8003e44:	05db      	lsls	r3, r3, #23
 8003e46:	695a      	ldr	r2, [r3, #20]
 8003e48:	2390      	movs	r3, #144	; 0x90
 8003e4a:	05db      	lsls	r3, r3, #23
 8003e4c:	2108      	movs	r1, #8
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	615a      	str	r2, [r3, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003e52:	2390      	movs	r3, #144	; 0x90
 8003e54:	05db      	lsls	r3, r3, #23
 8003e56:	695a      	ldr	r2, [r3, #20]
 8003e58:	2390      	movs	r3, #144	; 0x90
 8003e5a:	05db      	lsls	r3, r3, #23
 8003e5c:	2108      	movs	r1, #8
 8003e5e:	438a      	bics	r2, r1
 8003e60:	615a      	str	r2, [r3, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 8003e62:	1d3b      	adds	r3, r7, #4
 8003e64:	881b      	ldrh	r3, [r3, #0]
 8003e66:	0a1b      	lsrs	r3, r3, #8
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	b2da      	uxtb	r2, r3
 8003e6c:	2110      	movs	r1, #16
 8003e6e:	187b      	adds	r3, r7, r1
 8003e70:	701a      	strb	r2, [r3, #0]
 8003e72:	1d3b      	adds	r3, r7, #4
 8003e74:	881b      	ldrh	r3, [r3, #0]
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	187b      	adds	r3, r7, r1
 8003e7a:	705a      	strb	r2, [r3, #1]
 8003e7c:	1d3b      	adds	r3, r7, #4
 8003e7e:	881b      	ldrh	r3, [r3, #0]
 8003e80:	3301      	adds	r3, #1
 8003e82:	121b      	asrs	r3, r3, #8
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	187b      	adds	r3, r7, r1
 8003e88:	709a      	strb	r2, [r3, #2]
 8003e8a:	1d3b      	adds	r3, r7, #4
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	3301      	adds	r3, #1
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	187b      	adds	r3, r7, r1
 8003e96:	70da      	strb	r2, [r3, #3]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 8003e98:	1878      	adds	r0, r7, r1
 8003e9a:	230a      	movs	r3, #10
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	2104      	movs	r1, #4
 8003ea0:	f000 fb8e 	bl	80045c0 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ea8:	e00a      	b.n	8003ec0 <ILI9341_Draw_Pixel+0x208>
 8003eaa:	2390      	movs	r3, #144	; 0x90
 8003eac:	05db      	lsls	r3, r3, #23
 8003eae:	695a      	ldr	r2, [r3, #20]
 8003eb0:	2390      	movs	r3, #144	; 0x90
 8003eb2:	05db      	lsls	r3, r3, #23
 8003eb4:	2108      	movs	r1, #8
 8003eb6:	438a      	bics	r2, r1
 8003eb8:	615a      	str	r2, [r3, #20]
 8003eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	ddf1      	ble.n	8003eaa <ILI9341_Draw_Pixel+0x1f2>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003ec6:	2390      	movs	r3, #144	; 0x90
 8003ec8:	05db      	lsls	r3, r3, #23
 8003eca:	695a      	ldr	r2, [r3, #20]
 8003ecc:	2390      	movs	r3, #144	; 0x90
 8003ece:	05db      	lsls	r3, r3, #23
 8003ed0:	2108      	movs	r1, #8
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	615a      	str	r2, [r3, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8003ed6:	2390      	movs	r3, #144	; 0x90
 8003ed8:	05db      	lsls	r3, r3, #23
 8003eda:	695a      	ldr	r2, [r3, #20]
 8003edc:	2390      	movs	r3, #144	; 0x90
 8003ede:	05db      	lsls	r3, r3, #23
 8003ee0:	2110      	movs	r1, #16
 8003ee2:	438a      	bics	r2, r1
 8003ee4:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003ee6:	2390      	movs	r3, #144	; 0x90
 8003ee8:	05db      	lsls	r3, r3, #23
 8003eea:	695a      	ldr	r2, [r3, #20]
 8003eec:	2390      	movs	r3, #144	; 0x90
 8003eee:	05db      	lsls	r3, r3, #23
 8003ef0:	2108      	movs	r1, #8
 8003ef2:	438a      	bics	r2, r1
 8003ef4:	615a      	str	r2, [r3, #20]
	_SPI_SendByte(0x2C, 0, 10);
 8003ef6:	220a      	movs	r2, #10
 8003ef8:	2100      	movs	r1, #0
 8003efa:	202c      	movs	r0, #44	; 0x2c
 8003efc:	f000 fb26 	bl	800454c <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003f00:	2300      	movs	r3, #0
 8003f02:	627b      	str	r3, [r7, #36]	; 0x24
 8003f04:	e00a      	b.n	8003f1c <ILI9341_Draw_Pixel+0x264>
 8003f06:	2390      	movs	r3, #144	; 0x90
 8003f08:	05db      	lsls	r3, r3, #23
 8003f0a:	695a      	ldr	r2, [r3, #20]
 8003f0c:	2390      	movs	r3, #144	; 0x90
 8003f0e:	05db      	lsls	r3, r3, #23
 8003f10:	2108      	movs	r1, #8
 8003f12:	438a      	bics	r2, r1
 8003f14:	615a      	str	r2, [r3, #20]
 8003f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f18:	3301      	adds	r3, #1
 8003f1a:	627b      	str	r3, [r7, #36]	; 0x24
 8003f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	ddf1      	ble.n	8003f06 <ILI9341_Draw_Pixel+0x24e>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8003f22:	2390      	movs	r3, #144	; 0x90
 8003f24:	05db      	lsls	r3, r3, #23
 8003f26:	695a      	ldr	r2, [r3, #20]
 8003f28:	2390      	movs	r3, #144	; 0x90
 8003f2a:	05db      	lsls	r3, r3, #23
 8003f2c:	2110      	movs	r1, #16
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003f32:	2390      	movs	r3, #144	; 0x90
 8003f34:	05db      	lsls	r3, r3, #23
 8003f36:	695a      	ldr	r2, [r3, #20]
 8003f38:	2390      	movs	r3, #144	; 0x90
 8003f3a:	05db      	lsls	r3, r3, #23
 8003f3c:	2108      	movs	r1, #8
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	615a      	str	r2, [r3, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003f42:	2390      	movs	r3, #144	; 0x90
 8003f44:	05db      	lsls	r3, r3, #23
 8003f46:	695a      	ldr	r2, [r3, #20]
 8003f48:	2390      	movs	r3, #144	; 0x90
 8003f4a:	05db      	lsls	r3, r3, #23
 8003f4c:	2108      	movs	r1, #8
 8003f4e:	438a      	bics	r2, r1
 8003f50:	615a      	str	r2, [r3, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 8003f52:	1cbb      	adds	r3, r7, #2
 8003f54:	881b      	ldrh	r3, [r3, #0]
 8003f56:	0a1b      	lsrs	r3, r3, #8
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	b2da      	uxtb	r2, r3
 8003f5c:	210c      	movs	r1, #12
 8003f5e:	187b      	adds	r3, r7, r1
 8003f60:	701a      	strb	r2, [r3, #0]
 8003f62:	1cbb      	adds	r3, r7, #2
 8003f64:	881b      	ldrh	r3, [r3, #0]
 8003f66:	b2da      	uxtb	r2, r3
 8003f68:	187b      	adds	r3, r7, r1
 8003f6a:	705a      	strb	r2, [r3, #1]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 8003f6c:	1878      	adds	r0, r7, r1
 8003f6e:	2301      	movs	r3, #1
 8003f70:	2200      	movs	r2, #0
 8003f72:	2102      	movs	r1, #2
 8003f74:	f000 fb24 	bl	80045c0 <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003f78:	2300      	movs	r3, #0
 8003f7a:	623b      	str	r3, [r7, #32]
 8003f7c:	e00a      	b.n	8003f94 <ILI9341_Draw_Pixel+0x2dc>
 8003f7e:	2390      	movs	r3, #144	; 0x90
 8003f80:	05db      	lsls	r3, r3, #23
 8003f82:	695a      	ldr	r2, [r3, #20]
 8003f84:	2390      	movs	r3, #144	; 0x90
 8003f86:	05db      	lsls	r3, r3, #23
 8003f88:	2108      	movs	r1, #8
 8003f8a:	438a      	bics	r2, r1
 8003f8c:	615a      	str	r2, [r3, #20]
 8003f8e:	6a3b      	ldr	r3, [r7, #32]
 8003f90:	3301      	adds	r3, #1
 8003f92:	623b      	str	r3, [r7, #32]
 8003f94:	6a3b      	ldr	r3, [r7, #32]
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	ddf1      	ble.n	8003f7e <ILI9341_Draw_Pixel+0x2c6>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	61fb      	str	r3, [r7, #28]
 8003f9e:	e00a      	b.n	8003fb6 <ILI9341_Draw_Pixel+0x2fe>
 8003fa0:	2390      	movs	r3, #144	; 0x90
 8003fa2:	05db      	lsls	r3, r3, #23
 8003fa4:	695a      	ldr	r2, [r3, #20]
 8003fa6:	2390      	movs	r3, #144	; 0x90
 8003fa8:	05db      	lsls	r3, r3, #23
 8003faa:	2108      	movs	r1, #8
 8003fac:	438a      	bics	r2, r1
 8003fae:	615a      	str	r2, [r3, #20]
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	61fb      	str	r3, [r7, #28]
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	ddf1      	ble.n	8003fa0 <ILI9341_Draw_Pixel+0x2e8>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61bb      	str	r3, [r7, #24]
 8003fc0:	e00a      	b.n	8003fd8 <ILI9341_Draw_Pixel+0x320>
 8003fc2:	2390      	movs	r3, #144	; 0x90
 8003fc4:	05db      	lsls	r3, r3, #23
 8003fc6:	695a      	ldr	r2, [r3, #20]
 8003fc8:	2390      	movs	r3, #144	; 0x90
 8003fca:	05db      	lsls	r3, r3, #23
 8003fcc:	2108      	movs	r1, #8
 8003fce:	438a      	bics	r2, r1
 8003fd0:	615a      	str	r2, [r3, #20]
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	61bb      	str	r3, [r7, #24]
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	ddf1      	ble.n	8003fc2 <ILI9341_Draw_Pixel+0x30a>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8003fde:	2390      	movs	r3, #144	; 0x90
 8003fe0:	05db      	lsls	r3, r3, #23
 8003fe2:	695a      	ldr	r2, [r3, #20]
 8003fe4:	2390      	movs	r3, #144	; 0x90
 8003fe6:	05db      	lsls	r3, r3, #23
 8003fe8:	2108      	movs	r1, #8
 8003fea:	430a      	orrs	r2, r1
 8003fec:	615a      	str	r2, [r3, #20]
 8003fee:	e000      	b.n	8003ff2 <ILI9341_Draw_Pixel+0x33a>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8003ff0:	46c0      	nop			; (mov r8, r8)


}
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	b00f      	add	sp, #60	; 0x3c
 8003ff6:	bd90      	pop	{r4, r7, pc}
 8003ff8:	20000010 	.word	0x20000010
 8003ffc:	2000000e 	.word	0x2000000e

08004000 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 8004000:	b5b0      	push	{r4, r5, r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af02      	add	r7, sp, #8
 8004006:	0005      	movs	r5, r0
 8004008:	000c      	movs	r4, r1
 800400a:	0010      	movs	r0, r2
 800400c:	0019      	movs	r1, r3
 800400e:	1dbb      	adds	r3, r7, #6
 8004010:	1c2a      	adds	r2, r5, #0
 8004012:	801a      	strh	r2, [r3, #0]
 8004014:	1d3b      	adds	r3, r7, #4
 8004016:	1c22      	adds	r2, r4, #0
 8004018:	801a      	strh	r2, [r3, #0]
 800401a:	1cbb      	adds	r3, r7, #2
 800401c:	1c02      	adds	r2, r0, #0
 800401e:	801a      	strh	r2, [r3, #0]
 8004020:	003b      	movs	r3, r7
 8004022:	1c0a      	adds	r2, r1, #0
 8004024:	801a      	strh	r2, [r3, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8004026:	4b5b      	ldr	r3, [pc, #364]	; (8004194 <ILI9341_Draw_Rectangle+0x194>)
 8004028:	881b      	ldrh	r3, [r3, #0]
 800402a:	b29b      	uxth	r3, r3
 800402c:	1dba      	adds	r2, r7, #6
 800402e:	8812      	ldrh	r2, [r2, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d300      	bcc.n	8004036 <ILI9341_Draw_Rectangle+0x36>
 8004034:	e0a9      	b.n	800418a <ILI9341_Draw_Rectangle+0x18a>
 8004036:	4b58      	ldr	r3, [pc, #352]	; (8004198 <ILI9341_Draw_Rectangle+0x198>)
 8004038:	881b      	ldrh	r3, [r3, #0]
 800403a:	b29b      	uxth	r3, r3
 800403c:	1d3a      	adds	r2, r7, #4
 800403e:	8812      	ldrh	r2, [r2, #0]
 8004040:	429a      	cmp	r2, r3
 8004042:	d300      	bcc.n	8004046 <ILI9341_Draw_Rectangle+0x46>
 8004044:	e0a1      	b.n	800418a <ILI9341_Draw_Rectangle+0x18a>
	if((xpos+width-1)>=LCD_WIDTH)
 8004046:	1dbb      	adds	r3, r7, #6
 8004048:	881a      	ldrh	r2, [r3, #0]
 800404a:	1cbb      	adds	r3, r7, #2
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	18d3      	adds	r3, r2, r3
 8004050:	3b01      	subs	r3, #1
 8004052:	4a50      	ldr	r2, [pc, #320]	; (8004194 <ILI9341_Draw_Rectangle+0x194>)
 8004054:	8812      	ldrh	r2, [r2, #0]
 8004056:	b292      	uxth	r2, r2
 8004058:	4293      	cmp	r3, r2
 800405a:	db07      	blt.n	800406c <ILI9341_Draw_Rectangle+0x6c>
		{
			width=LCD_WIDTH-xpos;
 800405c:	4b4d      	ldr	r3, [pc, #308]	; (8004194 <ILI9341_Draw_Rectangle+0x194>)
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	b299      	uxth	r1, r3
 8004062:	1cbb      	adds	r3, r7, #2
 8004064:	1dba      	adds	r2, r7, #6
 8004066:	8812      	ldrh	r2, [r2, #0]
 8004068:	1a8a      	subs	r2, r1, r2
 800406a:	801a      	strh	r2, [r3, #0]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800406c:	1d3b      	adds	r3, r7, #4
 800406e:	881a      	ldrh	r2, [r3, #0]
 8004070:	003b      	movs	r3, r7
 8004072:	881b      	ldrh	r3, [r3, #0]
 8004074:	18d3      	adds	r3, r2, r3
 8004076:	3b01      	subs	r3, #1
 8004078:	4a47      	ldr	r2, [pc, #284]	; (8004198 <ILI9341_Draw_Rectangle+0x198>)
 800407a:	8812      	ldrh	r2, [r2, #0]
 800407c:	b292      	uxth	r2, r2
 800407e:	4293      	cmp	r3, r2
 8004080:	db07      	blt.n	8004092 <ILI9341_Draw_Rectangle+0x92>
		{
			height=LCD_HEIGHT-ypos;
 8004082:	4b45      	ldr	r3, [pc, #276]	; (8004198 <ILI9341_Draw_Rectangle+0x198>)
 8004084:	881b      	ldrh	r3, [r3, #0]
 8004086:	b299      	uxth	r1, r3
 8004088:	003b      	movs	r3, r7
 800408a:	1d3a      	adds	r2, r7, #4
 800408c:	8812      	ldrh	r2, [r2, #0]
 800408e:	1a8a      	subs	r2, r1, r2
 8004090:	801a      	strh	r2, [r3, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 8004092:	1dba      	adds	r2, r7, #6
 8004094:	1cbb      	adds	r3, r7, #2
 8004096:	8812      	ldrh	r2, [r2, #0]
 8004098:	881b      	ldrh	r3, [r3, #0]
 800409a:	18d3      	adds	r3, r2, r3
 800409c:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 80040a2:	1d3a      	adds	r2, r7, #4
 80040a4:	003b      	movs	r3, r7
 80040a6:	8812      	ldrh	r2, [r2, #0]
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	18d3      	adds	r3, r2, r3
 80040ac:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 80040ae:	3b01      	subs	r3, #1
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	1d3b      	adds	r3, r7, #4
 80040b4:	8819      	ldrh	r1, [r3, #0]
 80040b6:	1dbb      	adds	r3, r7, #6
 80040b8:	8818      	ldrh	r0, [r3, #0]
 80040ba:	0013      	movs	r3, r2
 80040bc:	0022      	movs	r2, r4
 80040be:	f7ff fd79 	bl	8003bb4 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 80040c2:	200e      	movs	r0, #14
 80040c4:	183b      	adds	r3, r7, r0
 80040c6:	003a      	movs	r2, r7
 80040c8:	1cb9      	adds	r1, r7, #2
 80040ca:	8812      	ldrh	r2, [r2, #0]
 80040cc:	8809      	ldrh	r1, [r1, #0]
 80040ce:	434a      	muls	r2, r1
 80040d0:	801a      	strh	r2, [r3, #0]
	uint8_t truncated = 0;
 80040d2:	230d      	movs	r3, #13
 80040d4:	18fb      	adds	r3, r7, r3
 80040d6:	2200      	movs	r2, #0
 80040d8:	701a      	strb	r2, [r3, #0]

	if((size & 1) && (size > 1))		// don't round down to zero!
 80040da:	183b      	adds	r3, r7, r0
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	2201      	movs	r2, #1
 80040e0:	4013      	ands	r3, r2
 80040e2:	d010      	beq.n	8004106 <ILI9341_Draw_Rectangle+0x106>
 80040e4:	230e      	movs	r3, #14
 80040e6:	18fb      	adds	r3, r7, r3
 80040e8:	881b      	ldrh	r3, [r3, #0]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d90b      	bls.n	8004106 <ILI9341_Draw_Rectangle+0x106>
	{
		truncated = 1;
 80040ee:	230d      	movs	r3, #13
 80040f0:	18fb      	adds	r3, r7, r3
 80040f2:	2201      	movs	r2, #1
 80040f4:	701a      	strb	r2, [r3, #0]
	 	size = ((size >> 1) * 2);
 80040f6:	220e      	movs	r2, #14
 80040f8:	18bb      	adds	r3, r7, r2
 80040fa:	881b      	ldrh	r3, [r3, #0]
 80040fc:	085b      	lsrs	r3, r3, #1
 80040fe:	b29b      	uxth	r3, r3
 8004100:	18ba      	adds	r2, r7, r2
 8004102:	18db      	adds	r3, r3, r3
 8004104:	8013      	strh	r3, [r2, #0]
	}

	_LCD_Write_Frame(	xpos,
 8004106:	230e      	movs	r3, #14
 8004108:	18fb      	adds	r3, r7, r3
 800410a:	881c      	ldrh	r4, [r3, #0]
 800410c:	2320      	movs	r3, #32
 800410e:	18fb      	adds	r3, r7, r3
 8004110:	881a      	ldrh	r2, [r3, #0]
 8004112:	1d3b      	adds	r3, r7, #4
 8004114:	8819      	ldrh	r1, [r3, #0]
 8004116:	1dbb      	adds	r3, r7, #6
 8004118:	8818      	ldrh	r0, [r3, #0]
 800411a:	2324      	movs	r3, #36	; 0x24
 800411c:	18fb      	adds	r3, r7, r3
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	9300      	str	r3, [sp, #0]
 8004122:	0023      	movs	r3, r4
 8004124:	f000 f8ba 	bl	800429c <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 8004128:	230d      	movs	r3, #13
 800412a:	18fb      	adds	r3, r7, r3
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d02c      	beq.n	800418c <ILI9341_Draw_Rectangle+0x18c>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 8004132:	1dba      	adds	r2, r7, #6
 8004134:	1cbb      	adds	r3, r7, #2
 8004136:	8812      	ldrh	r2, [r2, #0]
 8004138:	881b      	ldrh	r3, [r3, #0]
 800413a:	18d3      	adds	r3, r2, r3
 800413c:	b29b      	uxth	r3, r3
 800413e:	3b02      	subs	r3, #2
 8004140:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 8004142:	1d3a      	adds	r2, r7, #4
 8004144:	003b      	movs	r3, r7
 8004146:	8812      	ldrh	r2, [r2, #0]
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	18d3      	adds	r3, r2, r3
 800414c:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800414e:	3b01      	subs	r3, #1
 8004150:	b29b      	uxth	r3, r3
 8004152:	2420      	movs	r4, #32
 8004154:	193a      	adds	r2, r7, r4
 8004156:	8812      	ldrh	r2, [r2, #0]
 8004158:	0019      	movs	r1, r3
 800415a:	f7ff fdad 	bl	8003cb8 <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800415e:	1dba      	adds	r2, r7, #6
 8004160:	1cbb      	adds	r3, r7, #2
 8004162:	8812      	ldrh	r2, [r2, #0]
 8004164:	881b      	ldrh	r3, [r3, #0]
 8004166:	18d3      	adds	r3, r2, r3
 8004168:	b29b      	uxth	r3, r3
 800416a:	3b01      	subs	r3, #1
 800416c:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800416e:	1d3a      	adds	r2, r7, #4
 8004170:	003b      	movs	r3, r7
 8004172:	8812      	ldrh	r2, [r2, #0]
 8004174:	881b      	ldrh	r3, [r3, #0]
 8004176:	18d3      	adds	r3, r2, r3
 8004178:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800417a:	3b01      	subs	r3, #1
 800417c:	b29b      	uxth	r3, r3
 800417e:	193a      	adds	r2, r7, r4
 8004180:	8812      	ldrh	r2, [r2, #0]
 8004182:	0019      	movs	r1, r3
 8004184:	f7ff fd98 	bl	8003cb8 <ILI9341_Draw_Pixel>
 8004188:	e000      	b.n	800418c <ILI9341_Draw_Rectangle+0x18c>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800418a:	46c0      	nop			; (mov r8, r8)
							colour);
	}
}
 800418c:	46bd      	mov	sp, r7
 800418e:	b004      	add	sp, #16
 8004190:	bdb0      	pop	{r4, r5, r7, pc}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	20000010 	.word	0x20000010
 8004198:	2000000e 	.word	0x2000000e

0800419c <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800419c:	b590      	push	{r4, r7, lr}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	0002      	movs	r2, r0
 80041a4:	1dfb      	adds	r3, r7, #7
 80041a6:	701a      	strb	r2, [r3, #0]

	uint8_t screen_rotation = rotation;
 80041a8:	240f      	movs	r4, #15
 80041aa:	193b      	adds	r3, r7, r4
 80041ac:	1dfa      	adds	r2, r7, #7
 80041ae:	7812      	ldrb	r2, [r2, #0]
 80041b0:	701a      	strb	r2, [r3, #0]

	_LCD_SendCommand(0x36);
 80041b2:	2036      	movs	r0, #54	; 0x36
 80041b4:	f000 f956 	bl	8004464 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 80041b8:	193b      	adds	r3, r7, r4
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d013      	beq.n	80041e8 <ILI9341_Set_Rotation+0x4c>
 80041c0:	dc02      	bgt.n	80041c8 <ILI9341_Set_Rotation+0x2c>
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d005      	beq.n	80041d2 <ILI9341_Set_Rotation+0x36>
			LCD_WIDTH  = 320;
			LCD_HEIGHT = 240;
			break;
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80041c6:	e030      	b.n	800422a <ILI9341_Set_Rotation+0x8e>
	switch(screen_rotation)
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d018      	beq.n	80041fe <ILI9341_Set_Rotation+0x62>
 80041cc:	2b03      	cmp	r3, #3
 80041ce:	d021      	beq.n	8004214 <ILI9341_Set_Rotation+0x78>
			break;
 80041d0:	e02b      	b.n	800422a <ILI9341_Set_Rotation+0x8e>
			_LCD_SendData(0x40|0x08);
 80041d2:	2048      	movs	r0, #72	; 0x48
 80041d4:	f000 f980 	bl	80044d8 <_LCD_SendData>
			LCD_WIDTH = 240;
 80041d8:	4b16      	ldr	r3, [pc, #88]	; (8004234 <ILI9341_Set_Rotation+0x98>)
 80041da:	22f0      	movs	r2, #240	; 0xf0
 80041dc:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80041de:	4b16      	ldr	r3, [pc, #88]	; (8004238 <ILI9341_Set_Rotation+0x9c>)
 80041e0:	22a0      	movs	r2, #160	; 0xa0
 80041e2:	0052      	lsls	r2, r2, #1
 80041e4:	801a      	strh	r2, [r3, #0]
			break;
 80041e6:	e020      	b.n	800422a <ILI9341_Set_Rotation+0x8e>
			_LCD_SendData(0x20|0x08);
 80041e8:	2028      	movs	r0, #40	; 0x28
 80041ea:	f000 f975 	bl	80044d8 <_LCD_SendData>
			LCD_WIDTH  = 320;
 80041ee:	4b11      	ldr	r3, [pc, #68]	; (8004234 <ILI9341_Set_Rotation+0x98>)
 80041f0:	22a0      	movs	r2, #160	; 0xa0
 80041f2:	0052      	lsls	r2, r2, #1
 80041f4:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80041f6:	4b10      	ldr	r3, [pc, #64]	; (8004238 <ILI9341_Set_Rotation+0x9c>)
 80041f8:	22f0      	movs	r2, #240	; 0xf0
 80041fa:	801a      	strh	r2, [r3, #0]
			break;
 80041fc:	e015      	b.n	800422a <ILI9341_Set_Rotation+0x8e>
			_LCD_SendData(0x80|0x08);
 80041fe:	2088      	movs	r0, #136	; 0x88
 8004200:	f000 f96a 	bl	80044d8 <_LCD_SendData>
			LCD_WIDTH  = 240;
 8004204:	4b0b      	ldr	r3, [pc, #44]	; (8004234 <ILI9341_Set_Rotation+0x98>)
 8004206:	22f0      	movs	r2, #240	; 0xf0
 8004208:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800420a:	4b0b      	ldr	r3, [pc, #44]	; (8004238 <ILI9341_Set_Rotation+0x9c>)
 800420c:	22a0      	movs	r2, #160	; 0xa0
 800420e:	0052      	lsls	r2, r2, #1
 8004210:	801a      	strh	r2, [r3, #0]
			break;
 8004212:	e00a      	b.n	800422a <ILI9341_Set_Rotation+0x8e>
			_LCD_SendData(0x40|0x80|0x20|0x08);
 8004214:	20e8      	movs	r0, #232	; 0xe8
 8004216:	f000 f95f 	bl	80044d8 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800421a:	4b06      	ldr	r3, [pc, #24]	; (8004234 <ILI9341_Set_Rotation+0x98>)
 800421c:	22a0      	movs	r2, #160	; 0xa0
 800421e:	0052      	lsls	r2, r2, #1
 8004220:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8004222:	4b05      	ldr	r3, [pc, #20]	; (8004238 <ILI9341_Set_Rotation+0x9c>)
 8004224:	22f0      	movs	r2, #240	; 0xf0
 8004226:	801a      	strh	r2, [r3, #0]
			break;
 8004228:	46c0      	nop			; (mov r8, r8)
	}
}
 800422a:	46c0      	nop			; (mov r8, r8)
 800422c:	46bd      	mov	sp, r7
 800422e:	b005      	add	sp, #20
 8004230:	bd90      	pop	{r4, r7, pc}
 8004232:	46c0      	nop			; (mov r8, r8)
 8004234:	20000010 	.word	0x20000010
 8004238:	2000000e 	.word	0x2000000e

0800423c <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8004240:	4b04      	ldr	r3, [pc, #16]	; (8004254 <_LCD_Enable+0x18>)
 8004242:	695a      	ldr	r2, [r3, #20]
 8004244:	4b03      	ldr	r3, [pc, #12]	; (8004254 <_LCD_Enable+0x18>)
 8004246:	2101      	movs	r1, #1
 8004248:	430a      	orrs	r2, r1
 800424a:	615a      	str	r2, [r3, #20]
}
 800424c:	46c0      	nop			; (mov r8, r8)
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	46c0      	nop			; (mov r8, r8)
 8004254:	48000400 	.word	0x48000400

08004258 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800425c:	4b0e      	ldr	r3, [pc, #56]	; (8004298 <_LCD_Reset+0x40>)
 800425e:	695a      	ldr	r2, [r3, #20]
 8004260:	4b0d      	ldr	r3, [pc, #52]	; (8004298 <_LCD_Reset+0x40>)
 8004262:	2101      	movs	r1, #1
 8004264:	438a      	bics	r2, r1
 8004266:	615a      	str	r2, [r3, #20]
	HAL_Delay(200);
 8004268:	20c8      	movs	r0, #200	; 0xc8
 800426a:	f7fd f97d 	bl	8001568 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800426e:	2390      	movs	r3, #144	; 0x90
 8004270:	05db      	lsls	r3, r3, #23
 8004272:	695a      	ldr	r2, [r3, #20]
 8004274:	2390      	movs	r3, #144	; 0x90
 8004276:	05db      	lsls	r3, r3, #23
 8004278:	2108      	movs	r1, #8
 800427a:	438a      	bics	r2, r1
 800427c:	615a      	str	r2, [r3, #20]
	HAL_Delay(200);
 800427e:	20c8      	movs	r0, #200	; 0xc8
 8004280:	f7fd f972 	bl	8001568 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8004284:	4b04      	ldr	r3, [pc, #16]	; (8004298 <_LCD_Reset+0x40>)
 8004286:	695a      	ldr	r2, [r3, #20]
 8004288:	4b03      	ldr	r3, [pc, #12]	; (8004298 <_LCD_Reset+0x40>)
 800428a:	2101      	movs	r1, #1
 800428c:	430a      	orrs	r2, r1
 800428e:	615a      	str	r2, [r3, #20]
}
 8004290:	46c0      	nop			; (mov r8, r8)
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	46c0      	nop			; (mov r8, r8)
 8004298:	48000400 	.word	0x48000400

0800429c <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800429c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800429e:	b095      	sub	sp, #84	; 0x54
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	0006      	movs	r6, r0
 80042a4:	0008      	movs	r0, r1
 80042a6:	0011      	movs	r1, r2
 80042a8:	61fb      	str	r3, [r7, #28]
 80042aa:	230e      	movs	r3, #14
 80042ac:	2218      	movs	r2, #24
 80042ae:	4694      	mov	ip, r2
 80042b0:	44bc      	add	ip, r7
 80042b2:	4463      	add	r3, ip
 80042b4:	1c32      	adds	r2, r6, #0
 80042b6:	801a      	strh	r2, [r3, #0]
 80042b8:	230c      	movs	r3, #12
 80042ba:	2218      	movs	r2, #24
 80042bc:	4694      	mov	ip, r2
 80042be:	44bc      	add	ip, r7
 80042c0:	4463      	add	r3, ip
 80042c2:	1c02      	adds	r2, r0, #0
 80042c4:	801a      	strh	r2, [r3, #0]
 80042c6:	230a      	movs	r3, #10
 80042c8:	2218      	movs	r2, #24
 80042ca:	4694      	mov	ip, r2
 80042cc:	44bc      	add	ip, r7
 80042ce:	4463      	add	r3, ip
 80042d0:	1c0a      	adds	r2, r1, #0
 80042d2:	801a      	strh	r2, [r3, #0]
 80042d4:	466b      	mov	r3, sp
 80042d6:	61bb      	str	r3, [r7, #24]

	uint32_t buffer_size = 0;
 80042d8:	2300      	movs	r3, #0
 80042da:	647b      	str	r3, [r7, #68]	; 0x44
	if((chunk_size*2) < BURST_MAX_SIZE)
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	4a5f      	ldr	r2, [pc, #380]	; (8004460 <_LCD_Write_Frame+0x1c4>)
 80042e2:	8812      	ldrh	r2, [r2, #0]
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d202      	bcs.n	80042ee <_LCD_Write_Frame+0x52>
	{
		buffer_size = chunk_size;
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	647b      	str	r3, [r7, #68]	; 0x44
 80042ec:	e002      	b.n	80042f4 <_LCD_Write_Frame+0x58>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 80042ee:	4b5c      	ldr	r3, [pc, #368]	; (8004460 <_LCD_Write_Frame+0x1c4>)
 80042f0:	881b      	ldrh	r3, [r3, #0]
 80042f2:	647b      	str	r3, [r7, #68]	; 0x44
	}

	unsigned char chifted = 	colour>>8;;
 80042f4:	230a      	movs	r3, #10
 80042f6:	2218      	movs	r2, #24
 80042f8:	4694      	mov	ip, r2
 80042fa:	44bc      	add	ip, r7
 80042fc:	4463      	add	r3, ip
 80042fe:	881b      	ldrh	r3, [r3, #0]
 8004300:	0a1b      	lsrs	r3, r3, #8
 8004302:	b29a      	uxth	r2, r3
 8004304:	231f      	movs	r3, #31
 8004306:	2118      	movs	r1, #24
 8004308:	468c      	mov	ip, r1
 800430a:	44bc      	add	ip, r7
 800430c:	4463      	add	r3, ip
 800430e:	701a      	strb	r2, [r3, #0]
	unsigned char burst_buffer[buffer_size];
 8004310:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004312:	001a      	movs	r2, r3
 8004314:	3a01      	subs	r2, #1
 8004316:	633a      	str	r2, [r7, #48]	; 0x30
 8004318:	60bb      	str	r3, [r7, #8]
 800431a:	2200      	movs	r2, #0
 800431c:	60fa      	str	r2, [r7, #12]
 800431e:	68b8      	ldr	r0, [r7, #8]
 8004320:	68f9      	ldr	r1, [r7, #12]
 8004322:	0002      	movs	r2, r0
 8004324:	0f52      	lsrs	r2, r2, #29
 8004326:	000e      	movs	r6, r1
 8004328:	00f6      	lsls	r6, r6, #3
 800432a:	617e      	str	r6, [r7, #20]
 800432c:	697e      	ldr	r6, [r7, #20]
 800432e:	4316      	orrs	r6, r2
 8004330:	617e      	str	r6, [r7, #20]
 8004332:	0002      	movs	r2, r0
 8004334:	00d2      	lsls	r2, r2, #3
 8004336:	613a      	str	r2, [r7, #16]
 8004338:	603b      	str	r3, [r7, #0]
 800433a:	2200      	movs	r2, #0
 800433c:	607a      	str	r2, [r7, #4]
 800433e:	6838      	ldr	r0, [r7, #0]
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	0002      	movs	r2, r0
 8004344:	0f52      	lsrs	r2, r2, #29
 8004346:	000e      	movs	r6, r1
 8004348:	00f5      	lsls	r5, r6, #3
 800434a:	4315      	orrs	r5, r2
 800434c:	0002      	movs	r2, r0
 800434e:	00d4      	lsls	r4, r2, #3
 8004350:	3307      	adds	r3, #7
 8004352:	08db      	lsrs	r3, r3, #3
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	466a      	mov	r2, sp
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	469d      	mov	sp, r3
 800435c:	466b      	mov	r3, sp
 800435e:	3300      	adds	r3, #0
 8004360:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(uint32_t j = 0; j < buffer_size; j+=2)
 8004362:	2300      	movs	r3, #0
 8004364:	64bb      	str	r3, [r7, #72]	; 0x48
 8004366:	e017      	b.n	8004398 <_LCD_Write_Frame+0xfc>
	{
			burst_buffer[j] = 	chifted;
 8004368:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800436a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800436c:	18d3      	adds	r3, r2, r3
 800436e:	221f      	movs	r2, #31
 8004370:	2118      	movs	r1, #24
 8004372:	468c      	mov	ip, r1
 8004374:	44bc      	add	ip, r7
 8004376:	4462      	add	r2, ip
 8004378:	7812      	ldrb	r2, [r2, #0]
 800437a:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800437c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800437e:	3301      	adds	r3, #1
 8004380:	220a      	movs	r2, #10
 8004382:	2118      	movs	r1, #24
 8004384:	468c      	mov	ip, r1
 8004386:	44bc      	add	ip, r7
 8004388:	4462      	add	r2, ip
 800438a:	8812      	ldrh	r2, [r2, #0]
 800438c:	b2d1      	uxtb	r1, r2
 800438e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004390:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 8004392:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004394:	3302      	adds	r3, #2
 8004396:	64bb      	str	r3, [r7, #72]	; 0x48
 8004398:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800439a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800439c:	429a      	cmp	r2, r3
 800439e:	d3e3      	bcc.n	8004368 <_LCD_Write_Frame+0xcc>
	}
	
	uint32_t Sending_size = chunk_size*2;
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	62bb      	str	r3, [r7, #40]	; 0x28

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 80043a6:	2301      	movs	r3, #1
 80043a8:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t Remainder_from_block = 0;
 80043aa:	2300      	movs	r3, #0
 80043ac:	643b      	str	r3, [r7, #64]	; 0x40
	if(chunk_size > 0)
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00c      	beq.n	80043ce <_LCD_Write_Frame+0x132>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 80043b4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80043b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043b8:	f7fb fea6 	bl	8000108 <__udivsi3>
 80043bc:	0003      	movs	r3, r0
 80043be:	64fb      	str	r3, [r7, #76]	; 0x4c
			Remainder_from_block 	= Sending_size%buffer_size;
 80043c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80043c4:	0018      	movs	r0, r3
 80043c6:	f7fb ff25 	bl	8000214 <__aeabi_uidivmod>
 80043ca:	000b      	movs	r3, r1
 80043cc:	643b      	str	r3, [r7, #64]	; 0x40
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 80043ce:	2390      	movs	r3, #144	; 0x90
 80043d0:	05db      	lsls	r3, r3, #23
 80043d2:	695a      	ldr	r2, [r3, #20]
 80043d4:	2390      	movs	r3, #144	; 0x90
 80043d6:	05db      	lsls	r3, r3, #23
 80043d8:	2110      	movs	r1, #16
 80043da:	430a      	orrs	r2, r1
 80043dc:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80043de:	2390      	movs	r3, #144	; 0x90
 80043e0:	05db      	lsls	r3, r3, #23
 80043e2:	695a      	ldr	r2, [r3, #20]
 80043e4:	2390      	movs	r3, #144	; 0x90
 80043e6:	05db      	lsls	r3, r3, #23
 80043e8:	2108      	movs	r1, #8
 80043ea:	438a      	bics	r2, r1
 80043ec:	615a      	str	r2, [r3, #20]
//TODO
	if(Sending_in_Block != 0)
 80043ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00f      	beq.n	8004414 <_LCD_Write_Frame+0x178>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80043f4:	2300      	movs	r3, #0
 80043f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043f8:	e008      	b.n	800440c <_LCD_Write_Frame+0x170>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 80043fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80043fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80043fe:	230a      	movs	r3, #10
 8004400:	2200      	movs	r2, #0
 8004402:	f000 f8dd 	bl	80045c0 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8004406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004408:	3301      	adds	r3, #1
 800440a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800440c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800440e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004410:	429a      	cmp	r2, r3
 8004412:	d3f2      	bcc.n	80043fa <_LCD_Write_Frame+0x15e>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 8004414:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004416:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004418:	230a      	movs	r3, #10
 800441a:	2200      	movs	r2, #0
 800441c:	f000 f8d0 	bl	80045c0 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8004420:	2300      	movs	r3, #0
 8004422:	63bb      	str	r3, [r7, #56]	; 0x38
 8004424:	e00a      	b.n	800443c <_LCD_Write_Frame+0x1a0>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8004426:	2390      	movs	r3, #144	; 0x90
 8004428:	05db      	lsls	r3, r3, #23
 800442a:	695a      	ldr	r2, [r3, #20]
 800442c:	2390      	movs	r3, #144	; 0x90
 800442e:	05db      	lsls	r3, r3, #23
 8004430:	2108      	movs	r1, #8
 8004432:	438a      	bics	r2, r1
 8004434:	615a      	str	r2, [r3, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8004436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004438:	3301      	adds	r3, #1
 800443a:	63bb      	str	r3, [r7, #56]	; 0x38
 800443c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800443e:	2b02      	cmp	r3, #2
 8004440:	ddf1      	ble.n	8004426 <_LCD_Write_Frame+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8004442:	2390      	movs	r3, #144	; 0x90
 8004444:	05db      	lsls	r3, r3, #23
 8004446:	695a      	ldr	r2, [r3, #20]
 8004448:	2390      	movs	r3, #144	; 0x90
 800444a:	05db      	lsls	r3, r3, #23
 800444c:	2108      	movs	r1, #8
 800444e:	430a      	orrs	r2, r1
 8004450:	615a      	str	r2, [r3, #20]
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	469d      	mov	sp, r3

}
 8004456:	46c0      	nop			; (mov r8, r8)
 8004458:	46bd      	mov	sp, r7
 800445a:	b015      	add	sp, #84	; 0x54
 800445c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	20000012 	.word	0x20000012

08004464 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	0002      	movs	r2, r0
 800446c:	1dfb      	adds	r3, r7, #7
 800446e:	701a      	strb	r2, [r3, #0]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8004470:	2390      	movs	r3, #144	; 0x90
 8004472:	05db      	lsls	r3, r3, #23
 8004474:	695a      	ldr	r2, [r3, #20]
 8004476:	2390      	movs	r3, #144	; 0x90
 8004478:	05db      	lsls	r3, r3, #23
 800447a:	2108      	movs	r1, #8
 800447c:	438a      	bics	r2, r1
 800447e:	615a      	str	r2, [r3, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8004480:	2390      	movs	r3, #144	; 0x90
 8004482:	05db      	lsls	r3, r3, #23
 8004484:	695a      	ldr	r2, [r3, #20]
 8004486:	2390      	movs	r3, #144	; 0x90
 8004488:	05db      	lsls	r3, r3, #23
 800448a:	2110      	movs	r1, #16
 800448c:	438a      	bics	r2, r1
 800448e:	615a      	str	r2, [r3, #20]

	_SPI_SendByte(command, 0 , 0);
 8004490:	1dfb      	adds	r3, r7, #7
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	2200      	movs	r2, #0
 8004496:	2100      	movs	r1, #0
 8004498:	0018      	movs	r0, r3
 800449a:	f000 f857 	bl	800454c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800449e:	2300      	movs	r3, #0
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	e00a      	b.n	80044ba <_LCD_SendCommand+0x56>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80044a4:	2390      	movs	r3, #144	; 0x90
 80044a6:	05db      	lsls	r3, r3, #23
 80044a8:	695a      	ldr	r2, [r3, #20]
 80044aa:	2390      	movs	r3, #144	; 0x90
 80044ac:	05db      	lsls	r3, r3, #23
 80044ae:	2108      	movs	r1, #8
 80044b0:	438a      	bics	r2, r1
 80044b2:	615a      	str	r2, [r3, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	3301      	adds	r3, #1
 80044b8:	60fb      	str	r3, [r7, #12]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2b02      	cmp	r3, #2
 80044be:	ddf1      	ble.n	80044a4 <_LCD_SendCommand+0x40>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80044c0:	2390      	movs	r3, #144	; 0x90
 80044c2:	05db      	lsls	r3, r3, #23
 80044c4:	695a      	ldr	r2, [r3, #20]
 80044c6:	2390      	movs	r3, #144	; 0x90
 80044c8:	05db      	lsls	r3, r3, #23
 80044ca:	2108      	movs	r1, #8
 80044cc:	430a      	orrs	r2, r1
 80044ce:	615a      	str	r2, [r3, #20]
}
 80044d0:	46c0      	nop			; (mov r8, r8)
 80044d2:	46bd      	mov	sp, r7
 80044d4:	b004      	add	sp, #16
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	0002      	movs	r2, r0
 80044e0:	1dfb      	adds	r3, r7, #7
 80044e2:	701a      	strb	r2, [r3, #0]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 80044e4:	2390      	movs	r3, #144	; 0x90
 80044e6:	05db      	lsls	r3, r3, #23
 80044e8:	695a      	ldr	r2, [r3, #20]
 80044ea:	2390      	movs	r3, #144	; 0x90
 80044ec:	05db      	lsls	r3, r3, #23
 80044ee:	2110      	movs	r1, #16
 80044f0:	430a      	orrs	r2, r1
 80044f2:	615a      	str	r2, [r3, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80044f4:	2390      	movs	r3, #144	; 0x90
 80044f6:	05db      	lsls	r3, r3, #23
 80044f8:	695a      	ldr	r2, [r3, #20]
 80044fa:	2390      	movs	r3, #144	; 0x90
 80044fc:	05db      	lsls	r3, r3, #23
 80044fe:	2108      	movs	r1, #8
 8004500:	438a      	bics	r2, r1
 8004502:	615a      	str	r2, [r3, #20]

	_SPI_SendByte(data, 0 , 0);
 8004504:	1dfb      	adds	r3, r7, #7
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	2200      	movs	r2, #0
 800450a:	2100      	movs	r1, #0
 800450c:	0018      	movs	r0, r3
 800450e:	f000 f81d 	bl	800454c <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8004512:	2300      	movs	r3, #0
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	e00a      	b.n	800452e <_LCD_SendData+0x56>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8004518:	2390      	movs	r3, #144	; 0x90
 800451a:	05db      	lsls	r3, r3, #23
 800451c:	695a      	ldr	r2, [r3, #20]
 800451e:	2390      	movs	r3, #144	; 0x90
 8004520:	05db      	lsls	r3, r3, #23
 8004522:	2108      	movs	r1, #8
 8004524:	438a      	bics	r2, r1
 8004526:	615a      	str	r2, [r3, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	3301      	adds	r3, #1
 800452c:	60fb      	str	r3, [r7, #12]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2b02      	cmp	r3, #2
 8004532:	ddf1      	ble.n	8004518 <_LCD_SendData+0x40>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8004534:	2390      	movs	r3, #144	; 0x90
 8004536:	05db      	lsls	r3, r3, #23
 8004538:	695a      	ldr	r2, [r3, #20]
 800453a:	2390      	movs	r3, #144	; 0x90
 800453c:	05db      	lsls	r3, r3, #23
 800453e:	2108      	movs	r1, #8
 8004540:	438a      	bics	r2, r1
 8004542:	615a      	str	r2, [r3, #20]
}
 8004544:	46c0      	nop			; (mov r8, r8)
 8004546:	46bd      	mov	sp, r7
 8004548:	b004      	add	sp, #16
 800454a:	bd80      	pop	{r7, pc}

0800454c <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800454c:	b590      	push	{r4, r7, lr}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	0004      	movs	r4, r0
 8004554:	0008      	movs	r0, r1
 8004556:	0011      	movs	r1, r2
 8004558:	1dfb      	adds	r3, r7, #7
 800455a:	1c22      	adds	r2, r4, #0
 800455c:	701a      	strb	r2, [r3, #0]
 800455e:	1dbb      	adds	r3, r7, #6
 8004560:	1c02      	adds	r2, r0, #0
 8004562:	701a      	strb	r2, [r3, #0]
 8004564:	1d7b      	adds	r3, r7, #5
 8004566:	1c0a      	adds	r2, r1, #0
 8004568:	701a      	strb	r2, [r3, #0]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800456a:	2300      	movs	r3, #0
 800456c:	60fb      	str	r3, [r7, #12]
 800456e:	e003      	b.n	8004578 <_SPI_SendByte+0x2c>
   		asm("nop");
 8004570:	46c0      	nop			; (mov r8, r8)
   	for(int d = 0; d < pre_frame_delay ; d++)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	3301      	adds	r3, #1
 8004576:	60fb      	str	r3, [r7, #12]
 8004578:	1dbb      	adds	r3, r7, #6
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	68fa      	ldr	r2, [r7, #12]
 800457e:	429a      	cmp	r2, r3
 8004580:	dbf6      	blt.n	8004570 <_SPI_SendByte+0x24>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 8004582:	4b0d      	ldr	r3, [pc, #52]	; (80045b8 <_SPI_SendByte+0x6c>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	2202      	movs	r2, #2
 8004588:	4013      	ands	r3, r2
 800458a:	2b02      	cmp	r3, #2
 800458c:	d103      	bne.n	8004596 <_SPI_SendByte+0x4a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800458e:	4a0b      	ldr	r2, [pc, #44]	; (80045bc <_SPI_SendByte+0x70>)
 8004590:	1dfb      	adds	r3, r7, #7
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 8004596:	2300      	movs	r3, #0
 8004598:	60bb      	str	r3, [r7, #8]
 800459a:	e003      	b.n	80045a4 <_SPI_SendByte+0x58>
   		asm("nop");
 800459c:	46c0      	nop			; (mov r8, r8)
   	for(int d = 0; d < post_frame_delay ; d++)
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	3301      	adds	r3, #1
 80045a2:	60bb      	str	r3, [r7, #8]
 80045a4:	1d7b      	adds	r3, r7, #5
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	dbf6      	blt.n	800459c <_SPI_SendByte+0x50>

#endif

}
 80045ae:	46c0      	nop			; (mov r8, r8)
 80045b0:	46bd      	mov	sp, r7
 80045b2:	b005      	add	sp, #20
 80045b4:	bd90      	pop	{r4, r7, pc}
 80045b6:	46c0      	nop			; (mov r8, r8)
 80045b8:	40013000 	.word	0x40013000
 80045bc:	4001300c 	.word	0x4001300c

080045c0 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b088      	sub	sp, #32
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	0019      	movs	r1, r3
 80045cc:	1dfb      	adds	r3, r7, #7
 80045ce:	701a      	strb	r2, [r3, #0]
 80045d0:	1dbb      	adds	r3, r7, #6
 80045d2:	1c0a      	adds	r2, r1, #0
 80045d4:	701a      	strb	r2, [r3, #0]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 80045d6:	2300      	movs	r3, #0
 80045d8:	61fb      	str	r3, [r7, #28]
 80045da:	e003      	b.n	80045e4 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 80045dc:	46c0      	nop			; (mov r8, r8)
   	for(int d = 0; d < pre_frame_delay ; d++)
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	3301      	adds	r3, #1
 80045e2:	61fb      	str	r3, [r7, #28]
 80045e4:	1dfb      	adds	r3, r7, #7
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	69fa      	ldr	r2, [r7, #28]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	dbf6      	blt.n	80045dc <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 80045f2:	e01d      	b.n	8004630 <_SPI_SendByteMultiByte+0x70>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 80045f4:	4b1b      	ldr	r3, [pc, #108]	; (8004664 <_SPI_SendByteMultiByte+0xa4>)
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	2202      	movs	r2, #2
 80045fa:	4013      	ands	r3, r2
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d117      	bne.n	8004630 <_SPI_SendByteMultiByte+0x70>
		{
			if (buffer_size > 1U)
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d90a      	bls.n	800461c <_SPI_SendByteMultiByte+0x5c>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	881a      	ldrh	r2, [r3, #0]
 800460a:	4b16      	ldr	r3, [pc, #88]	; (8004664 <_SPI_SendByteMultiByte+0xa4>)
 800460c:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	3302      	adds	r3, #2
 8004612:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	3b02      	subs	r3, #2
 8004618:	60bb      	str	r3, [r7, #8]
 800461a:	e009      	b.n	8004630 <_SPI_SendByteMultiByte+0x70>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800461c:	4a12      	ldr	r2, [pc, #72]	; (8004668 <_SPI_SendByteMultiByte+0xa8>)
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	3301      	adds	r3, #1
 8004628:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	3b01      	subs	r3, #1
 800462e:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1de      	bne.n	80045f4 <_SPI_SendByteMultiByte+0x34>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 8004636:	4b0b      	ldr	r3, [pc, #44]	; (8004664 <_SPI_SendByteMultiByte+0xa4>)
 8004638:	689a      	ldr	r2, [r3, #8]
 800463a:	4b0a      	ldr	r3, [pc, #40]	; (8004664 <_SPI_SendByteMultiByte+0xa4>)
 800463c:	2140      	movs	r1, #64	; 0x40
 800463e:	438a      	bics	r2, r1
 8004640:	609a      	str	r2, [r3, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 8004642:	2300      	movs	r3, #0
 8004644:	617b      	str	r3, [r7, #20]
 8004646:	e003      	b.n	8004650 <_SPI_SendByteMultiByte+0x90>
   		asm("nop");
 8004648:	46c0      	nop			; (mov r8, r8)
   	for(int d = 0; d < post_frame_delay ; d++)
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	3301      	adds	r3, #1
 800464e:	617b      	str	r3, [r7, #20]
 8004650:	1dbb      	adds	r3, r7, #6
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	429a      	cmp	r2, r3
 8004658:	dbf6      	blt.n	8004648 <_SPI_SendByteMultiByte+0x88>

#endif

}
 800465a:	46c0      	nop			; (mov r8, r8)
 800465c:	46bd      	mov	sp, r7
 800465e:	b008      	add	sp, #32
 8004660:	bd80      	pop	{r7, pc}
 8004662:	46c0      	nop			; (mov r8, r8)
 8004664:	40013000 	.word	0x40013000
 8004668:	4001300c 	.word	0x4001300c

0800466c <__errno>:
 800466c:	4b01      	ldr	r3, [pc, #4]	; (8004674 <__errno+0x8>)
 800466e:	6818      	ldr	r0, [r3, #0]
 8004670:	4770      	bx	lr
 8004672:	46c0      	nop			; (mov r8, r8)
 8004674:	20000014 	.word	0x20000014

08004678 <__libc_init_array>:
 8004678:	b570      	push	{r4, r5, r6, lr}
 800467a:	2600      	movs	r6, #0
 800467c:	4d0c      	ldr	r5, [pc, #48]	; (80046b0 <__libc_init_array+0x38>)
 800467e:	4c0d      	ldr	r4, [pc, #52]	; (80046b4 <__libc_init_array+0x3c>)
 8004680:	1b64      	subs	r4, r4, r5
 8004682:	10a4      	asrs	r4, r4, #2
 8004684:	42a6      	cmp	r6, r4
 8004686:	d109      	bne.n	800469c <__libc_init_array+0x24>
 8004688:	2600      	movs	r6, #0
 800468a:	f000 fc3b 	bl	8004f04 <_init>
 800468e:	4d0a      	ldr	r5, [pc, #40]	; (80046b8 <__libc_init_array+0x40>)
 8004690:	4c0a      	ldr	r4, [pc, #40]	; (80046bc <__libc_init_array+0x44>)
 8004692:	1b64      	subs	r4, r4, r5
 8004694:	10a4      	asrs	r4, r4, #2
 8004696:	42a6      	cmp	r6, r4
 8004698:	d105      	bne.n	80046a6 <__libc_init_array+0x2e>
 800469a:	bd70      	pop	{r4, r5, r6, pc}
 800469c:	00b3      	lsls	r3, r6, #2
 800469e:	58eb      	ldr	r3, [r5, r3]
 80046a0:	4798      	blx	r3
 80046a2:	3601      	adds	r6, #1
 80046a4:	e7ee      	b.n	8004684 <__libc_init_array+0xc>
 80046a6:	00b3      	lsls	r3, r6, #2
 80046a8:	58eb      	ldr	r3, [r5, r3]
 80046aa:	4798      	blx	r3
 80046ac:	3601      	adds	r6, #1
 80046ae:	e7f2      	b.n	8004696 <__libc_init_array+0x1e>
 80046b0:	080051f4 	.word	0x080051f4
 80046b4:	080051f4 	.word	0x080051f4
 80046b8:	080051f4 	.word	0x080051f4
 80046bc:	080051f8 	.word	0x080051f8

080046c0 <memset>:
 80046c0:	0003      	movs	r3, r0
 80046c2:	1812      	adds	r2, r2, r0
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d100      	bne.n	80046ca <memset+0xa>
 80046c8:	4770      	bx	lr
 80046ca:	7019      	strb	r1, [r3, #0]
 80046cc:	3301      	adds	r3, #1
 80046ce:	e7f9      	b.n	80046c4 <memset+0x4>

080046d0 <sniprintf>:
 80046d0:	b40c      	push	{r2, r3}
 80046d2:	b530      	push	{r4, r5, lr}
 80046d4:	4b16      	ldr	r3, [pc, #88]	; (8004730 <sniprintf+0x60>)
 80046d6:	b09d      	sub	sp, #116	; 0x74
 80046d8:	1e0c      	subs	r4, r1, #0
 80046da:	681d      	ldr	r5, [r3, #0]
 80046dc:	da08      	bge.n	80046f0 <sniprintf+0x20>
 80046de:	238b      	movs	r3, #139	; 0x8b
 80046e0:	2001      	movs	r0, #1
 80046e2:	602b      	str	r3, [r5, #0]
 80046e4:	4240      	negs	r0, r0
 80046e6:	b01d      	add	sp, #116	; 0x74
 80046e8:	bc30      	pop	{r4, r5}
 80046ea:	bc08      	pop	{r3}
 80046ec:	b002      	add	sp, #8
 80046ee:	4718      	bx	r3
 80046f0:	2382      	movs	r3, #130	; 0x82
 80046f2:	a902      	add	r1, sp, #8
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	818b      	strh	r3, [r1, #12]
 80046f8:	2300      	movs	r3, #0
 80046fa:	9002      	str	r0, [sp, #8]
 80046fc:	6108      	str	r0, [r1, #16]
 80046fe:	429c      	cmp	r4, r3
 8004700:	d000      	beq.n	8004704 <sniprintf+0x34>
 8004702:	1e63      	subs	r3, r4, #1
 8004704:	608b      	str	r3, [r1, #8]
 8004706:	614b      	str	r3, [r1, #20]
 8004708:	2301      	movs	r3, #1
 800470a:	425b      	negs	r3, r3
 800470c:	81cb      	strh	r3, [r1, #14]
 800470e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004710:	ab21      	add	r3, sp, #132	; 0x84
 8004712:	0028      	movs	r0, r5
 8004714:	9301      	str	r3, [sp, #4]
 8004716:	f000 f86f 	bl	80047f8 <_svfiprintf_r>
 800471a:	1c43      	adds	r3, r0, #1
 800471c:	da01      	bge.n	8004722 <sniprintf+0x52>
 800471e:	238b      	movs	r3, #139	; 0x8b
 8004720:	602b      	str	r3, [r5, #0]
 8004722:	2c00      	cmp	r4, #0
 8004724:	d0df      	beq.n	80046e6 <sniprintf+0x16>
 8004726:	2300      	movs	r3, #0
 8004728:	9a02      	ldr	r2, [sp, #8]
 800472a:	7013      	strb	r3, [r2, #0]
 800472c:	e7db      	b.n	80046e6 <sniprintf+0x16>
 800472e:	46c0      	nop			; (mov r8, r8)
 8004730:	20000014 	.word	0x20000014

08004734 <__ssputs_r>:
 8004734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004736:	688e      	ldr	r6, [r1, #8]
 8004738:	b085      	sub	sp, #20
 800473a:	0007      	movs	r7, r0
 800473c:	000c      	movs	r4, r1
 800473e:	9203      	str	r2, [sp, #12]
 8004740:	9301      	str	r3, [sp, #4]
 8004742:	429e      	cmp	r6, r3
 8004744:	d83c      	bhi.n	80047c0 <__ssputs_r+0x8c>
 8004746:	2390      	movs	r3, #144	; 0x90
 8004748:	898a      	ldrh	r2, [r1, #12]
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	421a      	tst	r2, r3
 800474e:	d034      	beq.n	80047ba <__ssputs_r+0x86>
 8004750:	2503      	movs	r5, #3
 8004752:	6909      	ldr	r1, [r1, #16]
 8004754:	6823      	ldr	r3, [r4, #0]
 8004756:	1a5b      	subs	r3, r3, r1
 8004758:	9302      	str	r3, [sp, #8]
 800475a:	6963      	ldr	r3, [r4, #20]
 800475c:	9802      	ldr	r0, [sp, #8]
 800475e:	435d      	muls	r5, r3
 8004760:	0feb      	lsrs	r3, r5, #31
 8004762:	195d      	adds	r5, r3, r5
 8004764:	9b01      	ldr	r3, [sp, #4]
 8004766:	106d      	asrs	r5, r5, #1
 8004768:	3301      	adds	r3, #1
 800476a:	181b      	adds	r3, r3, r0
 800476c:	42ab      	cmp	r3, r5
 800476e:	d900      	bls.n	8004772 <__ssputs_r+0x3e>
 8004770:	001d      	movs	r5, r3
 8004772:	0553      	lsls	r3, r2, #21
 8004774:	d532      	bpl.n	80047dc <__ssputs_r+0xa8>
 8004776:	0029      	movs	r1, r5
 8004778:	0038      	movs	r0, r7
 800477a:	f000 fb23 	bl	8004dc4 <_malloc_r>
 800477e:	1e06      	subs	r6, r0, #0
 8004780:	d109      	bne.n	8004796 <__ssputs_r+0x62>
 8004782:	230c      	movs	r3, #12
 8004784:	603b      	str	r3, [r7, #0]
 8004786:	2340      	movs	r3, #64	; 0x40
 8004788:	2001      	movs	r0, #1
 800478a:	89a2      	ldrh	r2, [r4, #12]
 800478c:	4240      	negs	r0, r0
 800478e:	4313      	orrs	r3, r2
 8004790:	81a3      	strh	r3, [r4, #12]
 8004792:	b005      	add	sp, #20
 8004794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004796:	9a02      	ldr	r2, [sp, #8]
 8004798:	6921      	ldr	r1, [r4, #16]
 800479a:	f000 faac 	bl	8004cf6 <memcpy>
 800479e:	89a3      	ldrh	r3, [r4, #12]
 80047a0:	4a14      	ldr	r2, [pc, #80]	; (80047f4 <__ssputs_r+0xc0>)
 80047a2:	401a      	ands	r2, r3
 80047a4:	2380      	movs	r3, #128	; 0x80
 80047a6:	4313      	orrs	r3, r2
 80047a8:	81a3      	strh	r3, [r4, #12]
 80047aa:	9b02      	ldr	r3, [sp, #8]
 80047ac:	6126      	str	r6, [r4, #16]
 80047ae:	18f6      	adds	r6, r6, r3
 80047b0:	6026      	str	r6, [r4, #0]
 80047b2:	6165      	str	r5, [r4, #20]
 80047b4:	9e01      	ldr	r6, [sp, #4]
 80047b6:	1aed      	subs	r5, r5, r3
 80047b8:	60a5      	str	r5, [r4, #8]
 80047ba:	9b01      	ldr	r3, [sp, #4]
 80047bc:	429e      	cmp	r6, r3
 80047be:	d900      	bls.n	80047c2 <__ssputs_r+0x8e>
 80047c0:	9e01      	ldr	r6, [sp, #4]
 80047c2:	0032      	movs	r2, r6
 80047c4:	9903      	ldr	r1, [sp, #12]
 80047c6:	6820      	ldr	r0, [r4, #0]
 80047c8:	f000 fa9e 	bl	8004d08 <memmove>
 80047cc:	68a3      	ldr	r3, [r4, #8]
 80047ce:	2000      	movs	r0, #0
 80047d0:	1b9b      	subs	r3, r3, r6
 80047d2:	60a3      	str	r3, [r4, #8]
 80047d4:	6823      	ldr	r3, [r4, #0]
 80047d6:	199e      	adds	r6, r3, r6
 80047d8:	6026      	str	r6, [r4, #0]
 80047da:	e7da      	b.n	8004792 <__ssputs_r+0x5e>
 80047dc:	002a      	movs	r2, r5
 80047de:	0038      	movs	r0, r7
 80047e0:	f000 fb4e 	bl	8004e80 <_realloc_r>
 80047e4:	1e06      	subs	r6, r0, #0
 80047e6:	d1e0      	bne.n	80047aa <__ssputs_r+0x76>
 80047e8:	6921      	ldr	r1, [r4, #16]
 80047ea:	0038      	movs	r0, r7
 80047ec:	f000 faa0 	bl	8004d30 <_free_r>
 80047f0:	e7c7      	b.n	8004782 <__ssputs_r+0x4e>
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	fffffb7f 	.word	0xfffffb7f

080047f8 <_svfiprintf_r>:
 80047f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047fa:	b0a1      	sub	sp, #132	; 0x84
 80047fc:	9003      	str	r0, [sp, #12]
 80047fe:	001d      	movs	r5, r3
 8004800:	898b      	ldrh	r3, [r1, #12]
 8004802:	000f      	movs	r7, r1
 8004804:	0016      	movs	r6, r2
 8004806:	061b      	lsls	r3, r3, #24
 8004808:	d511      	bpl.n	800482e <_svfiprintf_r+0x36>
 800480a:	690b      	ldr	r3, [r1, #16]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d10e      	bne.n	800482e <_svfiprintf_r+0x36>
 8004810:	2140      	movs	r1, #64	; 0x40
 8004812:	f000 fad7 	bl	8004dc4 <_malloc_r>
 8004816:	6038      	str	r0, [r7, #0]
 8004818:	6138      	str	r0, [r7, #16]
 800481a:	2800      	cmp	r0, #0
 800481c:	d105      	bne.n	800482a <_svfiprintf_r+0x32>
 800481e:	230c      	movs	r3, #12
 8004820:	9a03      	ldr	r2, [sp, #12]
 8004822:	3801      	subs	r0, #1
 8004824:	6013      	str	r3, [r2, #0]
 8004826:	b021      	add	sp, #132	; 0x84
 8004828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800482a:	2340      	movs	r3, #64	; 0x40
 800482c:	617b      	str	r3, [r7, #20]
 800482e:	2300      	movs	r3, #0
 8004830:	ac08      	add	r4, sp, #32
 8004832:	6163      	str	r3, [r4, #20]
 8004834:	3320      	adds	r3, #32
 8004836:	7663      	strb	r3, [r4, #25]
 8004838:	3310      	adds	r3, #16
 800483a:	76a3      	strb	r3, [r4, #26]
 800483c:	9507      	str	r5, [sp, #28]
 800483e:	0035      	movs	r5, r6
 8004840:	782b      	ldrb	r3, [r5, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <_svfiprintf_r+0x52>
 8004846:	2b25      	cmp	r3, #37	; 0x25
 8004848:	d146      	bne.n	80048d8 <_svfiprintf_r+0xe0>
 800484a:	1bab      	subs	r3, r5, r6
 800484c:	9305      	str	r3, [sp, #20]
 800484e:	d00c      	beq.n	800486a <_svfiprintf_r+0x72>
 8004850:	0032      	movs	r2, r6
 8004852:	0039      	movs	r1, r7
 8004854:	9803      	ldr	r0, [sp, #12]
 8004856:	f7ff ff6d 	bl	8004734 <__ssputs_r>
 800485a:	1c43      	adds	r3, r0, #1
 800485c:	d100      	bne.n	8004860 <_svfiprintf_r+0x68>
 800485e:	e0ae      	b.n	80049be <_svfiprintf_r+0x1c6>
 8004860:	6962      	ldr	r2, [r4, #20]
 8004862:	9b05      	ldr	r3, [sp, #20]
 8004864:	4694      	mov	ip, r2
 8004866:	4463      	add	r3, ip
 8004868:	6163      	str	r3, [r4, #20]
 800486a:	782b      	ldrb	r3, [r5, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d100      	bne.n	8004872 <_svfiprintf_r+0x7a>
 8004870:	e0a5      	b.n	80049be <_svfiprintf_r+0x1c6>
 8004872:	2201      	movs	r2, #1
 8004874:	2300      	movs	r3, #0
 8004876:	4252      	negs	r2, r2
 8004878:	6062      	str	r2, [r4, #4]
 800487a:	a904      	add	r1, sp, #16
 800487c:	3254      	adds	r2, #84	; 0x54
 800487e:	1852      	adds	r2, r2, r1
 8004880:	1c6e      	adds	r6, r5, #1
 8004882:	6023      	str	r3, [r4, #0]
 8004884:	60e3      	str	r3, [r4, #12]
 8004886:	60a3      	str	r3, [r4, #8]
 8004888:	7013      	strb	r3, [r2, #0]
 800488a:	65a3      	str	r3, [r4, #88]	; 0x58
 800488c:	7831      	ldrb	r1, [r6, #0]
 800488e:	2205      	movs	r2, #5
 8004890:	4853      	ldr	r0, [pc, #332]	; (80049e0 <_svfiprintf_r+0x1e8>)
 8004892:	f000 fa25 	bl	8004ce0 <memchr>
 8004896:	1c75      	adds	r5, r6, #1
 8004898:	2800      	cmp	r0, #0
 800489a:	d11f      	bne.n	80048dc <_svfiprintf_r+0xe4>
 800489c:	6822      	ldr	r2, [r4, #0]
 800489e:	06d3      	lsls	r3, r2, #27
 80048a0:	d504      	bpl.n	80048ac <_svfiprintf_r+0xb4>
 80048a2:	2353      	movs	r3, #83	; 0x53
 80048a4:	a904      	add	r1, sp, #16
 80048a6:	185b      	adds	r3, r3, r1
 80048a8:	2120      	movs	r1, #32
 80048aa:	7019      	strb	r1, [r3, #0]
 80048ac:	0713      	lsls	r3, r2, #28
 80048ae:	d504      	bpl.n	80048ba <_svfiprintf_r+0xc2>
 80048b0:	2353      	movs	r3, #83	; 0x53
 80048b2:	a904      	add	r1, sp, #16
 80048b4:	185b      	adds	r3, r3, r1
 80048b6:	212b      	movs	r1, #43	; 0x2b
 80048b8:	7019      	strb	r1, [r3, #0]
 80048ba:	7833      	ldrb	r3, [r6, #0]
 80048bc:	2b2a      	cmp	r3, #42	; 0x2a
 80048be:	d016      	beq.n	80048ee <_svfiprintf_r+0xf6>
 80048c0:	0035      	movs	r5, r6
 80048c2:	2100      	movs	r1, #0
 80048c4:	200a      	movs	r0, #10
 80048c6:	68e3      	ldr	r3, [r4, #12]
 80048c8:	782a      	ldrb	r2, [r5, #0]
 80048ca:	1c6e      	adds	r6, r5, #1
 80048cc:	3a30      	subs	r2, #48	; 0x30
 80048ce:	2a09      	cmp	r2, #9
 80048d0:	d94e      	bls.n	8004970 <_svfiprintf_r+0x178>
 80048d2:	2900      	cmp	r1, #0
 80048d4:	d018      	beq.n	8004908 <_svfiprintf_r+0x110>
 80048d6:	e010      	b.n	80048fa <_svfiprintf_r+0x102>
 80048d8:	3501      	adds	r5, #1
 80048da:	e7b1      	b.n	8004840 <_svfiprintf_r+0x48>
 80048dc:	4b40      	ldr	r3, [pc, #256]	; (80049e0 <_svfiprintf_r+0x1e8>)
 80048de:	6822      	ldr	r2, [r4, #0]
 80048e0:	1ac0      	subs	r0, r0, r3
 80048e2:	2301      	movs	r3, #1
 80048e4:	4083      	lsls	r3, r0
 80048e6:	4313      	orrs	r3, r2
 80048e8:	6023      	str	r3, [r4, #0]
 80048ea:	002e      	movs	r6, r5
 80048ec:	e7ce      	b.n	800488c <_svfiprintf_r+0x94>
 80048ee:	9b07      	ldr	r3, [sp, #28]
 80048f0:	1d19      	adds	r1, r3, #4
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	9107      	str	r1, [sp, #28]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	db01      	blt.n	80048fe <_svfiprintf_r+0x106>
 80048fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80048fc:	e004      	b.n	8004908 <_svfiprintf_r+0x110>
 80048fe:	425b      	negs	r3, r3
 8004900:	60e3      	str	r3, [r4, #12]
 8004902:	2302      	movs	r3, #2
 8004904:	4313      	orrs	r3, r2
 8004906:	6023      	str	r3, [r4, #0]
 8004908:	782b      	ldrb	r3, [r5, #0]
 800490a:	2b2e      	cmp	r3, #46	; 0x2e
 800490c:	d10a      	bne.n	8004924 <_svfiprintf_r+0x12c>
 800490e:	786b      	ldrb	r3, [r5, #1]
 8004910:	2b2a      	cmp	r3, #42	; 0x2a
 8004912:	d135      	bne.n	8004980 <_svfiprintf_r+0x188>
 8004914:	9b07      	ldr	r3, [sp, #28]
 8004916:	3502      	adds	r5, #2
 8004918:	1d1a      	adds	r2, r3, #4
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	9207      	str	r2, [sp, #28]
 800491e:	2b00      	cmp	r3, #0
 8004920:	db2b      	blt.n	800497a <_svfiprintf_r+0x182>
 8004922:	9309      	str	r3, [sp, #36]	; 0x24
 8004924:	4e2f      	ldr	r6, [pc, #188]	; (80049e4 <_svfiprintf_r+0x1ec>)
 8004926:	7829      	ldrb	r1, [r5, #0]
 8004928:	2203      	movs	r2, #3
 800492a:	0030      	movs	r0, r6
 800492c:	f000 f9d8 	bl	8004ce0 <memchr>
 8004930:	2800      	cmp	r0, #0
 8004932:	d006      	beq.n	8004942 <_svfiprintf_r+0x14a>
 8004934:	2340      	movs	r3, #64	; 0x40
 8004936:	1b80      	subs	r0, r0, r6
 8004938:	4083      	lsls	r3, r0
 800493a:	6822      	ldr	r2, [r4, #0]
 800493c:	3501      	adds	r5, #1
 800493e:	4313      	orrs	r3, r2
 8004940:	6023      	str	r3, [r4, #0]
 8004942:	7829      	ldrb	r1, [r5, #0]
 8004944:	2206      	movs	r2, #6
 8004946:	4828      	ldr	r0, [pc, #160]	; (80049e8 <_svfiprintf_r+0x1f0>)
 8004948:	1c6e      	adds	r6, r5, #1
 800494a:	7621      	strb	r1, [r4, #24]
 800494c:	f000 f9c8 	bl	8004ce0 <memchr>
 8004950:	2800      	cmp	r0, #0
 8004952:	d03c      	beq.n	80049ce <_svfiprintf_r+0x1d6>
 8004954:	4b25      	ldr	r3, [pc, #148]	; (80049ec <_svfiprintf_r+0x1f4>)
 8004956:	2b00      	cmp	r3, #0
 8004958:	d125      	bne.n	80049a6 <_svfiprintf_r+0x1ae>
 800495a:	2207      	movs	r2, #7
 800495c:	9b07      	ldr	r3, [sp, #28]
 800495e:	3307      	adds	r3, #7
 8004960:	4393      	bics	r3, r2
 8004962:	3308      	adds	r3, #8
 8004964:	9307      	str	r3, [sp, #28]
 8004966:	6963      	ldr	r3, [r4, #20]
 8004968:	9a04      	ldr	r2, [sp, #16]
 800496a:	189b      	adds	r3, r3, r2
 800496c:	6163      	str	r3, [r4, #20]
 800496e:	e766      	b.n	800483e <_svfiprintf_r+0x46>
 8004970:	4343      	muls	r3, r0
 8004972:	2101      	movs	r1, #1
 8004974:	189b      	adds	r3, r3, r2
 8004976:	0035      	movs	r5, r6
 8004978:	e7a6      	b.n	80048c8 <_svfiprintf_r+0xd0>
 800497a:	2301      	movs	r3, #1
 800497c:	425b      	negs	r3, r3
 800497e:	e7d0      	b.n	8004922 <_svfiprintf_r+0x12a>
 8004980:	2300      	movs	r3, #0
 8004982:	200a      	movs	r0, #10
 8004984:	001a      	movs	r2, r3
 8004986:	3501      	adds	r5, #1
 8004988:	6063      	str	r3, [r4, #4]
 800498a:	7829      	ldrb	r1, [r5, #0]
 800498c:	1c6e      	adds	r6, r5, #1
 800498e:	3930      	subs	r1, #48	; 0x30
 8004990:	2909      	cmp	r1, #9
 8004992:	d903      	bls.n	800499c <_svfiprintf_r+0x1a4>
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0c5      	beq.n	8004924 <_svfiprintf_r+0x12c>
 8004998:	9209      	str	r2, [sp, #36]	; 0x24
 800499a:	e7c3      	b.n	8004924 <_svfiprintf_r+0x12c>
 800499c:	4342      	muls	r2, r0
 800499e:	2301      	movs	r3, #1
 80049a0:	1852      	adds	r2, r2, r1
 80049a2:	0035      	movs	r5, r6
 80049a4:	e7f1      	b.n	800498a <_svfiprintf_r+0x192>
 80049a6:	ab07      	add	r3, sp, #28
 80049a8:	9300      	str	r3, [sp, #0]
 80049aa:	003a      	movs	r2, r7
 80049ac:	4b10      	ldr	r3, [pc, #64]	; (80049f0 <_svfiprintf_r+0x1f8>)
 80049ae:	0021      	movs	r1, r4
 80049b0:	9803      	ldr	r0, [sp, #12]
 80049b2:	e000      	b.n	80049b6 <_svfiprintf_r+0x1be>
 80049b4:	bf00      	nop
 80049b6:	9004      	str	r0, [sp, #16]
 80049b8:	9b04      	ldr	r3, [sp, #16]
 80049ba:	3301      	adds	r3, #1
 80049bc:	d1d3      	bne.n	8004966 <_svfiprintf_r+0x16e>
 80049be:	89bb      	ldrh	r3, [r7, #12]
 80049c0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80049c2:	065b      	lsls	r3, r3, #25
 80049c4:	d400      	bmi.n	80049c8 <_svfiprintf_r+0x1d0>
 80049c6:	e72e      	b.n	8004826 <_svfiprintf_r+0x2e>
 80049c8:	2001      	movs	r0, #1
 80049ca:	4240      	negs	r0, r0
 80049cc:	e72b      	b.n	8004826 <_svfiprintf_r+0x2e>
 80049ce:	ab07      	add	r3, sp, #28
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	003a      	movs	r2, r7
 80049d4:	4b06      	ldr	r3, [pc, #24]	; (80049f0 <_svfiprintf_r+0x1f8>)
 80049d6:	0021      	movs	r1, r4
 80049d8:	9803      	ldr	r0, [sp, #12]
 80049da:	f000 f879 	bl	8004ad0 <_printf_i>
 80049de:	e7ea      	b.n	80049b6 <_svfiprintf_r+0x1be>
 80049e0:	080051c0 	.word	0x080051c0
 80049e4:	080051c6 	.word	0x080051c6
 80049e8:	080051ca 	.word	0x080051ca
 80049ec:	00000000 	.word	0x00000000
 80049f0:	08004735 	.word	0x08004735

080049f4 <_printf_common>:
 80049f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049f6:	0015      	movs	r5, r2
 80049f8:	9301      	str	r3, [sp, #4]
 80049fa:	688a      	ldr	r2, [r1, #8]
 80049fc:	690b      	ldr	r3, [r1, #16]
 80049fe:	9000      	str	r0, [sp, #0]
 8004a00:	000c      	movs	r4, r1
 8004a02:	4293      	cmp	r3, r2
 8004a04:	da00      	bge.n	8004a08 <_printf_common+0x14>
 8004a06:	0013      	movs	r3, r2
 8004a08:	0022      	movs	r2, r4
 8004a0a:	602b      	str	r3, [r5, #0]
 8004a0c:	3243      	adds	r2, #67	; 0x43
 8004a0e:	7812      	ldrb	r2, [r2, #0]
 8004a10:	2a00      	cmp	r2, #0
 8004a12:	d001      	beq.n	8004a18 <_printf_common+0x24>
 8004a14:	3301      	adds	r3, #1
 8004a16:	602b      	str	r3, [r5, #0]
 8004a18:	6823      	ldr	r3, [r4, #0]
 8004a1a:	069b      	lsls	r3, r3, #26
 8004a1c:	d502      	bpl.n	8004a24 <_printf_common+0x30>
 8004a1e:	682b      	ldr	r3, [r5, #0]
 8004a20:	3302      	adds	r3, #2
 8004a22:	602b      	str	r3, [r5, #0]
 8004a24:	2706      	movs	r7, #6
 8004a26:	6823      	ldr	r3, [r4, #0]
 8004a28:	401f      	ands	r7, r3
 8004a2a:	d027      	beq.n	8004a7c <_printf_common+0x88>
 8004a2c:	0023      	movs	r3, r4
 8004a2e:	3343      	adds	r3, #67	; 0x43
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	1e5a      	subs	r2, r3, #1
 8004a34:	4193      	sbcs	r3, r2
 8004a36:	6822      	ldr	r2, [r4, #0]
 8004a38:	0692      	lsls	r2, r2, #26
 8004a3a:	d430      	bmi.n	8004a9e <_printf_common+0xaa>
 8004a3c:	0022      	movs	r2, r4
 8004a3e:	9901      	ldr	r1, [sp, #4]
 8004a40:	3243      	adds	r2, #67	; 0x43
 8004a42:	9800      	ldr	r0, [sp, #0]
 8004a44:	9e08      	ldr	r6, [sp, #32]
 8004a46:	47b0      	blx	r6
 8004a48:	1c43      	adds	r3, r0, #1
 8004a4a:	d025      	beq.n	8004a98 <_printf_common+0xa4>
 8004a4c:	2306      	movs	r3, #6
 8004a4e:	6820      	ldr	r0, [r4, #0]
 8004a50:	682a      	ldr	r2, [r5, #0]
 8004a52:	68e1      	ldr	r1, [r4, #12]
 8004a54:	4003      	ands	r3, r0
 8004a56:	2500      	movs	r5, #0
 8004a58:	2b04      	cmp	r3, #4
 8004a5a:	d103      	bne.n	8004a64 <_printf_common+0x70>
 8004a5c:	1a8d      	subs	r5, r1, r2
 8004a5e:	43eb      	mvns	r3, r5
 8004a60:	17db      	asrs	r3, r3, #31
 8004a62:	401d      	ands	r5, r3
 8004a64:	68a3      	ldr	r3, [r4, #8]
 8004a66:	6922      	ldr	r2, [r4, #16]
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	dd01      	ble.n	8004a70 <_printf_common+0x7c>
 8004a6c:	1a9b      	subs	r3, r3, r2
 8004a6e:	18ed      	adds	r5, r5, r3
 8004a70:	2700      	movs	r7, #0
 8004a72:	42bd      	cmp	r5, r7
 8004a74:	d120      	bne.n	8004ab8 <_printf_common+0xc4>
 8004a76:	2000      	movs	r0, #0
 8004a78:	e010      	b.n	8004a9c <_printf_common+0xa8>
 8004a7a:	3701      	adds	r7, #1
 8004a7c:	68e3      	ldr	r3, [r4, #12]
 8004a7e:	682a      	ldr	r2, [r5, #0]
 8004a80:	1a9b      	subs	r3, r3, r2
 8004a82:	42bb      	cmp	r3, r7
 8004a84:	ddd2      	ble.n	8004a2c <_printf_common+0x38>
 8004a86:	0022      	movs	r2, r4
 8004a88:	2301      	movs	r3, #1
 8004a8a:	3219      	adds	r2, #25
 8004a8c:	9901      	ldr	r1, [sp, #4]
 8004a8e:	9800      	ldr	r0, [sp, #0]
 8004a90:	9e08      	ldr	r6, [sp, #32]
 8004a92:	47b0      	blx	r6
 8004a94:	1c43      	adds	r3, r0, #1
 8004a96:	d1f0      	bne.n	8004a7a <_printf_common+0x86>
 8004a98:	2001      	movs	r0, #1
 8004a9a:	4240      	negs	r0, r0
 8004a9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a9e:	2030      	movs	r0, #48	; 0x30
 8004aa0:	18e1      	adds	r1, r4, r3
 8004aa2:	3143      	adds	r1, #67	; 0x43
 8004aa4:	7008      	strb	r0, [r1, #0]
 8004aa6:	0021      	movs	r1, r4
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	3145      	adds	r1, #69	; 0x45
 8004aac:	7809      	ldrb	r1, [r1, #0]
 8004aae:	18a2      	adds	r2, r4, r2
 8004ab0:	3243      	adds	r2, #67	; 0x43
 8004ab2:	3302      	adds	r3, #2
 8004ab4:	7011      	strb	r1, [r2, #0]
 8004ab6:	e7c1      	b.n	8004a3c <_printf_common+0x48>
 8004ab8:	0022      	movs	r2, r4
 8004aba:	2301      	movs	r3, #1
 8004abc:	321a      	adds	r2, #26
 8004abe:	9901      	ldr	r1, [sp, #4]
 8004ac0:	9800      	ldr	r0, [sp, #0]
 8004ac2:	9e08      	ldr	r6, [sp, #32]
 8004ac4:	47b0      	blx	r6
 8004ac6:	1c43      	adds	r3, r0, #1
 8004ac8:	d0e6      	beq.n	8004a98 <_printf_common+0xa4>
 8004aca:	3701      	adds	r7, #1
 8004acc:	e7d1      	b.n	8004a72 <_printf_common+0x7e>
	...

08004ad0 <_printf_i>:
 8004ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ad2:	b089      	sub	sp, #36	; 0x24
 8004ad4:	9204      	str	r2, [sp, #16]
 8004ad6:	000a      	movs	r2, r1
 8004ad8:	3243      	adds	r2, #67	; 0x43
 8004ada:	9305      	str	r3, [sp, #20]
 8004adc:	9003      	str	r0, [sp, #12]
 8004ade:	9202      	str	r2, [sp, #8]
 8004ae0:	7e0a      	ldrb	r2, [r1, #24]
 8004ae2:	000c      	movs	r4, r1
 8004ae4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ae6:	2a6e      	cmp	r2, #110	; 0x6e
 8004ae8:	d100      	bne.n	8004aec <_printf_i+0x1c>
 8004aea:	e086      	b.n	8004bfa <_printf_i+0x12a>
 8004aec:	d81f      	bhi.n	8004b2e <_printf_i+0x5e>
 8004aee:	2a63      	cmp	r2, #99	; 0x63
 8004af0:	d033      	beq.n	8004b5a <_printf_i+0x8a>
 8004af2:	d808      	bhi.n	8004b06 <_printf_i+0x36>
 8004af4:	2a00      	cmp	r2, #0
 8004af6:	d100      	bne.n	8004afa <_printf_i+0x2a>
 8004af8:	e08c      	b.n	8004c14 <_printf_i+0x144>
 8004afa:	2a58      	cmp	r2, #88	; 0x58
 8004afc:	d04d      	beq.n	8004b9a <_printf_i+0xca>
 8004afe:	0025      	movs	r5, r4
 8004b00:	3542      	adds	r5, #66	; 0x42
 8004b02:	702a      	strb	r2, [r5, #0]
 8004b04:	e030      	b.n	8004b68 <_printf_i+0x98>
 8004b06:	2a64      	cmp	r2, #100	; 0x64
 8004b08:	d001      	beq.n	8004b0e <_printf_i+0x3e>
 8004b0a:	2a69      	cmp	r2, #105	; 0x69
 8004b0c:	d1f7      	bne.n	8004afe <_printf_i+0x2e>
 8004b0e:	6819      	ldr	r1, [r3, #0]
 8004b10:	6825      	ldr	r5, [r4, #0]
 8004b12:	1d0a      	adds	r2, r1, #4
 8004b14:	0628      	lsls	r0, r5, #24
 8004b16:	d529      	bpl.n	8004b6c <_printf_i+0x9c>
 8004b18:	6808      	ldr	r0, [r1, #0]
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	2800      	cmp	r0, #0
 8004b1e:	da03      	bge.n	8004b28 <_printf_i+0x58>
 8004b20:	232d      	movs	r3, #45	; 0x2d
 8004b22:	9a02      	ldr	r2, [sp, #8]
 8004b24:	4240      	negs	r0, r0
 8004b26:	7013      	strb	r3, [r2, #0]
 8004b28:	4e6b      	ldr	r6, [pc, #428]	; (8004cd8 <_printf_i+0x208>)
 8004b2a:	270a      	movs	r7, #10
 8004b2c:	e04f      	b.n	8004bce <_printf_i+0xfe>
 8004b2e:	2a73      	cmp	r2, #115	; 0x73
 8004b30:	d074      	beq.n	8004c1c <_printf_i+0x14c>
 8004b32:	d808      	bhi.n	8004b46 <_printf_i+0x76>
 8004b34:	2a6f      	cmp	r2, #111	; 0x6f
 8004b36:	d01f      	beq.n	8004b78 <_printf_i+0xa8>
 8004b38:	2a70      	cmp	r2, #112	; 0x70
 8004b3a:	d1e0      	bne.n	8004afe <_printf_i+0x2e>
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	6809      	ldr	r1, [r1, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	6022      	str	r2, [r4, #0]
 8004b44:	e003      	b.n	8004b4e <_printf_i+0x7e>
 8004b46:	2a75      	cmp	r2, #117	; 0x75
 8004b48:	d016      	beq.n	8004b78 <_printf_i+0xa8>
 8004b4a:	2a78      	cmp	r2, #120	; 0x78
 8004b4c:	d1d7      	bne.n	8004afe <_printf_i+0x2e>
 8004b4e:	0022      	movs	r2, r4
 8004b50:	2178      	movs	r1, #120	; 0x78
 8004b52:	3245      	adds	r2, #69	; 0x45
 8004b54:	7011      	strb	r1, [r2, #0]
 8004b56:	4e61      	ldr	r6, [pc, #388]	; (8004cdc <_printf_i+0x20c>)
 8004b58:	e022      	b.n	8004ba0 <_printf_i+0xd0>
 8004b5a:	0025      	movs	r5, r4
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	3542      	adds	r5, #66	; 0x42
 8004b60:	1d11      	adds	r1, r2, #4
 8004b62:	6019      	str	r1, [r3, #0]
 8004b64:	6813      	ldr	r3, [r2, #0]
 8004b66:	702b      	strb	r3, [r5, #0]
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e065      	b.n	8004c38 <_printf_i+0x168>
 8004b6c:	6808      	ldr	r0, [r1, #0]
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	0669      	lsls	r1, r5, #25
 8004b72:	d5d3      	bpl.n	8004b1c <_printf_i+0x4c>
 8004b74:	b200      	sxth	r0, r0
 8004b76:	e7d1      	b.n	8004b1c <_printf_i+0x4c>
 8004b78:	6819      	ldr	r1, [r3, #0]
 8004b7a:	6825      	ldr	r5, [r4, #0]
 8004b7c:	1d08      	adds	r0, r1, #4
 8004b7e:	6018      	str	r0, [r3, #0]
 8004b80:	6808      	ldr	r0, [r1, #0]
 8004b82:	062e      	lsls	r6, r5, #24
 8004b84:	d505      	bpl.n	8004b92 <_printf_i+0xc2>
 8004b86:	4e54      	ldr	r6, [pc, #336]	; (8004cd8 <_printf_i+0x208>)
 8004b88:	2708      	movs	r7, #8
 8004b8a:	2a6f      	cmp	r2, #111	; 0x6f
 8004b8c:	d01b      	beq.n	8004bc6 <_printf_i+0xf6>
 8004b8e:	270a      	movs	r7, #10
 8004b90:	e019      	b.n	8004bc6 <_printf_i+0xf6>
 8004b92:	066d      	lsls	r5, r5, #25
 8004b94:	d5f7      	bpl.n	8004b86 <_printf_i+0xb6>
 8004b96:	b280      	uxth	r0, r0
 8004b98:	e7f5      	b.n	8004b86 <_printf_i+0xb6>
 8004b9a:	3145      	adds	r1, #69	; 0x45
 8004b9c:	4e4e      	ldr	r6, [pc, #312]	; (8004cd8 <_printf_i+0x208>)
 8004b9e:	700a      	strb	r2, [r1, #0]
 8004ba0:	6818      	ldr	r0, [r3, #0]
 8004ba2:	6822      	ldr	r2, [r4, #0]
 8004ba4:	1d01      	adds	r1, r0, #4
 8004ba6:	6800      	ldr	r0, [r0, #0]
 8004ba8:	6019      	str	r1, [r3, #0]
 8004baa:	0615      	lsls	r5, r2, #24
 8004bac:	d521      	bpl.n	8004bf2 <_printf_i+0x122>
 8004bae:	07d3      	lsls	r3, r2, #31
 8004bb0:	d502      	bpl.n	8004bb8 <_printf_i+0xe8>
 8004bb2:	2320      	movs	r3, #32
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	6022      	str	r2, [r4, #0]
 8004bb8:	2710      	movs	r7, #16
 8004bba:	2800      	cmp	r0, #0
 8004bbc:	d103      	bne.n	8004bc6 <_printf_i+0xf6>
 8004bbe:	2320      	movs	r3, #32
 8004bc0:	6822      	ldr	r2, [r4, #0]
 8004bc2:	439a      	bics	r2, r3
 8004bc4:	6022      	str	r2, [r4, #0]
 8004bc6:	0023      	movs	r3, r4
 8004bc8:	2200      	movs	r2, #0
 8004bca:	3343      	adds	r3, #67	; 0x43
 8004bcc:	701a      	strb	r2, [r3, #0]
 8004bce:	6863      	ldr	r3, [r4, #4]
 8004bd0:	60a3      	str	r3, [r4, #8]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	db58      	blt.n	8004c88 <_printf_i+0x1b8>
 8004bd6:	2204      	movs	r2, #4
 8004bd8:	6821      	ldr	r1, [r4, #0]
 8004bda:	4391      	bics	r1, r2
 8004bdc:	6021      	str	r1, [r4, #0]
 8004bde:	2800      	cmp	r0, #0
 8004be0:	d154      	bne.n	8004c8c <_printf_i+0x1bc>
 8004be2:	9d02      	ldr	r5, [sp, #8]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d05a      	beq.n	8004c9e <_printf_i+0x1ce>
 8004be8:	0025      	movs	r5, r4
 8004bea:	7833      	ldrb	r3, [r6, #0]
 8004bec:	3542      	adds	r5, #66	; 0x42
 8004bee:	702b      	strb	r3, [r5, #0]
 8004bf0:	e055      	b.n	8004c9e <_printf_i+0x1ce>
 8004bf2:	0655      	lsls	r5, r2, #25
 8004bf4:	d5db      	bpl.n	8004bae <_printf_i+0xde>
 8004bf6:	b280      	uxth	r0, r0
 8004bf8:	e7d9      	b.n	8004bae <_printf_i+0xde>
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	680d      	ldr	r5, [r1, #0]
 8004bfe:	1d10      	adds	r0, r2, #4
 8004c00:	6949      	ldr	r1, [r1, #20]
 8004c02:	6018      	str	r0, [r3, #0]
 8004c04:	6813      	ldr	r3, [r2, #0]
 8004c06:	062e      	lsls	r6, r5, #24
 8004c08:	d501      	bpl.n	8004c0e <_printf_i+0x13e>
 8004c0a:	6019      	str	r1, [r3, #0]
 8004c0c:	e002      	b.n	8004c14 <_printf_i+0x144>
 8004c0e:	066d      	lsls	r5, r5, #25
 8004c10:	d5fb      	bpl.n	8004c0a <_printf_i+0x13a>
 8004c12:	8019      	strh	r1, [r3, #0]
 8004c14:	2300      	movs	r3, #0
 8004c16:	9d02      	ldr	r5, [sp, #8]
 8004c18:	6123      	str	r3, [r4, #16]
 8004c1a:	e04f      	b.n	8004cbc <_printf_i+0x1ec>
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	1d11      	adds	r1, r2, #4
 8004c20:	6019      	str	r1, [r3, #0]
 8004c22:	6815      	ldr	r5, [r2, #0]
 8004c24:	2100      	movs	r1, #0
 8004c26:	6862      	ldr	r2, [r4, #4]
 8004c28:	0028      	movs	r0, r5
 8004c2a:	f000 f859 	bl	8004ce0 <memchr>
 8004c2e:	2800      	cmp	r0, #0
 8004c30:	d001      	beq.n	8004c36 <_printf_i+0x166>
 8004c32:	1b40      	subs	r0, r0, r5
 8004c34:	6060      	str	r0, [r4, #4]
 8004c36:	6863      	ldr	r3, [r4, #4]
 8004c38:	6123      	str	r3, [r4, #16]
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	9a02      	ldr	r2, [sp, #8]
 8004c3e:	7013      	strb	r3, [r2, #0]
 8004c40:	e03c      	b.n	8004cbc <_printf_i+0x1ec>
 8004c42:	6923      	ldr	r3, [r4, #16]
 8004c44:	002a      	movs	r2, r5
 8004c46:	9904      	ldr	r1, [sp, #16]
 8004c48:	9803      	ldr	r0, [sp, #12]
 8004c4a:	9d05      	ldr	r5, [sp, #20]
 8004c4c:	47a8      	blx	r5
 8004c4e:	1c43      	adds	r3, r0, #1
 8004c50:	d03e      	beq.n	8004cd0 <_printf_i+0x200>
 8004c52:	6823      	ldr	r3, [r4, #0]
 8004c54:	079b      	lsls	r3, r3, #30
 8004c56:	d415      	bmi.n	8004c84 <_printf_i+0x1b4>
 8004c58:	9b07      	ldr	r3, [sp, #28]
 8004c5a:	68e0      	ldr	r0, [r4, #12]
 8004c5c:	4298      	cmp	r0, r3
 8004c5e:	da39      	bge.n	8004cd4 <_printf_i+0x204>
 8004c60:	0018      	movs	r0, r3
 8004c62:	e037      	b.n	8004cd4 <_printf_i+0x204>
 8004c64:	0022      	movs	r2, r4
 8004c66:	2301      	movs	r3, #1
 8004c68:	3219      	adds	r2, #25
 8004c6a:	9904      	ldr	r1, [sp, #16]
 8004c6c:	9803      	ldr	r0, [sp, #12]
 8004c6e:	9e05      	ldr	r6, [sp, #20]
 8004c70:	47b0      	blx	r6
 8004c72:	1c43      	adds	r3, r0, #1
 8004c74:	d02c      	beq.n	8004cd0 <_printf_i+0x200>
 8004c76:	3501      	adds	r5, #1
 8004c78:	68e3      	ldr	r3, [r4, #12]
 8004c7a:	9a07      	ldr	r2, [sp, #28]
 8004c7c:	1a9b      	subs	r3, r3, r2
 8004c7e:	42ab      	cmp	r3, r5
 8004c80:	dcf0      	bgt.n	8004c64 <_printf_i+0x194>
 8004c82:	e7e9      	b.n	8004c58 <_printf_i+0x188>
 8004c84:	2500      	movs	r5, #0
 8004c86:	e7f7      	b.n	8004c78 <_printf_i+0x1a8>
 8004c88:	2800      	cmp	r0, #0
 8004c8a:	d0ad      	beq.n	8004be8 <_printf_i+0x118>
 8004c8c:	9d02      	ldr	r5, [sp, #8]
 8004c8e:	0039      	movs	r1, r7
 8004c90:	f7fb fac0 	bl	8000214 <__aeabi_uidivmod>
 8004c94:	5c73      	ldrb	r3, [r6, r1]
 8004c96:	3d01      	subs	r5, #1
 8004c98:	702b      	strb	r3, [r5, #0]
 8004c9a:	2800      	cmp	r0, #0
 8004c9c:	d1f7      	bne.n	8004c8e <_printf_i+0x1be>
 8004c9e:	2f08      	cmp	r7, #8
 8004ca0:	d109      	bne.n	8004cb6 <_printf_i+0x1e6>
 8004ca2:	6823      	ldr	r3, [r4, #0]
 8004ca4:	07db      	lsls	r3, r3, #31
 8004ca6:	d506      	bpl.n	8004cb6 <_printf_i+0x1e6>
 8004ca8:	6863      	ldr	r3, [r4, #4]
 8004caa:	6922      	ldr	r2, [r4, #16]
 8004cac:	4293      	cmp	r3, r2
 8004cae:	dc02      	bgt.n	8004cb6 <_printf_i+0x1e6>
 8004cb0:	2330      	movs	r3, #48	; 0x30
 8004cb2:	3d01      	subs	r5, #1
 8004cb4:	702b      	strb	r3, [r5, #0]
 8004cb6:	9b02      	ldr	r3, [sp, #8]
 8004cb8:	1b5b      	subs	r3, r3, r5
 8004cba:	6123      	str	r3, [r4, #16]
 8004cbc:	9b05      	ldr	r3, [sp, #20]
 8004cbe:	aa07      	add	r2, sp, #28
 8004cc0:	9300      	str	r3, [sp, #0]
 8004cc2:	0021      	movs	r1, r4
 8004cc4:	9b04      	ldr	r3, [sp, #16]
 8004cc6:	9803      	ldr	r0, [sp, #12]
 8004cc8:	f7ff fe94 	bl	80049f4 <_printf_common>
 8004ccc:	1c43      	adds	r3, r0, #1
 8004cce:	d1b8      	bne.n	8004c42 <_printf_i+0x172>
 8004cd0:	2001      	movs	r0, #1
 8004cd2:	4240      	negs	r0, r0
 8004cd4:	b009      	add	sp, #36	; 0x24
 8004cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cd8:	080051d1 	.word	0x080051d1
 8004cdc:	080051e2 	.word	0x080051e2

08004ce0 <memchr>:
 8004ce0:	b2c9      	uxtb	r1, r1
 8004ce2:	1882      	adds	r2, r0, r2
 8004ce4:	4290      	cmp	r0, r2
 8004ce6:	d101      	bne.n	8004cec <memchr+0xc>
 8004ce8:	2000      	movs	r0, #0
 8004cea:	4770      	bx	lr
 8004cec:	7803      	ldrb	r3, [r0, #0]
 8004cee:	428b      	cmp	r3, r1
 8004cf0:	d0fb      	beq.n	8004cea <memchr+0xa>
 8004cf2:	3001      	adds	r0, #1
 8004cf4:	e7f6      	b.n	8004ce4 <memchr+0x4>

08004cf6 <memcpy>:
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	b510      	push	{r4, lr}
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d100      	bne.n	8004d00 <memcpy+0xa>
 8004cfe:	bd10      	pop	{r4, pc}
 8004d00:	5ccc      	ldrb	r4, [r1, r3]
 8004d02:	54c4      	strb	r4, [r0, r3]
 8004d04:	3301      	adds	r3, #1
 8004d06:	e7f8      	b.n	8004cfa <memcpy+0x4>

08004d08 <memmove>:
 8004d08:	b510      	push	{r4, lr}
 8004d0a:	4288      	cmp	r0, r1
 8004d0c:	d902      	bls.n	8004d14 <memmove+0xc>
 8004d0e:	188b      	adds	r3, r1, r2
 8004d10:	4298      	cmp	r0, r3
 8004d12:	d303      	bcc.n	8004d1c <memmove+0x14>
 8004d14:	2300      	movs	r3, #0
 8004d16:	e007      	b.n	8004d28 <memmove+0x20>
 8004d18:	5c8b      	ldrb	r3, [r1, r2]
 8004d1a:	5483      	strb	r3, [r0, r2]
 8004d1c:	3a01      	subs	r2, #1
 8004d1e:	d2fb      	bcs.n	8004d18 <memmove+0x10>
 8004d20:	bd10      	pop	{r4, pc}
 8004d22:	5ccc      	ldrb	r4, [r1, r3]
 8004d24:	54c4      	strb	r4, [r0, r3]
 8004d26:	3301      	adds	r3, #1
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d1fa      	bne.n	8004d22 <memmove+0x1a>
 8004d2c:	e7f8      	b.n	8004d20 <memmove+0x18>
	...

08004d30 <_free_r>:
 8004d30:	b570      	push	{r4, r5, r6, lr}
 8004d32:	0005      	movs	r5, r0
 8004d34:	2900      	cmp	r1, #0
 8004d36:	d010      	beq.n	8004d5a <_free_r+0x2a>
 8004d38:	1f0c      	subs	r4, r1, #4
 8004d3a:	6823      	ldr	r3, [r4, #0]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	da00      	bge.n	8004d42 <_free_r+0x12>
 8004d40:	18e4      	adds	r4, r4, r3
 8004d42:	0028      	movs	r0, r5
 8004d44:	f000 f8d4 	bl	8004ef0 <__malloc_lock>
 8004d48:	4a1d      	ldr	r2, [pc, #116]	; (8004dc0 <_free_r+0x90>)
 8004d4a:	6813      	ldr	r3, [r2, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d105      	bne.n	8004d5c <_free_r+0x2c>
 8004d50:	6063      	str	r3, [r4, #4]
 8004d52:	6014      	str	r4, [r2, #0]
 8004d54:	0028      	movs	r0, r5
 8004d56:	f000 f8cc 	bl	8004ef2 <__malloc_unlock>
 8004d5a:	bd70      	pop	{r4, r5, r6, pc}
 8004d5c:	42a3      	cmp	r3, r4
 8004d5e:	d909      	bls.n	8004d74 <_free_r+0x44>
 8004d60:	6821      	ldr	r1, [r4, #0]
 8004d62:	1860      	adds	r0, r4, r1
 8004d64:	4283      	cmp	r3, r0
 8004d66:	d1f3      	bne.n	8004d50 <_free_r+0x20>
 8004d68:	6818      	ldr	r0, [r3, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	1841      	adds	r1, r0, r1
 8004d6e:	6021      	str	r1, [r4, #0]
 8004d70:	e7ee      	b.n	8004d50 <_free_r+0x20>
 8004d72:	0013      	movs	r3, r2
 8004d74:	685a      	ldr	r2, [r3, #4]
 8004d76:	2a00      	cmp	r2, #0
 8004d78:	d001      	beq.n	8004d7e <_free_r+0x4e>
 8004d7a:	42a2      	cmp	r2, r4
 8004d7c:	d9f9      	bls.n	8004d72 <_free_r+0x42>
 8004d7e:	6819      	ldr	r1, [r3, #0]
 8004d80:	1858      	adds	r0, r3, r1
 8004d82:	42a0      	cmp	r0, r4
 8004d84:	d10b      	bne.n	8004d9e <_free_r+0x6e>
 8004d86:	6820      	ldr	r0, [r4, #0]
 8004d88:	1809      	adds	r1, r1, r0
 8004d8a:	1858      	adds	r0, r3, r1
 8004d8c:	6019      	str	r1, [r3, #0]
 8004d8e:	4282      	cmp	r2, r0
 8004d90:	d1e0      	bne.n	8004d54 <_free_r+0x24>
 8004d92:	6810      	ldr	r0, [r2, #0]
 8004d94:	6852      	ldr	r2, [r2, #4]
 8004d96:	1841      	adds	r1, r0, r1
 8004d98:	6019      	str	r1, [r3, #0]
 8004d9a:	605a      	str	r2, [r3, #4]
 8004d9c:	e7da      	b.n	8004d54 <_free_r+0x24>
 8004d9e:	42a0      	cmp	r0, r4
 8004da0:	d902      	bls.n	8004da8 <_free_r+0x78>
 8004da2:	230c      	movs	r3, #12
 8004da4:	602b      	str	r3, [r5, #0]
 8004da6:	e7d5      	b.n	8004d54 <_free_r+0x24>
 8004da8:	6821      	ldr	r1, [r4, #0]
 8004daa:	1860      	adds	r0, r4, r1
 8004dac:	4282      	cmp	r2, r0
 8004dae:	d103      	bne.n	8004db8 <_free_r+0x88>
 8004db0:	6810      	ldr	r0, [r2, #0]
 8004db2:	6852      	ldr	r2, [r2, #4]
 8004db4:	1841      	adds	r1, r0, r1
 8004db6:	6021      	str	r1, [r4, #0]
 8004db8:	6062      	str	r2, [r4, #4]
 8004dba:	605c      	str	r4, [r3, #4]
 8004dbc:	e7ca      	b.n	8004d54 <_free_r+0x24>
 8004dbe:	46c0      	nop			; (mov r8, r8)
 8004dc0:	2000009c 	.word	0x2000009c

08004dc4 <_malloc_r>:
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	b570      	push	{r4, r5, r6, lr}
 8004dc8:	1ccd      	adds	r5, r1, #3
 8004dca:	439d      	bics	r5, r3
 8004dcc:	3508      	adds	r5, #8
 8004dce:	0006      	movs	r6, r0
 8004dd0:	2d0c      	cmp	r5, #12
 8004dd2:	d21e      	bcs.n	8004e12 <_malloc_r+0x4e>
 8004dd4:	250c      	movs	r5, #12
 8004dd6:	42a9      	cmp	r1, r5
 8004dd8:	d81d      	bhi.n	8004e16 <_malloc_r+0x52>
 8004dda:	0030      	movs	r0, r6
 8004ddc:	f000 f888 	bl	8004ef0 <__malloc_lock>
 8004de0:	4a25      	ldr	r2, [pc, #148]	; (8004e78 <_malloc_r+0xb4>)
 8004de2:	6814      	ldr	r4, [r2, #0]
 8004de4:	0021      	movs	r1, r4
 8004de6:	2900      	cmp	r1, #0
 8004de8:	d119      	bne.n	8004e1e <_malloc_r+0x5a>
 8004dea:	4c24      	ldr	r4, [pc, #144]	; (8004e7c <_malloc_r+0xb8>)
 8004dec:	6823      	ldr	r3, [r4, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d103      	bne.n	8004dfa <_malloc_r+0x36>
 8004df2:	0030      	movs	r0, r6
 8004df4:	f000 f86a 	bl	8004ecc <_sbrk_r>
 8004df8:	6020      	str	r0, [r4, #0]
 8004dfa:	0029      	movs	r1, r5
 8004dfc:	0030      	movs	r0, r6
 8004dfe:	f000 f865 	bl	8004ecc <_sbrk_r>
 8004e02:	1c43      	adds	r3, r0, #1
 8004e04:	d12b      	bne.n	8004e5e <_malloc_r+0x9a>
 8004e06:	230c      	movs	r3, #12
 8004e08:	0030      	movs	r0, r6
 8004e0a:	6033      	str	r3, [r6, #0]
 8004e0c:	f000 f871 	bl	8004ef2 <__malloc_unlock>
 8004e10:	e003      	b.n	8004e1a <_malloc_r+0x56>
 8004e12:	2d00      	cmp	r5, #0
 8004e14:	dadf      	bge.n	8004dd6 <_malloc_r+0x12>
 8004e16:	230c      	movs	r3, #12
 8004e18:	6033      	str	r3, [r6, #0]
 8004e1a:	2000      	movs	r0, #0
 8004e1c:	bd70      	pop	{r4, r5, r6, pc}
 8004e1e:	680b      	ldr	r3, [r1, #0]
 8004e20:	1b5b      	subs	r3, r3, r5
 8004e22:	d419      	bmi.n	8004e58 <_malloc_r+0x94>
 8004e24:	2b0b      	cmp	r3, #11
 8004e26:	d903      	bls.n	8004e30 <_malloc_r+0x6c>
 8004e28:	600b      	str	r3, [r1, #0]
 8004e2a:	18cc      	adds	r4, r1, r3
 8004e2c:	6025      	str	r5, [r4, #0]
 8004e2e:	e003      	b.n	8004e38 <_malloc_r+0x74>
 8004e30:	684b      	ldr	r3, [r1, #4]
 8004e32:	428c      	cmp	r4, r1
 8004e34:	d10d      	bne.n	8004e52 <_malloc_r+0x8e>
 8004e36:	6013      	str	r3, [r2, #0]
 8004e38:	0030      	movs	r0, r6
 8004e3a:	f000 f85a 	bl	8004ef2 <__malloc_unlock>
 8004e3e:	0020      	movs	r0, r4
 8004e40:	2207      	movs	r2, #7
 8004e42:	300b      	adds	r0, #11
 8004e44:	1d23      	adds	r3, r4, #4
 8004e46:	4390      	bics	r0, r2
 8004e48:	1ac3      	subs	r3, r0, r3
 8004e4a:	d0e7      	beq.n	8004e1c <_malloc_r+0x58>
 8004e4c:	425a      	negs	r2, r3
 8004e4e:	50e2      	str	r2, [r4, r3]
 8004e50:	e7e4      	b.n	8004e1c <_malloc_r+0x58>
 8004e52:	6063      	str	r3, [r4, #4]
 8004e54:	000c      	movs	r4, r1
 8004e56:	e7ef      	b.n	8004e38 <_malloc_r+0x74>
 8004e58:	000c      	movs	r4, r1
 8004e5a:	6849      	ldr	r1, [r1, #4]
 8004e5c:	e7c3      	b.n	8004de6 <_malloc_r+0x22>
 8004e5e:	2303      	movs	r3, #3
 8004e60:	1cc4      	adds	r4, r0, #3
 8004e62:	439c      	bics	r4, r3
 8004e64:	42a0      	cmp	r0, r4
 8004e66:	d0e1      	beq.n	8004e2c <_malloc_r+0x68>
 8004e68:	1a21      	subs	r1, r4, r0
 8004e6a:	0030      	movs	r0, r6
 8004e6c:	f000 f82e 	bl	8004ecc <_sbrk_r>
 8004e70:	1c43      	adds	r3, r0, #1
 8004e72:	d1db      	bne.n	8004e2c <_malloc_r+0x68>
 8004e74:	e7c7      	b.n	8004e06 <_malloc_r+0x42>
 8004e76:	46c0      	nop			; (mov r8, r8)
 8004e78:	2000009c 	.word	0x2000009c
 8004e7c:	200000a0 	.word	0x200000a0

08004e80 <_realloc_r>:
 8004e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e82:	0007      	movs	r7, r0
 8004e84:	000d      	movs	r5, r1
 8004e86:	0016      	movs	r6, r2
 8004e88:	2900      	cmp	r1, #0
 8004e8a:	d105      	bne.n	8004e98 <_realloc_r+0x18>
 8004e8c:	0011      	movs	r1, r2
 8004e8e:	f7ff ff99 	bl	8004dc4 <_malloc_r>
 8004e92:	0004      	movs	r4, r0
 8004e94:	0020      	movs	r0, r4
 8004e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e98:	2a00      	cmp	r2, #0
 8004e9a:	d103      	bne.n	8004ea4 <_realloc_r+0x24>
 8004e9c:	f7ff ff48 	bl	8004d30 <_free_r>
 8004ea0:	0034      	movs	r4, r6
 8004ea2:	e7f7      	b.n	8004e94 <_realloc_r+0x14>
 8004ea4:	f000 f826 	bl	8004ef4 <_malloc_usable_size_r>
 8004ea8:	002c      	movs	r4, r5
 8004eaa:	42b0      	cmp	r0, r6
 8004eac:	d2f2      	bcs.n	8004e94 <_realloc_r+0x14>
 8004eae:	0031      	movs	r1, r6
 8004eb0:	0038      	movs	r0, r7
 8004eb2:	f7ff ff87 	bl	8004dc4 <_malloc_r>
 8004eb6:	1e04      	subs	r4, r0, #0
 8004eb8:	d0ec      	beq.n	8004e94 <_realloc_r+0x14>
 8004eba:	0029      	movs	r1, r5
 8004ebc:	0032      	movs	r2, r6
 8004ebe:	f7ff ff1a 	bl	8004cf6 <memcpy>
 8004ec2:	0029      	movs	r1, r5
 8004ec4:	0038      	movs	r0, r7
 8004ec6:	f7ff ff33 	bl	8004d30 <_free_r>
 8004eca:	e7e3      	b.n	8004e94 <_realloc_r+0x14>

08004ecc <_sbrk_r>:
 8004ecc:	2300      	movs	r3, #0
 8004ece:	b570      	push	{r4, r5, r6, lr}
 8004ed0:	4c06      	ldr	r4, [pc, #24]	; (8004eec <_sbrk_r+0x20>)
 8004ed2:	0005      	movs	r5, r0
 8004ed4:	0008      	movs	r0, r1
 8004ed6:	6023      	str	r3, [r4, #0]
 8004ed8:	f7fb ff48 	bl	8000d6c <_sbrk>
 8004edc:	1c43      	adds	r3, r0, #1
 8004ede:	d103      	bne.n	8004ee8 <_sbrk_r+0x1c>
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d000      	beq.n	8004ee8 <_sbrk_r+0x1c>
 8004ee6:	602b      	str	r3, [r5, #0]
 8004ee8:	bd70      	pop	{r4, r5, r6, pc}
 8004eea:	46c0      	nop			; (mov r8, r8)
 8004eec:	20000250 	.word	0x20000250

08004ef0 <__malloc_lock>:
 8004ef0:	4770      	bx	lr

08004ef2 <__malloc_unlock>:
 8004ef2:	4770      	bx	lr

08004ef4 <_malloc_usable_size_r>:
 8004ef4:	1f0b      	subs	r3, r1, #4
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	1f18      	subs	r0, r3, #4
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	da01      	bge.n	8004f02 <_malloc_usable_size_r+0xe>
 8004efe:	580b      	ldr	r3, [r1, r0]
 8004f00:	18c0      	adds	r0, r0, r3
 8004f02:	4770      	bx	lr

08004f04 <_init>:
 8004f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f06:	46c0      	nop			; (mov r8, r8)
 8004f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f0a:	bc08      	pop	{r3}
 8004f0c:	469e      	mov	lr, r3
 8004f0e:	4770      	bx	lr

08004f10 <_fini>:
 8004f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f12:	46c0      	nop			; (mov r8, r8)
 8004f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f16:	bc08      	pop	{r3}
 8004f18:	469e      	mov	lr, r3
 8004f1a:	4770      	bx	lr
