

package riscv_5stage

import chisel3.Module

//import junctions._



trait Config {
  val xlen = 32
}
