Pablo Abad , Valentin Puente , José Angel Gregorio , Pablo Prieto, Rotary router: an efficient architecture for CMP interconnection networks, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250678]
Dennis Abts , Abdulla Bataineh , Steve Scott , Greg Faanes , Jim Schwarzmeier , Eric Lundberg , Tim Johnson , Mike Bye , Gerald Schwoerer, The Cray BlackWidow: a highly scalable vector multiprocessor, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada[doi>10.1145/1362622.1362646]
Dennis Abts , Michael R. Marty , Philip M. Wells , Peter Klausler , Hong Liu, Energy proportional datacenter networks, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816004]
A. Agarwal, Limits on Interconnection Network Performance, IEEE Transactions on Parallel and Distributed Systems, v.2 n.4, p.398-412, October 1991[doi>10.1109/71.97897]
Jung Ho Ahn , Nathan Binkert , Al Davis , Moray McLaren , Robert S. Schreiber, HyperX: topology, routing, and packaging of efficient large-scale networks, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654101]
Jung Ho Ahn , Sungwoo Choo , John Kim, Network within a network approach to create a scalable high-radix router microarchitecture, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169048]
Baba Arimilli , Ravi Arimilli , Vicente Chung , Scott Clark , Wolfgang Denzel , Ben Drerup , Torsten Hoefler , Jody Joyner , Jerry Lewis , Jian Li , Nan Ni , Ram Rajamony, The PERCS High-Performance Interconnect, Proceedings of the 2010 18th IEEE Symposium on High Performance Interconnects, p.75-82, August 18-20, 2010[doi>10.1109/HOTI.2010.16]
James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
Beyene, W. T., Madden, C., Kim, N., Lee, H.-C., Perego, R., Secker, D., Yuan, C., Vaidyanath, A., and Chang, K. 2008. Design and analysis of a tb/sec memory system. In Electrical Performance of Electronic Packaging.
Nathan Binkert , Al Davis , Norman P. Jouppi , Moray McLaren , Naveen Muralimanohar , Robert Schreiber , Jung Ho Ahn, The role of optics in future high radix switch design, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000116]
Yungho Choi , Timothy Mark Pinkston, Crossbar Analysis for Optimal Deadlock Recovery Router Architecture, Proceedings of the 11th International Symposium on Parallel Processing, p.583-588, April 01-05, 1997
William J. Dally, Performance Analysis of k-ary n-cube Interconnection Networks, IEEE Transactions on Computers, v.39 n.6, p.775-785, June 1990[doi>10.1109/12.53599]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
Hans Eberle , Pedro J. Garcia , José Flich , José Duato , Robert Drost , Nils Gura , David Hopkins , Wladek Olesinski, High-radix crossbar switches enabled by proximity communication, Proceedings of the 2008 ACM/IEEE conference on Supercomputing, November 15-21, 2008, Austin, Texas
Chris Fallin , Chris Craik , Onur Mutlu, CHIPPER: A low-complexity bufferless deflection router, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.144-155, February 12-16, 2011
Ho, R., Mai, K. W., and Horowitz, M. A. 2001. The future of wires. Proc. IEEE 89, 4.
Urs Hoelzle , Luiz Andre Barroso, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Morgan and Claypool Publishers, 2009
Nan Jiang , John Kim , William J. Dally, Indirect adaptive routing on large scale interconnection networks, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555783]
Jin, H., Frumkin, M. A., and Yan, J. C. 1999. The OpenMP implementation of naas parallel benchmarks and its performance. Tech. rep. NAS-99-011, NASA Ames Research Center.
Ajay Joshi , Christopher Batten , Yong-Jin Kwon , Scott Beamer , Imran Shamim , Krste Asanovic , Vladimir Stojanovic, Silicon-photonic clos networks for global on-chip communication, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.124-133, May 10-13, 2009[doi>10.1109/NOCS.2009.5071460]
Karol, M. J., Hluchyj, M. G., and Morgan, S. P. 1987. Input versus output queueing on a space-division packet switch. IEEE Trans. Comm. 35, 12.
John Kim , James Balfour , William Dally, Flattened Butterfly Topology for On-Chip Networks, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.172-182, December 01-05, 2007[doi>10.1109/MICRO.2007.15]
John Kim , William J. Dally , Dennis Abts, Adaptive routing in high-radix clos network, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida[doi>10.1145/1188455.1188552]
John Kim , William J. Dally , Dennis Abts, Flattened butterfly: a cost-efficient topology for high-radix networks, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250679]
John Kim , Wiliam J. Dally , Steve Scott , Dennis Abts, Technology-Driven, Highly-Scalable Dragonfly Topology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.77-88, June 21-25, 2008[doi>10.1109/ISCA.2008.19]
John Kim , William Dally , Steve Scott , Dennis Abts, Cost-Efficient Dragonfly Topology for Large-Scale Systems, IEEE Micro, v.29 n.1, p.33-40, January 2009[doi>10.1109/MM.2009.5]
John Kim , William J. Dally , Brian Towles , Amit K. Gupta, Microarchitecture of a High-Radix Router, Proceedings of the 32nd annual international symposium on Computer Architecture, p.420-431, June 04-08, 2005[doi>10.1109/ISCA.2005.35]
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, Proceedings of the 33rd annual international symposium on Computer Architecture, p.4-15, June 17-21, 2006[doi>10.1109/ISCA.2006.6]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Nick McKeown, The iSLIP scheduling algorithm for input-queued switches, IEEE/ACM Transactions on Networking (TON), v.7 n.2, p.188-201, April 1999[doi>10.1109/90.769767]
Miller, D. A.B. 2009. Device requirements for optical interconnects to silicon chips. Proc. IEEE 97, 7.
Miura, N., Kasuga, K., Saito, M., and Kuroda, T. 2010. An 8tb/s 1pj/b 0.8mm2/tb/s QDR inductive-coupling interface between 65nm CMOS GPU and 0.1um DRAM. In Proceedings of the 57<sup>th</sup> International Solid-State Circuits Conference.
G. Mora , J. Flich , J. Duato , P. López , E. Baydal , O. Lysne, Towards an efficient switch architecture for high-radix switches, Proceedings of the 2006 ACM/IEEE symposium on Architecture for networking and communications systems, December 03-05, 2006, San Jose, California, USA[doi>10.1145/1185347.1185350]
Nicopoulos, C., Narayanan, V., and Das, C. R. 2010. Network-on-Chip Architectures. Springer.
O'Mahony, F., Kennedy, J., Jaussi, J. E., Balamurugan, G., Mansuri, M., Roberts, C., Shekhar, S., Mooney, R., and Casper, B. 2010. A 47x10gb/s 1.4mw/(gb/s) parallel interface in 45nm CMOS. In Proceedings of the 57<sup>th</sup> International Solid-State Circuits Conference.
Passas, G., Katevenis, M., and Pnevmatikatos, D. N. 2012. Crossbar NoCs are scalable beyond 100 nodes. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 31, 4.
Larry L. Peterson , Bruce S. Davie, Computer Networks, Fourth Edition: A Systems Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Duncan Roweth , Trevor Jones, QsNetIII an Adaptively Routed Network for High Performance Computing, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.157-164, August 26-28, 2008[doi>10.1109/HOTI.2008.31]
Satpathy, S., Sewell, Manville, T., Chen, Y.-P., Dreslinski, R., Sylvester, D., Mudge, T., and Blaauw, D. 2012. A 4.5tb/s 3.4tb/s/w 64×64 switch fabric with self-updating least-recently-granted priority and quality-of-service arbitration in 45nm CMOS. In Proceedings of the 59<sup>th</sup> International Solid-State Circuits Conference.
Steve Scott , Dennis Abts , John Kim , William J. Dally, The BlackWidow High-Radix Clos Network, Proceedings of the 33rd annual international symposium on Computer Architecture, p.16-28, June 17-21, 2006[doi>10.1109/ISCA.2006.40]
Shamim, I. 2009. Energy efficient links and routers for multi-processor computer systems. Master's thesis. Massachusetts Institute of Technology, Cambridge, MA. http://dspace.mit.edu/handle/1721.1/54650.
Singh, A. 2005. Load-balanced routing in interconnection networks. Ph.D. dissertation, Stanford University.http://pdf.aminer.org/000/338/323/balanced_routing.pdf.
Ivan Sutherland , Bob Sproull , David Harris, Logical effort: designing fast CMOS circuits, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1999
Valiant, L. G. 1982. A scheme for fast parallel communication. SIAM J. Comput. 11, 2.
Hang-Sheng Wang , Li-Shiuan Peh , Sharad Malik, A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers, Proceedings of the 10th Symposium on High Performance Interconnects HOT Interconnects, p.21, August 21-23, 2002
Chih Yang, Design of High-Speed Serial Links in CMOS, Stanford University, Stanford, CA, 1998
Yulei Zhang , Xiang Hu , Alina Deutsch , A. Ege Engin , James F. Buckwalter , Chung-Kuan Cheng, Prediction of high-performance on-chip global interconnection, Proceedings of the 11th international workshop on System level interconnect prediction, July 26-27, 2009, San Francisco, CA, USA[doi>10.1145/1572471.1572482]
Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]
