// Seed: 1080285331
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tri1  id_6;
  uwire id_7;
  assign id_7 = 1 ? id_5 == id_7 : id_7 ? 1 : 1;
  id_8(
      .id_0(id_6 == 1), .id_1(id_6), .id_2(1'h0), .id_3(1)
  );
endmodule
module module_1;
  wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2
  );
  wire id_3;
endmodule
