<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › prism54 › isl_38xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>isl_38xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2002 Intersil Americas Inc.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ISL_38XX_H</span>
<span class="cp">#define _ISL_38XX_H</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/byteorder.h&gt;</span>

<span class="cp">#define ISL38XX_CB_RX_QSIZE                     8</span>
<span class="cp">#define ISL38XX_CB_TX_QSIZE                     32</span>

<span class="cm">/* ISL38XX Access Point Specific definitions */</span>
<span class="cp">#define ISL38XX_MAX_WDS_LINKS                   8</span>

<span class="cm">/* ISL38xx Client Specific definitions */</span>
<span class="cp">#define ISL38XX_PSM_ACTIVE_STATE                0</span>
<span class="cp">#define ISL38XX_PSM_POWERSAVE_STATE             1</span>

<span class="cm">/* ISL38XX Host Interface Definitions */</span>
<span class="cp">#define ISL38XX_PCI_MEM_SIZE                    0x02000</span>
<span class="cp">#define ISL38XX_MEMORY_WINDOW_SIZE              0x01000</span>
<span class="cp">#define ISL38XX_DEV_FIRMWARE_ADDRES             0x20000</span>
<span class="cp">#define ISL38XX_WRITEIO_DELAY                   10	</span><span class="cm">/* in us */</span><span class="cp"></span>
<span class="cp">#define ISL38XX_RESET_DELAY                     50	</span><span class="cm">/* in ms */</span><span class="cp"></span>
<span class="cp">#define ISL38XX_WAIT_CYCLE                      10	</span><span class="cm">/* in 10ms */</span><span class="cp"></span>
<span class="cp">#define ISL38XX_MAX_WAIT_CYCLES                 10</span>

<span class="cm">/* PCI Memory Area */</span>
<span class="cp">#define ISL38XX_HARDWARE_REG                    0x0000</span>
<span class="cp">#define ISL38XX_CARDBUS_CIS                     0x0800</span>
<span class="cp">#define ISL38XX_DIRECT_MEM_WIN                  0x1000</span>

<span class="cm">/* Hardware registers */</span>
<span class="cp">#define ISL38XX_DEV_INT_REG                     0x0000</span>
<span class="cp">#define ISL38XX_INT_IDENT_REG                   0x0010</span>
<span class="cp">#define ISL38XX_INT_ACK_REG                     0x0014</span>
<span class="cp">#define ISL38XX_INT_EN_REG                      0x0018</span>
<span class="cp">#define ISL38XX_GEN_PURP_COM_REG_1              0x0020</span>
<span class="cp">#define ISL38XX_GEN_PURP_COM_REG_2              0x0024</span>
<span class="cp">#define ISL38XX_CTRL_BLK_BASE_REG               ISL38XX_GEN_PURP_COM_REG_1</span>
<span class="cp">#define ISL38XX_DIR_MEM_BASE_REG                0x0030</span>
<span class="cp">#define ISL38XX_CTRL_STAT_REG                   0x0078</span>

<span class="cm">/* High end mobos queue up pci writes, the following</span>
<span class="cm"> * is used to &quot;read&quot; from after a write to force flush */</span>
<span class="cp">#define ISL38XX_PCI_POSTING_FLUSH		ISL38XX_INT_EN_REG</span>

<span class="cm">/**</span>
<span class="cm"> * isl38xx_w32_flush - PCI iomem write helper</span>
<span class="cm"> * @base: (host) memory base address of the device</span>
<span class="cm"> * @val: 32bit value (host order) to write</span>
<span class="cm"> * @offset: byte offset into @base to write value to</span>
<span class="cm"> *</span>
<span class="cm"> *  This helper takes care of writing a 32bit datum to the</span>
<span class="cm"> *  specified offset into the device&#39;s pci memory space, and making sure</span>
<span class="cm"> *  the pci memory buffers get flushed by performing one harmless read</span>
<span class="cm"> *  from the %ISL38XX_PCI_POSTING_FLUSH offset.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">isl38xx_w32_flush</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">ISL38XX_PCI_POSTING_FLUSH</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Device Interrupt register bits */</span>
<span class="cp">#define ISL38XX_DEV_INT_RESET                   0x0001</span>
<span class="cp">#define ISL38XX_DEV_INT_UPDATE                  0x0002</span>
<span class="cp">#define ISL38XX_DEV_INT_WAKEUP                  0x0008</span>
<span class="cp">#define ISL38XX_DEV_INT_SLEEP                   0x0010</span>

<span class="cm">/* Interrupt Identification/Acknowledge/Enable register bits */</span>
<span class="cp">#define ISL38XX_INT_IDENT_UPDATE                0x0002</span>
<span class="cp">#define ISL38XX_INT_IDENT_INIT                  0x0004</span>
<span class="cp">#define ISL38XX_INT_IDENT_WAKEUP                0x0008</span>
<span class="cp">#define ISL38XX_INT_IDENT_SLEEP                 0x0010</span>
<span class="cp">#define ISL38XX_INT_SOURCES                     0x001E</span>

<span class="cm">/* Control/Status register bits */</span>
<span class="cm">/* Looks like there are other meaningful bits</span>
<span class="cm">    0x20004400 seen in normal operation,</span>
<span class="cm">    0x200044db at &#39;timeout waiting for mgmt response&#39;</span>
<span class="cm">*/</span>
<span class="cp">#define ISL38XX_CTRL_STAT_SLEEPMODE             0x00000200</span>
<span class="cp">#define	ISL38XX_CTRL_STAT_CLKRUN		0x00800000</span>
<span class="cp">#define ISL38XX_CTRL_STAT_RESET                 0x10000000</span>
<span class="cp">#define ISL38XX_CTRL_STAT_RAMBOOT               0x20000000</span>
<span class="cp">#define ISL38XX_CTRL_STAT_STARTHALTED           0x40000000</span>
<span class="cp">#define ISL38XX_CTRL_STAT_HOST_OVERRIDE         0x80000000</span>

<span class="cm">/* Control Block definitions */</span>
<span class="cp">#define ISL38XX_CB_RX_DATA_LQ                   0</span>
<span class="cp">#define ISL38XX_CB_TX_DATA_LQ                   1</span>
<span class="cp">#define ISL38XX_CB_RX_DATA_HQ                   2</span>
<span class="cp">#define ISL38XX_CB_TX_DATA_HQ                   3</span>
<span class="cp">#define ISL38XX_CB_RX_MGMTQ                     4</span>
<span class="cp">#define ISL38XX_CB_TX_MGMTQ                     5</span>
<span class="cp">#define ISL38XX_CB_QCOUNT                       6</span>
<span class="cp">#define ISL38XX_CB_MGMT_QSIZE                   4</span>
<span class="cp">#define ISL38XX_MIN_QTHRESHOLD                  4	</span><span class="cm">/* fragments */</span><span class="cp"></span>

<span class="cm">/* Memory Manager definitions */</span>
<span class="cp">#define MGMT_FRAME_SIZE                         1500	</span><span class="cm">/* &gt;= size struct obj_bsslist */</span><span class="cp"></span>
<span class="cp">#define MGMT_TX_FRAME_COUNT                     24	</span><span class="cm">/* max 4 + spare 4 + 8 init */</span><span class="cp"></span>
<span class="cp">#define MGMT_RX_FRAME_COUNT                     24	</span><span class="cm">/* 4*4 + spare 8 */</span><span class="cp"></span>
<span class="cp">#define MGMT_FRAME_COUNT                        (MGMT_TX_FRAME_COUNT + MGMT_RX_FRAME_COUNT)</span>
<span class="cp">#define CONTROL_BLOCK_SIZE                      1024	</span><span class="cm">/* should be enough */</span><span class="cp"></span>
<span class="cp">#define PSM_FRAME_SIZE                          1536</span>
<span class="cp">#define PSM_MINIMAL_STATION_COUNT               64</span>
<span class="cp">#define PSM_FRAME_COUNT                         PSM_MINIMAL_STATION_COUNT</span>
<span class="cp">#define PSM_BUFFER_SIZE                         PSM_FRAME_SIZE * PSM_FRAME_COUNT</span>
<span class="cp">#define MAX_TRAP_RX_QUEUE                       4</span>
<span class="cp">#define HOST_MEM_BLOCK                          CONTROL_BLOCK_SIZE + PSM_BUFFER_SIZE</span>

<span class="cm">/* Fragment package definitions */</span>
<span class="cp">#define FRAGMENT_FLAG_MF                        0x0001</span>
<span class="cp">#define MAX_FRAGMENT_SIZE                       1536</span>

<span class="cm">/* In monitor mode frames have a header. I don&#39;t know exactly how big those</span>
<span class="cm"> * frame can be but I&#39;ve never seen any frame bigger than 1584... :</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_FRAGMENT_SIZE_RX	                1600</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">address</span><span class="p">;</span>		<span class="cm">/* physical address on host */</span>
	<span class="n">__le16</span> <span class="n">size</span><span class="p">;</span>		<span class="cm">/* packet size */</span>
	<span class="n">__le16</span> <span class="n">flags</span><span class="p">;</span>		<span class="cm">/* set of bit-wise flags */</span>
<span class="p">}</span> <span class="n">isl38xx_fragment</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">isl38xx_cb</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">driver_curr_frag</span><span class="p">[</span><span class="n">ISL38XX_CB_QCOUNT</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">device_curr_frag</span><span class="p">[</span><span class="n">ISL38XX_CB_QCOUNT</span><span class="p">];</span>
	<span class="n">isl38xx_fragment</span> <span class="n">rx_data_low</span><span class="p">[</span><span class="n">ISL38XX_CB_RX_QSIZE</span><span class="p">];</span>
	<span class="n">isl38xx_fragment</span> <span class="n">tx_data_low</span><span class="p">[</span><span class="n">ISL38XX_CB_TX_QSIZE</span><span class="p">];</span>
	<span class="n">isl38xx_fragment</span> <span class="n">rx_data_high</span><span class="p">[</span><span class="n">ISL38XX_CB_RX_QSIZE</span><span class="p">];</span>
	<span class="n">isl38xx_fragment</span> <span class="n">tx_data_high</span><span class="p">[</span><span class="n">ISL38XX_CB_TX_QSIZE</span><span class="p">];</span>
	<span class="n">isl38xx_fragment</span> <span class="n">rx_data_mgmt</span><span class="p">[</span><span class="n">ISL38XX_CB_MGMT_QSIZE</span><span class="p">];</span>
	<span class="n">isl38xx_fragment</span> <span class="n">tx_data_mgmt</span><span class="p">[</span><span class="n">ISL38XX_CB_MGMT_QSIZE</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">isl38xx_cb</span> <span class="n">isl38xx_control_block</span><span class="p">;</span>

<span class="cm">/* determine number of entries currently in queue */</span>
<span class="kt">int</span> <span class="n">isl38xx_in_queue</span><span class="p">(</span><span class="n">isl38xx_control_block</span> <span class="o">*</span><span class="n">cb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">queue</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">isl38xx_disable_interrupts</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">isl38xx_enable_common_interrupts</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">isl38xx_handle_sleep_request</span><span class="p">(</span><span class="n">isl38xx_control_block</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="p">,</span>
				  <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">isl38xx_handle_wakeup</span><span class="p">(</span><span class="n">isl38xx_control_block</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">isl38xx_trigger_device</span><span class="p">(</span><span class="kt">int</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">isl38xx_interface_reset</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">,</span> <span class="n">dma_addr_t</span><span class="p">);</span>

<span class="cp">#endif				</span><span class="cm">/* _ISL_38XX_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
