module pc(
input [31:0] nxt_pc, 
input clk,
output reg [31:0] pc
);
reg temp = 0; 
always @(posedge clk) begin
	if (temp == 0) begin
		pc = temp;
		temp = 1;
	end
	else pc = nxt_pc;
end	
endmodule 

