{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573340836934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573340836934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 23:07:16 2019 " "Processing started: Sat Nov 09 23:07:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573340836934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573340836934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC_RAM -c PC_RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC_RAM -c PC_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573340836934 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573340837169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-behavioral " "Found design unit 1: MUX_2_1-behavioral" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837504 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573340837504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_8-Behavioral " "Found design unit 1: DFF_8-Behavioral" {  } { { "../ProgramCounterLAB/DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837507 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Found entity 1: DFF_8" {  } { { "../ProgramCounterLAB/DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573340837507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_1-Behavioral " "Found design unit 1: DFF_1-Behavioral" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837509 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573340837509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/memory/altdpram0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/memory/altdpram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdpram0-SYN " "Found design unit 1: altdpram0-SYN" {  } { { "../Memory/altdpram0.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837512 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdpram0 " "Found entity 1: altdpram0" {  } { { "../Memory/altdpram0.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573340837512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/programcountertoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/programcountertoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounterTopLevel-behavioral " "Found design unit 1: ProgramCounterTopLevel-behavioral" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837515 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterTopLevel " "Found entity 1: ProgramCounterTopLevel" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573340837515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/memory/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/memory/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-bdf_type " "Found design unit 1: RAM-bdf_type" {  } { { "../Memory/RAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837517 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../Memory/RAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573340837517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelIO_pkg " "Found design unit 1: TopLevelIO_pkg" {  } { { "../TopLevelIO_pkg/TopLevelIO_pkg.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/TopLevelIO_pkg/TopLevelIO_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573340837519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ram_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_ram_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_RAM_TopLevel-behavioral " "Found design unit 1: PC_RAM_TopLevel-behavioral" {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837521 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_RAM_TopLevel " "Found entity 1: PC_RAM_TopLevel" {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573340837521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC_RAM_TopLevel " "Elaborating entity \"PC_RAM_TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573340837555 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_PC PC_RAM_TopLevel.vhd(12) " "VHDL Signal Declaration warning at PC_RAM_TopLevel.vhd(12): used implicit default value for signal \"o_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573340837556 "|PC_RAM_TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_1\"" {  } { { "PC_RAM_TopLevel.vhd" "RAM_1" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram0 RAM:RAM_1\|altdpram0:b2v_inst " "Elaborating entity \"altdpram0\" for hierarchy \"RAM:RAM_1\|altdpram0:b2v_inst\"" {  } { { "../Memory/RAM.vhd" "b2v_inst" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\"" {  } { { "../Memory/altdpram0.vhd" "altsyncram_component" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\"" {  } { { "../Memory/altdpram0.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M512 " "Parameter \"ram_block_type\" = \"M512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837596 ""}  } { { "../Memory/altdpram0.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573340837596 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M512 blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M512 blocks -- using available memory blocks" {  } { { "db/altsyncram_l6q1.tdf" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/db/altsyncram_l6q1.tdf" 323 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1573340837653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6q1 " "Found entity 1: altsyncram_l6q1" {  } { { "db/altsyncram_l6q1.tdf" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/db/altsyncram_l6q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573340837653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573340837653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6q1 RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_l6q1:auto_generated " "Elaborating entity \"altsyncram_l6q1\" for hierarchy \"RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_l6q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programfile/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounterTopLevel ProgramCounterTopLevel:PC " "Elaborating entity \"ProgramCounterTopLevel\" for hierarchy \"ProgramCounterTopLevel:PC\"" {  } { { "PC_RAM_TopLevel.vhd" "PC" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:0:DFFn " "Elaborating entity \"DFF_1\" for hierarchy \"ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:0:DFFn\"" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "\\GenerateDFFs:0:DFFn" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837658 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST DFF_1.vhd(19) " "VHDL Process Statement warning at DFF_1.vhd(19): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573340837659 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|DFF_1:\GenerateDFFs:0:DFFn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateDMUX:0:DMUX " "Elaborating entity \"MUX_2_1\" for hierarchy \"ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateDMUX:0:DMUX\"" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "\\GenerateDMUX:0:DMUX" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573340837662 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:CMUX1\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:CMUX1\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573340838422 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:CMUX1|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:1:CMUX\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:1:CMUX\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573340838422 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:\GenerateCMUX:1:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:2:CMUX\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:2:CMUX\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573340838422 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:\GenerateCMUX:2:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:3:CMUX\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:3:CMUX\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573340838422 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:\GenerateCMUX:3:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:4:CMUX\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:4:CMUX\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573340838422 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:\GenerateCMUX:4:CMUX|Selector0~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1573340838422 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_PC.PC_COUNT_OUT\[0\] GND " "Pin \"o_PC.PC_COUNT_OUT\[0\]\" is stuck at GND" {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573340838710 "|PC_RAM_TopLevel|o_PC.PC_COUNT_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PC.PC_COUNT_OUT\[1\] GND " "Pin \"o_PC.PC_COUNT_OUT\[1\]\" is stuck at GND" {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573340838710 "|PC_RAM_TopLevel|o_PC.PC_COUNT_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PC.PC_COUNT_OUT\[2\] GND " "Pin \"o_PC.PC_COUNT_OUT\[2\]\" is stuck at GND" {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573340838710 "|PC_RAM_TopLevel|o_PC.PC_COUNT_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PC.PC_COUNT_OUT\[3\] GND " "Pin \"o_PC.PC_COUNT_OUT\[3\]\" is stuck at GND" {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573340838710 "|PC_RAM_TopLevel|o_PC.PC_COUNT_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_PC.PC_COUNT_OUT\[4\] GND " "Pin \"o_PC.PC_COUNT_OUT\[4\]\" is stuck at GND" {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PCRAM/PC_RAM_TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573340838710 "|PC_RAM_TopLevel|o_PC.PC_COUNT_OUT[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573340838710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573340838807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573340839049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573340839049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573340839660 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573340839660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573340839660 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1573340839660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573340839660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573340839696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 23:07:19 2019 " "Processing ended: Sat Nov 09 23:07:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573340839696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573340839696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573340839696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573340839696 ""}
