--------------- Build Started: 02/20/2016 16:39:18 Project: CapSense_CSD_P4_Sample, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Amit\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p F:\IoT\CapSense_CSD_P4_Sample.cydsn\CapSense_CSD_P4_Sample.cyprj -d CY8C4247LQI-BL483 -s F:\IoT\CapSense_CSD_P4_Sample.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "LED_1(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "LED_2(0)". (App=cydsfit)
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 02/20/2016 16:39:30 ---------------
