#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000013032094660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000130320947f0 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_000001303208fd00 .functor NOT 1, L_00000130321071d0, C4<0>, C4<0>, C4<0>;
L_00000130321092b0 .functor XOR 1, L_00000130321074f0, L_0000013032107130, C4<0>, C4<0>;
L_00000130321088a0 .functor XOR 1, L_00000130321092b0, L_0000013032106190, C4<0>, C4<0>;
v0000013032104ea0_0 .net *"_ivl_10", 0 0, L_0000013032106190;  1 drivers
v00000130321058d0_0 .net *"_ivl_12", 0 0, L_00000130321088a0;  1 drivers
v0000013032105c90_0 .net *"_ivl_2", 0 0, L_0000013032105dd0;  1 drivers
v0000013032106050_0 .net *"_ivl_4", 0 0, L_00000130321074f0;  1 drivers
v0000013032106f50_0 .net *"_ivl_6", 0 0, L_0000013032107130;  1 drivers
v0000013032106e10_0 .net *"_ivl_8", 0 0, L_00000130321092b0;  1 drivers
v0000013032106b90_0 .net "a", 0 0, v0000013032104040_0;  1 drivers
v0000013032105970_0 .net "b", 0 0, v0000013032104fe0_0;  1 drivers
v0000013032106910_0 .net "c", 0 0, v0000013032103e60_0;  1 drivers
v0000013032106c30_0 .var "clk", 0 0;
v0000013032106ff0_0 .net "d", 0 0, v0000013032103780_0;  1 drivers
v0000013032105fb0_0 .net "out_dut", 0 0, L_00000130321086e0;  1 drivers
v0000013032105f10_0 .net "out_ref", 0 0, L_000001303208f7c0;  1 drivers
v0000013032106410_0 .var/2u "stats1", 159 0;
v0000013032106230_0 .var/2u "strobe", 0 0;
v0000013032105ab0_0 .net "tb_match", 0 0, L_00000130321071d0;  1 drivers
v00000130321062d0_0 .net "tb_mismatch", 0 0, L_000001303208fd00;  1 drivers
v0000013032106730_0 .net "wavedrom_enable", 0 0, v00000130321054e0_0;  1 drivers
v00000130321064b0_0 .net "wavedrom_title", 511 0, v0000013032105260_0;  1 drivers
L_0000013032105dd0 .concat [ 1 0 0 0], L_000001303208f7c0;
L_00000130321074f0 .concat [ 1 0 0 0], L_000001303208f7c0;
L_0000013032107130 .concat [ 1 0 0 0], L_00000130321086e0;
L_0000013032106190 .concat [ 1 0 0 0], L_000001303208f7c0;
L_00000130321071d0 .cmp/eeq 1, L_0000013032105dd0, L_00000130321088a0;
S_00000130320a9fa0 .scope module, "good1" "RefModule" 3 88, 4 2 0, S_00000130320947f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_00000130320900f0 .functor NOT 1, v0000013032103e60_0, C4<0>, C4<0>, C4<0>;
L_000001303208f910 .functor NOT 1, v0000013032104fe0_0, C4<0>, C4<0>, C4<0>;
L_000001303208ff30 .functor AND 1, L_00000130320900f0, L_000001303208f910, C4<1>, C4<1>;
L_000001303208f590 .functor NOT 1, v0000013032103780_0, C4<0>, C4<0>, C4<0>;
L_000001303208f670 .functor NOT 1, v0000013032104040_0, C4<0>, C4<0>, C4<0>;
L_000001303208f6e0 .functor AND 1, L_000001303208f590, L_000001303208f670, C4<1>, C4<1>;
L_0000013032090160 .functor OR 1, L_000001303208ff30, L_000001303208f6e0, C4<0>, C4<0>;
L_00000130320901d0 .functor AND 1, v0000013032104040_0, v0000013032103e60_0, C4<1>, C4<1>;
L_0000013032090240 .functor AND 1, L_00000130320901d0, v0000013032103780_0, C4<1>, C4<1>;
L_00000130320902b0 .functor OR 1, L_0000013032090160, L_0000013032090240, C4<0>, C4<0>;
L_000001303208fd70 .functor AND 1, v0000013032104fe0_0, v0000013032103e60_0, C4<1>, C4<1>;
L_000001303208fec0 .functor AND 1, L_000001303208fd70, v0000013032103780_0, C4<1>, C4<1>;
L_000001303208f7c0 .functor OR 1, L_00000130320902b0, L_000001303208fec0, C4<0>, C4<0>;
v000001303208ae30_0 .net *"_ivl_0", 0 0, L_00000130320900f0;  1 drivers
v000001303208aa70_0 .net *"_ivl_10", 0 0, L_000001303208f6e0;  1 drivers
v0000013032103820_0 .net *"_ivl_12", 0 0, L_0000013032090160;  1 drivers
v00000130321045e0_0 .net *"_ivl_14", 0 0, L_00000130320901d0;  1 drivers
v0000013032104f40_0 .net *"_ivl_16", 0 0, L_0000013032090240;  1 drivers
v0000013032105080_0 .net *"_ivl_18", 0 0, L_00000130320902b0;  1 drivers
v0000013032103be0_0 .net *"_ivl_2", 0 0, L_000001303208f910;  1 drivers
v00000130321036e0_0 .net *"_ivl_20", 0 0, L_000001303208fd70;  1 drivers
v0000013032103a00_0 .net *"_ivl_22", 0 0, L_000001303208fec0;  1 drivers
v0000013032104860_0 .net *"_ivl_4", 0 0, L_000001303208ff30;  1 drivers
v00000130321044a0_0 .net *"_ivl_6", 0 0, L_000001303208f590;  1 drivers
v0000013032104540_0 .net *"_ivl_8", 0 0, L_000001303208f670;  1 drivers
v0000013032103c80_0 .net "a", 0 0, v0000013032104040_0;  alias, 1 drivers
v0000013032105120_0 .net "b", 0 0, v0000013032104fe0_0;  alias, 1 drivers
v0000013032104a40_0 .net "c", 0 0, v0000013032103e60_0;  alias, 1 drivers
v0000013032103fa0_0 .net "d", 0 0, v0000013032103780_0;  alias, 1 drivers
v0000013032103640_0 .net "out", 0 0, L_000001303208f7c0;  alias, 1 drivers
S_00000130320aa130 .scope module, "stim1" "stimulus_gen" 3 81, 3 6 0, S_00000130320947f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0000013032104040_0 .var "a", 0 0;
v0000013032104fe0_0 .var "b", 0 0;
v0000013032103e60_0 .var "c", 0 0;
v0000013032103960_0 .net "clk", 0 0, v0000013032106c30_0;  1 drivers
v0000013032103780_0 .var "d", 0 0;
v00000130321054e0_0 .var "wavedrom_enable", 0 0;
v0000013032105260_0 .var "wavedrom_title", 511 0;
S_000001303204c500 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 27, 3 27 0, S_00000130320aa130;
 .timescale -12 -12;
v0000013032104900_0 .var/2s "count", 31 0;
E_00000130320af1a0/0 .event negedge, v0000013032103960_0;
E_00000130320af1a0/1 .event posedge, v0000013032103960_0;
E_00000130320af1a0 .event/or E_00000130320af1a0/0, E_00000130320af1a0/1;
E_00000130320af2a0 .event negedge, v0000013032103960_0;
E_00000130320ae8e0 .event posedge, v0000013032103960_0;
S_000001303204c690 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_00000130320aa130;
 .timescale -12 -12;
v00000130321051c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001303204c820 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_00000130320aa130;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000130320a5320 .scope module, "top_module1" "TopModule" 3 95, 5 3 0, S_00000130320947f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_000001303208fbb0 .functor AND 1, L_0000013032106cd0, L_0000013032106eb0, C4<1>, C4<1>;
L_000001303208f750 .functor AND 1, L_000001303208fbb0, L_00000130321060f0, C4<1>, C4<1>;
L_000001303208f8a0 .functor AND 1, L_000001303208f750, v0000013032103780_0, C4<1>, C4<1>;
L_000001303208f980 .functor AND 1, L_0000013032105bf0, v0000013032104fe0_0, C4<1>, C4<1>;
L_000001303209ab10 .functor AND 1, L_000001303208f980, v0000013032103e60_0, C4<1>, C4<1>;
L_0000013032109400 .functor AND 1, L_000001303209ab10, v0000013032103780_0, C4<1>, C4<1>;
L_0000013032109160 .functor OR 1, L_000001303208f8a0, L_0000013032109400, C4<0>, C4<0>;
L_0000013032108de0 .functor AND 1, v0000013032104040_0, L_0000013032107090, C4<1>, C4<1>;
L_0000013032109010 .functor AND 1, L_0000013032108de0, v0000013032103e60_0, C4<1>, C4<1>;
L_0000013032108c20 .functor AND 1, L_0000013032109010, v0000013032103780_0, C4<1>, C4<1>;
L_0000013032109550 .functor OR 1, L_0000013032109160, L_0000013032108c20, C4<0>, C4<0>;
L_0000013032109470 .functor AND 1, v0000013032104040_0, v0000013032104fe0_0, C4<1>, C4<1>;
L_0000013032108910 .functor AND 1, L_0000013032109470, L_0000013032106d70, C4<1>, C4<1>;
L_00000130321091d0 .functor AND 1, L_0000013032108910, v0000013032103780_0, C4<1>, C4<1>;
L_00000130321086e0 .functor OR 1, L_0000013032109550, L_00000130321091d0, C4<0>, C4<0>;
v0000013032104680_0 .net *"_ivl_1", 0 0, L_0000013032106cd0;  1 drivers
v0000013032105300_0 .net *"_ivl_10", 0 0, L_000001303208f8a0;  1 drivers
v0000013032103d20_0 .net *"_ivl_13", 0 0, L_0000013032105bf0;  1 drivers
v00000130321038c0_0 .net *"_ivl_14", 0 0, L_000001303208f980;  1 drivers
v0000013032103b40_0 .net *"_ivl_16", 0 0, L_000001303209ab10;  1 drivers
v0000013032103aa0_0 .net *"_ivl_18", 0 0, L_0000013032109400;  1 drivers
v00000130321040e0_0 .net *"_ivl_20", 0 0, L_0000013032109160;  1 drivers
v00000130321053a0_0 .net *"_ivl_23", 0 0, L_0000013032107090;  1 drivers
v0000013032105440_0 .net *"_ivl_24", 0 0, L_0000013032108de0;  1 drivers
v0000013032104720_0 .net *"_ivl_26", 0 0, L_0000013032109010;  1 drivers
v00000130321049a0_0 .net *"_ivl_28", 0 0, L_0000013032108c20;  1 drivers
v0000013032104180_0 .net *"_ivl_3", 0 0, L_0000013032106eb0;  1 drivers
v0000013032104d60_0 .net *"_ivl_30", 0 0, L_0000013032109550;  1 drivers
v00000130321047c0_0 .net *"_ivl_32", 0 0, L_0000013032109470;  1 drivers
v0000013032103dc0_0 .net *"_ivl_35", 0 0, L_0000013032106d70;  1 drivers
v0000013032104c20_0 .net *"_ivl_36", 0 0, L_0000013032108910;  1 drivers
v0000013032104220_0 .net *"_ivl_38", 0 0, L_00000130321091d0;  1 drivers
v0000013032103f00_0 .net *"_ivl_4", 0 0, L_000001303208fbb0;  1 drivers
v00000130321042c0_0 .net *"_ivl_7", 0 0, L_00000130321060f0;  1 drivers
v0000013032104360_0 .net *"_ivl_8", 0 0, L_000001303208f750;  1 drivers
v0000013032104400_0 .net "a", 0 0, v0000013032104040_0;  alias, 1 drivers
v0000013032104ae0_0 .net "b", 0 0, v0000013032104fe0_0;  alias, 1 drivers
v0000013032104b80_0 .net "c", 0 0, v0000013032103e60_0;  alias, 1 drivers
v0000013032104cc0_0 .net "d", 0 0, v0000013032103780_0;  alias, 1 drivers
v0000013032104e00_0 .net "out", 0 0, L_00000130321086e0;  alias, 1 drivers
L_0000013032106cd0 .reduce/nor v0000013032104040_0;
L_0000013032106eb0 .reduce/nor v0000013032104fe0_0;
L_00000130321060f0 .reduce/nor v0000013032103e60_0;
L_0000013032105bf0 .reduce/nor v0000013032104040_0;
L_0000013032107090 .reduce/nor v0000013032104fe0_0;
L_0000013032106d70 .reduce/nor v0000013032103e60_0;
S_00000130320a54b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_00000130320947f0;
 .timescale -12 -12;
E_00000130320af060 .event edge, v0000013032106230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000013032106230_0;
    %nor/r;
    %assign/vec4 v0000013032106230_0, 0;
    %wait E_00000130320af060;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000130320aa130;
T_3 ;
    %fork t_1, S_000001303204c500;
    %jmp t_0;
    .scope S_000001303204c500;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013032104900_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000013032103780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013032103e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013032104fe0_0, 0;
    %assign/vec4 v0000013032104040_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000130320ae8e0;
    %load/vec4 v0000013032104900_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000013032104900_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0000013032103780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013032103e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013032104fe0_0, 0;
    %assign/vec4 v0000013032104040_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_00000130320af2a0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001303204c820;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000130320af1a0;
    %vpi_func 3 36 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0000013032104040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013032104fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000013032103e60_0, 0;
    %assign/vec4 v0000013032103780_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .scope S_00000130320aa130;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_00000130320947f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013032106c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013032106230_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000130320947f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000013032106c30_0;
    %inv;
    %store/vec4 v0000013032106c30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000130320947f0;
T_6 ;
    %vpi_call/w 3 73 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000001, v0000013032103960_0, v00000130321062d0_0, v0000013032106b90_0, v0000013032105970_0, v0000013032106910_0, v0000013032106ff0_0, v0000013032105f10_0, v0000013032105fb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000130320947f0;
T_7 ;
    %load/vec4 v0000013032106410_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000013032106410_0, 64, 32>, &PV<v0000013032106410_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000013032106410_0, 128, 32>, &PV<v0000013032106410_0, 0, 32> {0 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", &PV<v0000013032106410_0, 128, 32>, &PV<v0000013032106410_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_00000130320947f0;
T_8 ;
    %wait E_00000130320af1a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000013032106410_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000013032106410_0, 4, 32;
    %load/vec4 v0000013032105ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000013032106410_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000013032106410_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000013032106410_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000013032106410_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000013032105f10_0;
    %load/vec4 v0000013032105f10_0;
    %load/vec4 v0000013032105fb0_0;
    %xor;
    %load/vec4 v0000013032105f10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000013032106410_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000013032106410_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000013032106410_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000013032106410_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000130320947f0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 141 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 142 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob057_kmap2_test.sv";
    "dataset_code-complete-iccad2023/Prob057_kmap2_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob057_kmap2/Prob057_kmap2_sample01.sv";
