// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Wed Apr 29 14:34:07 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_i2s.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/ring_mod.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/ring_mod_mult/rtl/ring_mod_mult.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 12 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 13 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 14 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 31 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 32 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 33 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 45 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 46 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 47 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 62 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 63 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 64 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, input i_Mix, 
            input i_Ring_Mod, output o_DAC_MOSI, output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@14(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@14(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@14(51[7],51[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, test_c, i_ADC_Data_c, i_ADC_Clock_c, 
        i_ADC_CS_c, i_Mix_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@14(29[13],29[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@14(30[12],30[20])"*/
    wire [7:0]Harmonic_Count;   /* synthesis lineinfo="@14(31[12],31[26])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@14(33[21],33[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@14(34[13],34[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@14(35[13],35[23])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[6] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[5] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@14(50[14],50[22])"*/
    wire [10:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@14(70[22],70[36])"*/
    wire [10:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@14(70[22],70[36])"*/
    wire [10:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@14(71[22],71[35])"*/
    wire [10:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@14(71[22],71[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@14(72[12],72[23])"*/
    
    wire Adder_Clear;
    wire [10:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@14(75[23],75[33])"*/
    wire [10:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@14(75[23],75[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@14(76[21],76[32])"*/
    
    wire n14897;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@14(76[21],76[32])"*/
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@14(77[20],77[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@14(77[20],77[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@14(96[12],96[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@14(98[13],98[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@14(138[12],138[18])"*/
    
    wire n341, n11766, n369;
    wire [1:0]Adder_Start_1__N_113;
    wire [1:0]Scaler_Start_1__N_127;
    
    wire n8997, n14891, n14888;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@11(56[12],56[30])"*/
    
    wire n9983, n14882, n21, n7360, n14879, n81, CS_Stable, n14876, 
        n85, n75, n86, n45, n72, n43, n40, n9981, SM_Adder, 
        n3130, n79, n82, n14894, n4, n74, SM_Adder_adj_1645, n9979, 
        n78, n30, n56, n3021, n46, n14885, n6763, n6762, n14, 
        n12, n10_2, n8, n6_2, n4_adj_1646, n12053, n73, n9364, 
        n71, n11869, n14362, n12049, n14361, n14359, n84, n14358, 
        n14357, n76, n14356, n7600, n41, n14355, n9977, n39, 
        n42, n35, n8162, n8189, n2591, n2590, n2589, n2588, 
        n2587, n2586, n2585, n2584, n4_adj_1647, n3874, n80, n77, 
        n83, n10904, n7719, n6_adj_1648, n7701, n50, n11070, n44, 
        n6_adj_1649, n12149, n10000, n3017, n3, n7452, n3862, 
        n14337, n14717, n14335, n31, n9998, n9996, n9994, n3860, 
        n4_adj_1650, n3_adj_1651, n7076, n9991, n14333, n9989, n14332, 
        n9384, n5, n9385, n15_2, n4_adj_1652, n6720, n9987, n14690, 
        n6707, n12849, n12846, n12838, n8540, n9985, n11923, n6942, 
        n18, n13165, n12_adj_1653, n12489, n12487, n12479, n11770, 
        n9395, n14312, n14306, n14305, n14909, n14303, n14906, 
        n14302, n14301, n14903, n14900, n14299;
    
    VHI i2 (.Z(VCC_net));
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[5] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i0 (.D(\ADC_Data[6] [0]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i0.REGSET = "RESET";
    defparam Harmonic_Count_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n4_adj_1650), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i1  (.D(\Adder_Total[0] [2]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(Sample_Timer[11]), .B(Sample_Timer[5]), 
            .Z(n12049));
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i9555_2_lut (.A(Sample_Timer[7]), .B(Sample_Timer[8]), 
            .Z(n12487));
    defparam i9555_2_lut.INIT = "0x8888";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2591), .SP(n3021), .CK(Main_Clock), 
            .SR(n14335), .Q(Harmonic[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    Scale_Mult \genscaler[1].scaler  (.VCC_net(VCC_net), .Main_Clock(Main_Clock), 
            .\Adder_Mult[1] ({\Adder_Mult[1] }), .\Scaler_Ready[1] (Scaler_Ready[1]), 
            .\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), .Scaler_Reset(Scaler_Reset), 
            .\Scaler_Start[1] (Scaler_Start[1]), .GND_net(GND_net), .\Scale_Initial[1] ({\Scale_Initial[1] }));   /* synthesis lineinfo="@14(102[35],110[4])"*/
    FD1P3XZ DAC_Send_c (.D(n6720), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(DAC_Send));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i1_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(Next_Sample), .Z(n50));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i1_3_lut.INIT = "0xc8c8";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@14(13[15],13[24])"*/
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n14335), .Q(Adder_Start[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C)))" *) LUT4 i1_3_lut_adj_586 (.A(Next_Sample), 
            .B(SM_Top[0]), .C(SM_Top[2]), .Z(n35));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_3_lut_adj_586.INIT = "0x8a8a";
    FA2 add_9_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n14717), .CI1(n14717), 
        .CO0(n14717), .CO1(n9977), .S1(n86));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_1.INIT0 = "0xc33c";
    defparam add_9_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i8682_4_lut (.A(Adder_Clear), 
            .B(n14337), .C(n12_adj_1653), .D(reset_n_c), .Z(n3860));
    defparam i8682_4_lut.INIT = "0xcaaa";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n6762), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(SM_Top[0]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i40  (.D(\Adder_Total[1] [21]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [21]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i40 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i40 .SRMODE = "CE_OVER_LSR";
    Sample_Output sample_output (.\r_Adder_Total[1][16] (\r_Adder_Total[1] [16]), 
            .\r_Adder_Total[1][15] (\r_Adder_Total[1] [15]), .\r_Adder_Total[1][14] (\r_Adder_Total[1] [14]), 
            .\r_Adder_Total[1][12] (\r_Adder_Total[1] [12]), .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), 
            .\r_Adder_Total[1][10] (\r_Adder_Total[1] [10]), .n7701(n7701), 
            .Main_Clock(Main_Clock), .n14335(n14335), .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), 
            .GND_net(GND_net), .i_Ring_Mod(i_Ring_Mod), .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), 
            .reset_n_c(reset_n_c), .DAC_Send(DAC_Send), .SM_Sample_Position({SM_Sample_Position}), 
            .n7719(n7719), .n14306(n14306), .n14312(n14312), .Scaler_Reset(Scaler_Reset), 
            .n8162(n8162), .n3874(n3874), .n8997(n8997), .CS_Stable(CS_Stable), 
            .i_ADC_CS_c(i_ADC_CS_c), .n8540(n8540), .n14303(n14303), .n14332(n14332), 
            .\SM_Top[1] (SM_Top[1]), .n3021(n3021), .n7360(n7360), .n14305(n14305), 
            .SM_Adder(SM_Adder_adj_1645), .Adder_Start({Adder_Start}), .Adder_Clear(Adder_Clear), 
            .n6763(n6763), .SM_Adder_adj_1(SM_Adder), .n6942(n6942), .n7600(n7600), 
            .n7452(n7452), .n6(n6_adj_1649), .n6707(n6707), .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), 
            .\r_Adder_Total[0][20] (\r_Adder_Total[0] [20]), .n18(n18), 
            .n14301(n14301), .\r_Adder_Total[0][10] (\r_Adder_Total[0] [10]), 
            .i_Mix_c(i_Mix_c), .\r_Adder_Total[0][19] (\r_Adder_Total[0] [19]), 
            .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), .n21(n21), .\r_Adder_Total[0][9] (\r_Adder_Total[0] [9]), 
            .\r_Adder_Total[0][18] (\r_Adder_Total[0] [18]), .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), 
            .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), 
            .\r_Adder_Total[0][21] (\r_Adder_Total[0] [21]), .\r_Adder_Total[0][17] (\r_Adder_Total[0] [17]), 
            .\r_Adder_Total[0][16] (\r_Adder_Total[0] [16]), .\r_Adder_Total[1][8] (\r_Adder_Total[1] [8]), 
            .\r_Adder_Total[1][9] (\r_Adder_Total[1] [9]), .\r_Adder_Total[0][15] (\r_Adder_Total[0] [15]), 
            .\r_Adder_Total[0][14] (\r_Adder_Total[0] [14]), .\r_Adder_Total[1][11] (\r_Adder_Total[1] [11]), 
            .\r_Adder_Total[1][13] (\r_Adder_Total[1] [13]), .\r_Adder_Total[0][8] (\r_Adder_Total[0] [8]), 
            .\r_Adder_Total[0][13] (\r_Adder_Total[0] [13]), .\r_Adder_Total[0][12] (\r_Adder_Total[0] [12]), 
            .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), .\r_Adder_Total[0][11] (\r_Adder_Total[0] [11]), 
            .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), 
            .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), .\r_Adder_Total[1][17] (\r_Adder_Total[1] [17]), 
            .\r_Adder_Total[1][18] (\r_Adder_Total[1] [18]), .\r_Adder_Total[1][19] (\r_Adder_Total[1] [19]), 
            .\r_Adder_Total[1][20] (\r_Adder_Total[1] [20]), .\r_Adder_Total[1][21] (\r_Adder_Total[1] [21]), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .o_DAC_CS_c(o_DAC_CS_c), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .VCC_net(VCC_net));   /* synthesis lineinfo="@14(116[16],127[3])"*/
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@14(12[15],12[25])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@14(6[14],6[18])"*/
    OB debug_pad (.I(GND_net), .O(debug));   /* synthesis lineinfo="@14(5[15],5[20])"*/
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_138 (.A(SM_Top[2]), .B(SM_Top[0]), 
            .Z(n14332));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_2_lut_rep_138.INIT = "0x8888";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_2_lut_rep_108_3_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n9364), .D(n56), .Z(n14302));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_2_lut_rep_108_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(SM_Top[1]), .Z(Scaler_Start_1__N_127[0]));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B)+!A (B+!(C+!(D))))" *) LUT4 i1_4_lut (.A(n56), 
            .B(n15_2), .C(n9364), .D(n14355), .Z(n12_adj_1653));
    defparam i1_4_lut.INIT = "0xcdcc";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(Harmonic[0]), .D(Sample_Ready), .Z(n11869));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i10028_2_lut_rep_139 (.A(SM_Top[0]), 
            .B(SM_Top[1]), .Z(n14333));
    defparam i10028_2_lut_rep_139.INIT = "0x6666";
    (* lut_function="(A (B+(C))+!A ((C)+!B))" *) LUT4 i9547_2_lut_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(SM_Top[2]), .Z(n12479));
    defparam i9547_2_lut_3_lut.INIT = "0xf9f9";
    (* lut_function="(!(A+!(B (C)+!B !(C))))" *) LUT4 i1_3_lut_adj_587 (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(SM_Top[1]), .Z(n15_2));
    defparam i1_3_lut_adj_587.INIT = "0x4141";
    IB i_Mix_pad (.I(i_Mix), .O(i_Mix_c));   /* synthesis lineinfo="@14(10[14],10[19])"*/
    FD1P3XZ \r_Adder_Total[0]__i39  (.D(\Adder_Total[1] [20]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [20]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i39 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i39 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@14(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@14(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@14(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@14(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@14(14[15],14[23])"*/
    FD1P3XZ \r_Adder_Total[0]__i38  (.D(\Adder_Total[1] [19]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [19]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i38 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i38 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i37  (.D(\Adder_Total[1] [18]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [18]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i37 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i37 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i36  (.D(\Adder_Total[1] [17]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [17]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i36 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i36 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i35  (.D(\Adder_Total[1] [16]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [16]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i35 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i35 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i34  (.D(\Adder_Total[1] [15]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [15]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i34 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i34 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i33  (.D(\Adder_Total[1] [14]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [14]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i33 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))" *) LUT4 i4432_4_lut (.A(DAC_Send), 
            .B(n3130), .C(n12489), .D(n14299), .Z(n6720));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i4432_4_lut.INIT = "0xccac";
    FD1P3XZ \r_Adder_Total[0]__i32  (.D(\Adder_Total[1] [13]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [13]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i32 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i32 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i31  (.D(\Adder_Total[1] [12]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [12]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i31 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i31 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i30  (.D(\Adder_Total[1] [11]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [11]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i30 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i30 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i29  (.D(\Adder_Total[1] [10]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [10]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i29 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i29 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i28  (.D(\Adder_Total[1] [9]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [9]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i28 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i28 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i27  (.D(\Adder_Total[1] [8]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [8]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i27 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i27 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i26  (.D(\Adder_Total[1] [7]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i26 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i26 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i25  (.D(\Adder_Total[1] [6]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i25 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i25 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i24  (.D(\Adder_Total[1] [5]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i24 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i24 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i23  (.D(\Adder_Total[1] [4]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i23 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i23 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i22  (.D(\Adder_Total[1] [3]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i22 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i21  (.D(\Adder_Total[1] [2]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i21 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i20  (.D(\Adder_Total[0] [21]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [21]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i20 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i19  (.D(\Adder_Total[0] [20]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [20]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i19 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i18  (.D(\Adder_Total[0] [19]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [19]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i18 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i17  (.D(\Adder_Total[0] [18]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [18]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i17 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[0] [17]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [17]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[0] [16]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [16]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[0] [15]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [15]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[0] [14]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [14]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[0] [13]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [13]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[0] [12]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [12]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i10  (.D(\Adder_Total[0] [11]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [11]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i10 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i9  (.D(\Adder_Total[0] [10]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [10]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [9]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [9]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [8]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [8]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [7]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [6]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [5]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [4]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i2  (.D(\Adder_Total[0] [3]), .SP(n3017), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam \r_Adder_Total[0]__i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n3_adj_1651), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C (D)+!C !(D)))))" *) LUT4 i9807_4_lut (.A(n14361), 
            .B(n14359), .C(Harmonic_Count[2]), .D(Harmonic[2]), .Z(n12838));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam i9807_4_lut.INIT = "0x1001";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[1] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[1] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6239_2_lut (.A(SM_Top[2]), .B(reset_n_c), 
            .Z(n3130));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i6239_2_lut.INIT = "0x8888";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i19  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i19 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i20  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i20 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i21  (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i21 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i22  (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i22 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[2] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[2] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i7 (.D(\ADC_Data[6] [7]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i7.REGSET = "RESET";
    defparam Harmonic_Count_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i6 (.D(\ADC_Data[6] [6]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i6.REGSET = "RESET";
    defparam Harmonic_Count_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i5 (.D(\ADC_Data[6] [5]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i5.REGSET = "RESET";
    defparam Harmonic_Count_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i4 (.D(\ADC_Data[6] [4]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i4.REGSET = "RESET";
    defparam Harmonic_Count_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 Scaler_Start_i1_i2_4_lut (.A(Scaler_Start[1]), 
            .B(Scaler_Start_1__N_127[0]), .C(n14333), .D(n4), .Z(n3_adj_1651));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Start_i1_i2_4_lut.INIT = "0xcaaa";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_143 (.A(SM_Top[2]), 
            .B(SM_Top[0]), .Z(n14337));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_2_lut_rep_143.INIT = "0x2222";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i3 (.D(\ADC_Data[6] [3]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i3.REGSET = "RESET";
    defparam Harmonic_Count_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i2 (.D(\ADC_Data[6] [2]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i2.REGSET = "RESET";
    defparam Harmonic_Count_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_588 (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(reset_n_c), .D(SM_Top[1]), .Z(n3017));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i2_3_lut_4_lut_adj_588.INIT = "0x2000";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Count_i1 (.D(\ADC_Data[6] [1]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Count[1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Harmonic_Count_i1.REGSET = "RESET";
    defparam Harmonic_Count_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[5] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[5] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[5] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[5] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[5] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[5] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[5] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[5] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[5] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[5] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[5] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[5] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[5] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2584), .SP(n3021), .CK(Main_Clock), 
            .SR(n14335), .Q(Harmonic[7]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[5] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2585), .SP(n3021), .CK(Main_Clock), 
            .SR(n14335), .Q(Harmonic[6]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2586), .SP(n3021), .CK(Main_Clock), 
            .SR(n14335), .Q(Harmonic[5]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (C (D)))" *) LUT4 i1_3_lut_4_lut (.A(n14303), 
            .B(n14355), .C(n9385), .D(reset_n_c), .Z(n6762));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf800";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2587), .SP(n3021), .CK(Main_Clock), 
            .SR(n14335), .Q(Harmonic[4]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[5] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2588), .SP(n3021), .CK(Main_Clock), 
            .SR(n14335), .Q(Harmonic[3]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2589), .SP(n3021), .CK(Main_Clock), 
            .SR(n14335), .Q(Harmonic[2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2590), .SP(n3021), .CK(Main_Clock), 
            .SR(n14335), .Q(Harmonic[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i22  (.D(\ADC_Data[4] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [10]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i22 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i21  (.D(\ADC_Data[4] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [9]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i21 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i21 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (C (D)))" *) LUT4 i1_3_lut_4_lut_adj_589 (.A(n14303), 
            .B(n14355), .C(n9395), .D(reset_n_c), .Z(n7076));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_3_lut_4_lut_adj_589.INIT = "0xf800";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n7360), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Reset_c (.D(n3874), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i20  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i20 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i19  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i19 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ test_i0 (.D(n11070), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(test_c));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n3862), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Next_Sample));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Clear_c (.D(n3860), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A (B (C+(D)))))" *) LUT4 i10287_4_lut (.A(n14301), 
            .B(reset_n_c), .C(n18), .D(n21), .Z(n7701));
    defparam i10287_4_lut.INIT = "0x3b3f";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n14335), .Q(Adder_Start[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i6572_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n2584));
    defparam i6572_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6571_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n2585));
    defparam i6571_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6570_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n2586));
    defparam i6570_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6569_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n2587));
    defparam i6569_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6568_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n2588));
    defparam i6568_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_109 (.A(n56), .B(n9364), 
            .Z(n14303));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_2_lut_rep_109.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i6567_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n2589));
    defparam i6567_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i6566_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n2590));
    defparam i6566_2_lut.INIT = "0x2222";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n7076), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(SM_Top[1]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n10904), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(SM_Top[2]));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i22_3_lut_4_lut (.A(n56), 
            .B(n9364), .C(SM_Top[2]), .D(Sample_Ready), .Z(n6_adj_1648));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i22_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_rep_105_3_lut_4_lut (.A(n56), 
            .B(n9364), .C(SM_Top[1]), .D(n14332), .Z(n14299));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_2_lut_rep_105_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_161 (.A(SM_Top[1]), .B(SM_Top[2]), 
            .Z(n14355));
    defparam i1_2_lut_rep_161.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i15_2_lut_rep_162 (.A(Harmonic_Count[7]), 
            .B(Harmonic[7]), .Z(n14356));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i15_2_lut_rep_162.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_24_i12_3_lut_3_lut (.A(Harmonic_Count[7]), 
            .B(Harmonic[7]), .C(n10_2), .Z(n12));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i12_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_590 (.A(Harmonic[0]), 
            .B(SM_Top[2]), .C(reset_n_c), .Z(n4));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_2_lut_3_lut_adj_590.INIT = "0x2020";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_591 (.A(Harmonic[0]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(Sample_Ready), .Z(n11770));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i2_3_lut_4_lut_adj_591.INIT = "0x2000";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i11_2_lut_rep_163 (.A(Harmonic_Count[5]), 
            .B(Harmonic[5]), .Z(n14357));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i11_2_lut_rep_163.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i13_2_lut_rep_164 (.A(Harmonic_Count[6]), 
            .B(Harmonic[6]), .Z(n14358));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i13_2_lut_rep_164.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i9815_2_lut_3_lut_4_lut (.A(Harmonic_Count[6]), 
            .B(Harmonic[6]), .C(Harmonic[5]), .D(Harmonic_Count[5]), .Z(n12846));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam i9815_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_24_i10_3_lut_3_lut (.A(Harmonic_Count[6]), 
            .B(Harmonic[6]), .C(Harmonic[5]), .Z(n10_2));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i10_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i7_2_lut_rep_165 (.A(Harmonic_Count[3]), 
            .B(Harmonic[3]), .Z(n14359));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i7_2_lut_rep_165.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_24_i6_3_lut_3_lut (.A(Harmonic_Count[3]), 
            .B(Harmonic[3]), .C(Harmonic[2]), .Z(n6_2));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i6_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 LessThan_24_i9_2_lut_rep_167 (.A(Harmonic_Count[4]), 
            .B(Harmonic[4]), .Z(n14361));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i9_2_lut_rep_167.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 LessThan_24_i8_3_lut_3_lut (.A(Harmonic_Count[4]), 
            .B(Harmonic[4]), .C(n6_2), .Z(n8));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i8_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_168 (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n14362));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i1_2_lut_rep_168.INIT = "0xeeee";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i9557_3_lut_4_lut (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(reset_n_c), .D(SM_Top[1]), .Z(n12489));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i9557_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C+(D))+!A (B (C)))" *) LUT4 i5868_4_lut (.A(Scaler_Reset), 
            .B(n14302), .C(SM_Top[1]), .D(n14362), .Z(n8162));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i5868_4_lut.INIT = "0xeae0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i14_4_lut (.A(n12149), 
            .B(test_c), .C(n11923), .D(n14303), .Z(n11070));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i14_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B+!(C (D)))+!A ((D)+!C))" *) LUT4 i1_4_lut_adj_592 (.A(SM_Top[1]), 
            .B(n14303), .C(n3130), .D(SM_Top[0]), .Z(n11923));
    defparam i1_4_lut_adj_592.INIT = "0xdfaf";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5896_3_lut (.A(Next_Sample), 
            .B(n8189), .C(reset_n_c), .Z(n3862));   /* synthesis lineinfo="@14(4[14],4[21])"*/
    defparam i5896_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))" *) LUT4 i5895_4_lut (.A(n50), 
            .B(n35), .C(SM_Top[1]), .D(n14302), .Z(n8189));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i5895_4_lut.INIT = "0xfaca";
    (* lut_function="(A (C+!(D))+!A (B (C)))" *) LUT4 i5923_4_lut (.A(Adder_Start[0]), 
            .B(n11869), .C(SM_Top[1]), .D(n13165), .Z(Adder_Start_1__N_113[0]));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i5923_4_lut.INIT = "0xe0ea";
    FA2 add_23_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n10000), .CI0(n10000), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14885), .CI1(n14885), .CO0(n14885), .S0(n39));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_9.INIT0 = "0xc33c";
    defparam add_23_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i10032_2_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .Z(n13165));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i10032_2_lut.INIT = "0x6666";
    FA2 add_23_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n9998), .CI0(n9998), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n14882), .CI1(n14882), .CO0(n14882), .CO1(n10000), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_7.INIT0 = "0xc33c";
    defparam add_23_add_5_7.INIT1 = "0xc33c";
    FA2 add_23_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n9996), .CI0(n9996), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n14879), .CI1(n14879), .CO0(n14879), .CO1(n9998), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_5.INIT0 = "0xc33c";
    defparam add_23_add_5_5.INIT1 = "0xc33c";
    FA2 add_23_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n9994), .CI0(n9994), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n14876), .CI1(n14876), .CO0(n14876), .CO1(n9996), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_3.INIT0 = "0xc33c";
    defparam add_23_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B+!(C)))" *) LUT4 i7070_4_lut (.A(SM_Top[0]), 
            .B(n9384), .C(SM_Top[1]), .D(n30), .Z(n9385));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i7070_4_lut.INIT = "0xcfc5";
    (* lut_function="(A (C+!(D))+!A (B (C)))" *) LUT4 i5907_4_lut (.A(Adder_Start[1]), 
            .B(n11770), .C(SM_Top[1]), .D(n13165), .Z(Adder_Start_1__N_113[1]));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i5907_4_lut.INIT = "0xe0ea";
    (* lut_function="(!(A (B (C))+!A (B (C+!(D))+!B !(C+(D)))))" *) LUT4 i7069_4_lut (.A(SM_Top[2]), 
            .B(n3), .C(SM_Top[0]), .D(n341), .Z(n9384));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i7069_4_lut.INIT = "0x3f3a";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A (B (C))))" *) LUT4 i7080_4_lut (.A(SM_Top[2]), 
            .B(n31), .C(SM_Top[1]), .D(n4_adj_1652), .Z(n9395));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i7080_4_lut.INIT = "0x3f35";
    Adder \genadder[1].adder  (.reset_n_c(reset_n_c), .SM_Adder(SM_Adder_adj_1645), 
          .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .n6763(n6763), 
          .n7452(n7452), .\Adder_Total[1][21] (\Adder_Total[1] [21]), .\Adder_Total[1][20] (\Adder_Total[1] [20]), 
          .\Adder_Total[1][19] (\Adder_Total[1] [19]), .\Adder_Total[1][18] (\Adder_Total[1] [18]), 
          .\Adder_Total[1][17] (\Adder_Total[1] [17]), .Sample_Value({Sample_Value}), 
          .\Adder_Mult[1] ({\Adder_Mult[1] }), .GND_net(GND_net), .\Adder_Total[1][16] (\Adder_Total[1] [16]), 
          .\Adder_Total[1][15] (\Adder_Total[1] [15]), .\Adder_Total[1][14] (\Adder_Total[1] [14]), 
          .\Adder_Total[1][13] (\Adder_Total[1] [13]), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
          .\Adder_Total[1][11] (\Adder_Total[1] [11]), .\Adder_Total[1][10] (\Adder_Total[1] [10]), 
          .\Adder_Total[1][9] (\Adder_Total[1] [9]), .\Adder_Total[1][8] (\Adder_Total[1] [8]), 
          .\Adder_Total[1][7] (\Adder_Total[1] [7]), .\Adder_Total[1][6] (\Adder_Total[1] [6]), 
          .\Adder_Total[1][5] (\Adder_Total[1] [5]), .\Adder_Total[1][4] (\Adder_Total[1] [4]), 
          .\Adder_Total[1][3] (\Adder_Total[1] [3]), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
          .\Adder_Start[1] (Adder_Start[1]));   /* synthesis lineinfo="@14(83[35],92[4])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17_3_lut (.A(Scaler_Ready[0]), 
            .B(Scaler_Ready[1]), .C(Harmonic[0]), .Z(n341));   /* synthesis lineinfo="@14(184[24],184[35])"*/
    defparam i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C)))" *) LUT4 i1_3_lut_adj_593 (.A(SM_Top[0]), 
            .B(SM_Top[2]), .C(Sample_Ready), .Z(n31));
    defparam i1_3_lut_adj_593.INIT = "0xa8a8";
    (* lut_function="(!((B)+!A))" *) LUT4 i6295_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n2591));
    defparam i6295_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i6606_2_lut (.A(n369), .B(SM_Top[0]), 
            .Z(n4_adj_1652));   /* synthesis lineinfo="@14(162[4],242[11])"*/
    defparam i6606_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut_adj_594 (.A(reset_n_c), 
            .B(n4_adj_1647), .C(n12149), .D(n6_adj_1648), .Z(n10904));   /* synthesis lineinfo="@14(4[14],4[21])"*/
    defparam i1_4_lut_adj_594.INIT = "0xa888";
    (* lut_function="(!((B (C (D))+!B (C))+!A))" *) LUT4 i1_4_lut_adj_595 (.A(SM_Top[2]), 
            .B(n369), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n4_adj_1647));   /* synthesis lineinfo="@14(4[14],4[21])"*/
    defparam i1_4_lut_adj_595.INIT = "0x0a8a";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_596 (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n12149));   /* synthesis lineinfo="@14(138[12],138[18])"*/
    defparam i1_2_lut_adj_596.INIT = "0x8888";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))" *) LUT4 Scaler_Start_i1_i1_4_lut (.A(Scaler_Start[0]), 
            .B(Scaler_Start_1__N_127[0]), .C(n5), .D(n12479), .Z(n4_adj_1650));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam Scaler_Start_i1_i1_4_lut.INIT = "0xaaca";
    FA2 add_23_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n14690), .CI1(n14690), .CO0(n14690), 
        .CO1(n9994), .S1(n46));   /* synthesis lineinfo="@14(208[19],208[34])"*/
    defparam add_23_add_5_1.INIT0 = "0xc33c";
    defparam add_23_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_597 (.A(Harmonic[0]), 
            .B(reset_n_c), .Z(n5));
    defparam i1_2_lut_adj_597.INIT = "0x4444";
    FA2 add_9_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n9991), .CI0(n9991), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14909), .CI1(n14909), .CO0(n14909), .S0(n71));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_17.INIT0 = "0xc33c";
    defparam add_9_add_5_17.INIT1 = "0xc33c";
    FA2 add_9_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n9989), .CI0(n9989), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n14906), .CI1(n14906), .CO0(n14906), .CO1(n9991), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_15.INIT0 = "0xc33c";
    defparam add_9_add_5_15.INIT1 = "0xc33c";
    Adder_U1 \genadder[0].adder  (.SM_Adder(SM_Adder), .reset_n_c(reset_n_c), 
            .\Adder_Start[0] (Adder_Start[0]), .Main_Clock(Main_Clock), 
            .Adder_Clear(Adder_Clear), .n7600(n7600), .\Adder_Total[0][21] (\Adder_Total[0] [21]), 
            .\Adder_Total[0][20] (\Adder_Total[0] [20]), .Sample_Value({Sample_Value}), 
            .\Adder_Mult[0] ({\Adder_Mult[0] }), .GND_net(GND_net), .\Adder_Total[0][19] (\Adder_Total[0] [19]), 
            .\Adder_Total[0][18] (\Adder_Total[0] [18]), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            .\Adder_Total[0][16] (\Adder_Total[0] [16]), .\Adder_Total[0][15] (\Adder_Total[0] [15]), 
            .\Adder_Total[0][14] (\Adder_Total[0] [14]), .\Adder_Total[0][13] (\Adder_Total[0] [13]), 
            .\Adder_Total[0][12] (\Adder_Total[0] [12]), .\Adder_Total[0][11] (\Adder_Total[0] [11]), 
            .\Adder_Total[0][10] (\Adder_Total[0] [10]), .n6942(n6942), 
            .\Adder_Total[0][8] (\Adder_Total[0] [8]), .\Adder_Total[0][7] (\Adder_Total[0] [7]), 
            .\Adder_Total[0][6] (\Adder_Total[0] [6]), .\Adder_Total[0][5] (\Adder_Total[0] [5]), 
            .\Adder_Total[0][4] (\Adder_Total[0] [4]), .\Adder_Total[0][3] (\Adder_Total[0] [3]), 
            .\Adder_Total[0][2] (\Adder_Total[0] [2]), .\Adder_Total[0][9] (\Adder_Total[0] [9]));   /* synthesis lineinfo="@14(83[35],92[4])"*/
    FA2 add_9_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n9987), .CI0(n9987), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n14903), .CI1(n14903), .CO0(n14903), .CO1(n9989), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_13.INIT0 = "0xc33c";
    defparam add_9_add_5_13.INIT1 = "0xc33c";
    FA2 add_9_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n9985), .CI0(n9985), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n14900), .CI1(n14900), .CO0(n14900), .CO1(n9987), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_11.INIT0 = "0xc33c";
    defparam add_9_add_5_11.INIT1 = "0xc33c";
    FA2 add_9_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n9983), .CI0(n9983), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n14897), .CI1(n14897), .CO0(n14897), .CO1(n9985), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_9.INIT0 = "0xc33c";
    defparam add_9_add_5_9.INIT1 = "0xc33c";
    FA2 add_9_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n9981), .CI0(n9981), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n14894), .CI1(n14894), .CO0(n14894), .CO1(n9983), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_7.INIT0 = "0xc33c";
    defparam add_9_add_5_7.INIT1 = "0xc33c";
    FA2 add_9_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n9979), .CI0(n9979), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n14891), .CI1(n14891), .CO0(n14891), .CO1(n9981), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_5.INIT0 = "0xc33c";
    defparam add_9_add_5_5.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(Sample_Timer[12]), 
            .B(Sample_Timer[10]), .C(Sample_Timer[15]), .D(Sample_Timer[14]), 
            .Z(n56));   /* synthesis lineinfo="@14(151[9],245[5])"*/
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 LessThan_24_i14_4_lut (.A(n4_adj_1646), 
            .B(n12), .C(n14356), .D(n12846), .Z(n14));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i14_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i9818_4_lut (.A(n14356), 
            .B(n14358), .C(n14357), .D(n12838), .Z(n12849));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam i9818_4_lut.INIT = "0x0001";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i1_4_lut_adj_598 (.A(Sample_Timer[6]), 
            .B(n11766), .C(Sample_Timer[1]), .D(n12053), .Z(n9364));
    defparam i1_4_lut_adj_598.INIT = "0xff7f";
    (* lut_function="(A (B+(C+(D)))+!A (B+!((D)+!C)))" *) LUT4 i26_4_lut (.A(n8), 
            .B(Freq_Too_High), .C(n14), .D(n12849), .Z(n369));   /* synthesis lineinfo="@14(210[17],210[62])"*/
    defparam i26_4_lut.INIT = "0xeefc";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 LessThan_24_i4_4_lut (.A(Harmonic[0]), 
            .B(Harmonic[1]), .C(Harmonic_Count[1]), .D(Harmonic_Count[0]), 
            .Z(n4_adj_1646));   /* synthesis lineinfo="@14(210[18],210[44])"*/
    defparam LessThan_24_i4_4_lut.INIT = "0x8ecf";
    Sample_Position sample_position (.Harmonic({Harmonic}), .Freq_Scale({Freq_Scale}), 
            .Next_Sample(Next_Sample), .GND_net(GND_net), .Main_Clock(Main_Clock), 
            .n14335(n14335), .n7719(n7719), .n6707(n6707), .reset_n_c(reset_n_c), 
            .SM_Sample_Position({SM_Sample_Position}), .Sample_Ready(Sample_Ready), 
            .Freq_Too_High(Freq_Too_High), .n14312(n14312), .n14306(n14306), 
            .n14305(n14305), .Frequency({Frequency}), .VCC_net(VCC_net), 
            .n6(n6_adj_1649), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@14(37[18],47[3])"*/
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_599 (.A(Sample_Timer[2]), 
            .B(Sample_Timer[4]), .C(Sample_Timer[3]), .D(Sample_Timer[0]), 
            .Z(n11766));
    defparam i1_4_lut_adj_599.INIT = "0x8000";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_600 (.A(n369), 
            .B(SM_Top[1]), .C(SM_Top[2]), .Z(n30));
    defparam i1_2_lut_3_lut_adj_600.INIT = "0x1010";
    ADC_SPI_In adc (.\ADC_Data[5] ({\ADC_Data[5] }), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .\ADC_Data[1][10] (\ADC_Data[1] [10]), .\ADC_Data[1][9] (\ADC_Data[1] [9]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .reset_n_c(reset_n_c), .Main_Clock(Main_Clock), .\ADC_Data[1][6] (\ADC_Data[1] [6]), 
            .CS_Stable(CS_Stable), .\ADC_Data[4][8] (\ADC_Data[4] [8]), 
            .\ADC_Data[1][5] (\ADC_Data[1] [5]), .\ADC_Data[1][4] (\ADC_Data[1] [4]), 
            .\ADC_Data[1][3] (\ADC_Data[1] [3]), .ADC_Data_Received(ADC_Data_Received), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[6][1] (\ADC_Data[6] [1]), 
            .\ADC_Data[1][1] (\ADC_Data[1] [1]), .\ADC_Data[1][0] (\ADC_Data[1] [0]), 
            .\ADC_Data[4][7] (\ADC_Data[4] [7]), .\ADC_Data[0] ({\ADC_Data[0] }), 
            .\ADC_Data[6][2] (\ADC_Data[6] [2]), .\ADC_Data[4][6] (\ADC_Data[4] [6]), 
            .\ADC_Data[6][3] (\ADC_Data[6] [3]), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .\ADC_Data[6][4] (\ADC_Data[6] [4]), .\ADC_Data[4][4] (\ADC_Data[4] [4]), 
            .i_ADC_CS_c(i_ADC_CS_c), .i_ADC_CS(i_ADC_CS), .\ADC_Data[4][10] (\ADC_Data[4] [10]), 
            .\ADC_Data[4][9] (\ADC_Data[4] [9]), .\ADC_Data[6][0] (\ADC_Data[6] [0]), 
            .\ADC_Data[6][5] (\ADC_Data[6] [5]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[6][6] (\ADC_Data[6] [6]), .\ADC_Data[4][2] (\ADC_Data[4] [2]), 
            .\ADC_Data[6][7] (\ADC_Data[6] [7]), .\ADC_Data[4][1] (\ADC_Data[4] [1]), 
            .\ADC_Data[4][0] (\ADC_Data[4] [0]), .\ADC_Data[3][10] (\ADC_Data[3] [10]), 
            .\ADC_Data[3][9] (\ADC_Data[3] [9]), .\ADC_Data[3][8] (\ADC_Data[3] [8]), 
            .\ADC_Data[3][7] (\ADC_Data[3] [7]), .\ADC_Data[3][6] (\ADC_Data[3] [6]), 
            .\ADC_Data[3][5] (\ADC_Data[3] [5]), .\ADC_Data[3][4] (\ADC_Data[3] [4]), 
            .\ADC_Data[3][3] (\ADC_Data[3] [3]), .\ADC_Data[3][2] (\ADC_Data[3] [2]), 
            .\ADC_Data[3][1] (\ADC_Data[3] [1]), .\ADC_Data[3][0] (\ADC_Data[3] [0]), 
            .\ADC_Data[2][10] (\ADC_Data[2] [10]), .\ADC_Data[2][9] (\ADC_Data[2] [9]), 
            .\ADC_Data[2][8] (\ADC_Data[2] [8]), .\ADC_Data[2][7] (\ADC_Data[2] [7]), 
            .\ADC_Data[2][6] (\ADC_Data[2] [6]), .\ADC_Data[2][5] (\ADC_Data[2] [5]), 
            .\ADC_Data[2][4] (\ADC_Data[2] [4]), .\ADC_Data[2][3] (\ADC_Data[2] [3]), 
            .\ADC_Data[2][2] (\ADC_Data[2] [2]), .\ADC_Data[2][1] (\ADC_Data[2] [1]), 
            .i_ADC_Data_c(i_ADC_Data_c), .i_ADC_Clock_c(i_ADC_Clock_c), 
            .n8540(n8540), .n8997(n8997));   /* synthesis lineinfo="@14(52[13],66[3])"*/
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i7068_3_lut_4_lut (.A(n369), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(Sample_Ready), .Z(n3));
    defparam i7068_3_lut_4_lut.INIT = "0xefe0";
    FA2 add_9_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n9977), .CI0(n9977), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n14888), .CI1(n14888), .CO0(n14888), .CO1(n9979), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@14(160[20],160[39])"*/
    defparam add_9_add_5_3.INIT0 = "0xc33c";
    defparam add_9_add_5_3.INIT1 = "0xc33c";
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@14(23[22],23[91])"*/
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i1_4_lut_adj_601 (.A(Sample_Timer[9]), 
            .B(n12049), .C(Sample_Timer[13]), .D(n12487), .Z(n12053));
    defparam i1_4_lut_adj_601.INIT = "0xfdff";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@14(141[9],149[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    Scale_Mult_U0 \genscaler[0].scaler  (.\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Main_Clock(Main_Clock), .\Scaler_Ready[0] (Scaler_Ready[0]), 
            .VCC_net(VCC_net), .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .Scaler_Reset(Scaler_Reset), .\Scaler_Start[0] (Scaler_Start[0]), 
            .\Scale_Initial[0] ({\Scale_Initial[0] }), .GND_net(GND_net));   /* synthesis lineinfo="@14(102[35],110[4])"*/
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (input VCC_net, input Main_Clock, output [10:0]\Adder_Mult[1] , 
            output \Scaler_Ready[1] , input [10:0]\Harmonic_Scale[1] , input Scaler_Reset, 
            input \Scaler_Start[1] , input GND_net, input [10:0]\Scale_Initial[1] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    wire n11377, SM_Scale_Mult, n14346;
    wire [10:0]o_Mult_10__N_815;
    
    wire n6979, n11376;
    wire [10:0]n1;
    
    wire n10022, n14753;
    wire [11:0]n67;
    
    wire cout, n10020, n14750, n10018, n14747, n10016, n14744, 
        n10014, n14741, n14738, GND_net_c, VCC_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_815[0]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_Ready (.D(n11376), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_815[1]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[1] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_815[2]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_815[3]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_815[4]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_815[5]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_815[6]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_815[7]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_815[8]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_815[9]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [9]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_815[10]), 
            .SP(n6979), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [10]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i2019_2_lut_rep_152 (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .Z(n14346));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam i2019_2_lut_rep_152.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .Z(n11377));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+!((D)+!C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .C(\Scaler_Ready[1] ), .D(\Scaler_Start[1] ), 
            .Z(n11376));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xeefe";
    FA2 add_1590_12 (.A0(GND_net), .B0(\Adder_Mult[1] [10]), .C0(n1[10]), 
        .D0(n10022), .CI0(n10022), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14753), .CI1(n14753), .CO0(n14753), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1590_12.INIT0 = "0xc33c";
    defparam add_1590_12.INIT1 = "0xc33c";
    FA2 add_1590_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n10020), .CI0(n10020), .A1(GND_net), .B1(\Adder_Mult[1] [9]), 
        .C1(n1[9]), .D1(n14750), .CI1(n14750), .CO0(n14750), .CO1(n10022), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1590_10.INIT0 = "0xc33c";
    defparam add_1590_10.INIT1 = "0xc33c";
    FA2 add_1590_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n10018), .CI0(n10018), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n14747), .CI1(n14747), .CO0(n14747), .CO1(n10020), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1590_8.INIT0 = "0xc33c";
    defparam add_1590_8.INIT1 = "0xc33c";
    FA2 add_1590_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n10016), .CI0(n10016), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n14744), .CI1(n14744), .CO0(n14744), .CO1(n10018), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1590_6.INIT0 = "0xc33c";
    defparam add_1590_6.INIT1 = "0xc33c";
    FA2 add_1590_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n10014), .CI0(n10014), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n14741), .CI1(n14741), .CO0(n14741), .CO1(n10016), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1590_4.INIT0 = "0xc33c";
    defparam add_1590_4.INIT1 = "0xc33c";
    FA2 add_1590_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n14738), .CI1(n14738), .CO0(n14738), .CO1(n10014), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1590_2.INIT0 = "0xc33c";
    defparam add_1590_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[0]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[1] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult), .Z(n6979));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[1]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[2]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[3]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[4]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[5]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[6]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[7]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[8]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[1] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[9]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[1] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[10]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[1] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ SM_Scale_Mult_c (.D(VCC_net), 
            .SP(n11377), .CK(Main_Clock), .SR(n14346), .Q(SM_Scale_Mult));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam SM_Scale_Mult_c.REGSET = "RESET";
    defparam SM_Scale_Mult_c.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input \r_Adder_Total[1][16] , input \r_Adder_Total[1][15] , 
            input \r_Adder_Total[1][14] , input \r_Adder_Total[1][12] , 
            input \r_Adder_Total[0][3] , input \r_Adder_Total[1][10] , input n7701, 
            input Main_Clock, output n14335, input \r_Adder_Total[1][7] , 
            input GND_net, input i_Ring_Mod, input \r_Adder_Total[1][6] , 
            input reset_n_c, input DAC_Send, input [2:0]SM_Sample_Position, 
            output n7719, output n14306, output n14312, input Scaler_Reset, 
            input n8162, output n3874, input n8997, input CS_Stable, 
            input i_ADC_CS_c, output n8540, input n14303, input n14332, 
            input \SM_Top[1] , output n3021, output n7360, output n14305, 
            input SM_Adder, input [1:0]Adder_Start, input Adder_Clear, 
            output n6763, input SM_Adder_adj_1, output n6942, output n7600, 
            output n7452, input n6, output n6707, input \r_Adder_Total[0][2] , 
            input \r_Adder_Total[0][20] , output n18, output n14301, input \r_Adder_Total[0][10] , 
            input i_Mix_c, input \r_Adder_Total[0][19] , input \r_Adder_Total[1][3] , 
            output n21, input \r_Adder_Total[0][9] , input \r_Adder_Total[0][18] , 
            input \r_Adder_Total[1][4] , input \r_Adder_Total[1][2] , input \r_Adder_Total[1][5] , 
            input \r_Adder_Total[0][21] , input \r_Adder_Total[0][17] , 
            input \r_Adder_Total[0][16] , input \r_Adder_Total[1][8] , input \r_Adder_Total[1][9] , 
            input \r_Adder_Total[0][15] , input \r_Adder_Total[0][14] , 
            input \r_Adder_Total[1][11] , input \r_Adder_Total[1][13] , 
            input \r_Adder_Total[0][8] , input \r_Adder_Total[0][13] , input \r_Adder_Total[0][12] , 
            input \r_Adder_Total[0][7] , input \r_Adder_Total[0][11] , input \r_Adder_Total[0][6] , 
            input \r_Adder_Total[0][5] , input \r_Adder_Total[0][4] , input \r_Adder_Total[1][17] , 
            input \r_Adder_Total[1][18] , input \r_Adder_Total[1][19] , 
            input \r_Adder_Total[1][20] , input \r_Adder_Total[1][21] , 
            output o_DAC_SCK_c, output o_DAC_CS_c, output o_DAC_MOSI_c, 
            input VCC_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    wire n14319, n154;
    wire [19:0]n2552;
    
    wire n2759;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@10(40[12],40[28])"*/
    
    wire n176, n2841, n2840, n2839, n2837, n11430;
    wire [31:0]Sample_Mix;   /* synthesis lineinfo="@10(19[20],19[30])"*/
    
    wire n11335, n2835, n5, n11010, n5_adj_1632, n11006, n11334;
    wire [19:0]r_Sample_L;   /* synthesis lineinfo="@10(17[20],17[30])"*/
    wire [19:0]r_Sample_R;   /* synthesis lineinfo="@10(18[20],18[30])"*/
    
    wire n11861;
    wire [19:0]n2316;
    
    wire n3051, n3013;
    wire [31:0]Output_Odd;   /* synthesis lineinfo="@10(21[20],21[30])"*/
    
    wire n3019;
    wire [31:0]Output_Even;   /* synthesis lineinfo="@10(22[20],22[31])"*/
    
    wire n11052, n2832, n2755, n9974, n14963;
    wire [19:0]n107;
    wire [19:0]n63;
    
    wire n2762, n2761, i_Ring_Mod_c, n2760, n11008, n5_adj_1633, 
        n11002, n2753, n10998, n2751, n2750, n2749, n2748, n11332, 
        n11333, n2831, n5_adj_1634, n14300, n6_c, Ring_Mod_Start, 
        n17, n14330;
    wire [4:0]Clock_Counter;   /* synthesis lineinfo="@4(13[12],13[25])"*/
    
    wire n8476, n14298, n14345, n1;
    wire [15:0]Ring_Mod;   /* synthesis lineinfo="@10(20[21],20[29])"*/
    wire [19:0]n2292;
    
    wire n27, n132, n12157, n8564, n38, n11056, n8992, n14338, 
        n14317, n11326, n68, n5_adj_1637, n3015, n3878, r_Ring_Mod, 
        n11144, RM_Ready, n11965, n11973, n9063, n20, n15_2, n14349, 
        n11979, n11985, n9057, n27_adj_1638, n9972, n14960, n14342, 
        n11345, n9045, n11981, n2766, n14318, n14316, n11949, 
        n6389, n24;
    wire [3:0]n15;
    
    wire n11064, n9970, n14957, n9968, n14954, n9966, n14951, 
        n9964, n14948, n9962, n14945, n18_adj_1639;
    wire [3:0]n2238;
    
    wire n11867, n11945, n11939, n11844, n7_adj_1640, n9043, n8, 
        n14350, n4, n11955, n9960, n14942, n9958, n14939, n11921, 
        n11393, n9956, n14924, n14912, n11953, n6387, n24_adj_1642, 
        n18_adj_1643, n11969, n11967, n12151, n9287, n12155, n4_adj_1644, 
        GND_net_c, VCC_net_c;
    
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6545_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(n2552[15]), .Z(n2759));
    defparam i6545_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6517_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][16] ), .Z(n2841));
    defparam i6517_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6516_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][15] ), .Z(n2840));
    defparam i6516_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6515_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][14] ), .Z(n2839));
    defparam i6515_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6514_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][12] ), .Z(n2837));
    defparam i6514_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut (.A(\r_Adder_Total[0][3] ), 
            .B(n11430), .C(Sample_Mix[1]), .D(SM_Sample_Output[1]), .Z(n11335));
    defparam i1_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6513_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][10] ), .Z(n2835));
    defparam i6513_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut (.A(n14319), 
            .B(n154), .C(n5), .D(SM_Sample_Output[0]), .Z(n11010));
    defparam i1_3_lut_4_lut.INIT = "0x44f4";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_536 (.A(n14319), 
            .B(n154), .C(n5_adj_1632), .D(SM_Sample_Output[0]), .Z(n11006));
    defparam i1_3_lut_4_lut_adj_536.INIT = "0x44f4";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i0 (.D(n2316[0]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i0.REGSET = "RESET";
    defparam r_Sample_R__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_537 (.A(r_Sample_R[2]), 
            .B(r_Sample_R[1]), .C(r_Sample_R[0]), .D(r_Sample_R[3]), .Z(n11861));
    defparam i1_4_lut_adj_537.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i1 (.D(r_Sample_L[0]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i1.REGSET = "RESET";
    defparam Output_Odd__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i1 (.D(r_Sample_R[0]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i1.REGSET = "RESET";
    defparam Output_Even__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ SM_Sample_Output__i0 (.D(n11052), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14335), .Q(SM_Sample_Output[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i19 (.D(n63[19]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i19.REGSET = "RESET";
    defparam r_Sample_L__i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6512_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][7] ), .Z(n2832));
    defparam i6512_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6541_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(n2552[11]), .Z(n2755));
    defparam i6541_2_lut_3_lut.INIT = "0xb0b0";
    FA2 add_1181_add_5_21 (.A0(GND_net), .B0(r_Sample_L[19]), .C0(r_Sample_R[19]), 
        .D0(n9974), .CI0(n9974), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14963), .CI1(n14963), .CO0(n14963), .S0(n107[19]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_21.INIT0 = "0xc33c";
    defparam add_1181_add_5_21.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i18 (.D(n2762), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i17 (.D(n2761), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i16 (.D(n2760), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    IB i_Ring_Mod_pad (.I(i_Ring_Mod), .O(i_Ring_Mod_c));   /* synthesis lineinfo="@14(11[14],11[24])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i15 (.D(n2759), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i14 (.D(n11010), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i13 (.D(n11008), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i12 (.D(n11006), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i11 (.D(n2755), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_538 (.A(n14319), 
            .B(n154), .C(n5_adj_1633), .D(SM_Sample_Output[0]), .Z(n11002));
    defparam i1_3_lut_4_lut_adj_538.INIT = "0x44f4";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i10 (.D(n11002), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i9 (.D(n2753), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i8 (.D(n10998), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i7 (.D(n2751), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i6 (.D(n2750), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i5 (.D(n2749), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i4 (.D(n2748), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i3 (.D(n11332), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i2 (.D(n11333), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i2.REGSET = "RESET";
    defparam r_Sample_L__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i1 (.D(n11335), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i1.REGSET = "RESET";
    defparam r_Sample_L__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Ring_Mod_c (.D(n3878), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(r_Ring_Mod));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Ring_Mod_c.REGSET = "RESET";
    defparam r_Ring_Mod_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i6511_2_lut_3_lut (.A(SM_Sample_Output[2]), 
            .B(n176), .C(\r_Adder_Total[1][6] ), .Z(n2831));
    defparam i6511_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6539_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(n2552[9]), .Z(n2753));
    defparam i6539_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_539 (.A(n14319), 
            .B(n154), .C(n5_adj_1634), .D(SM_Sample_Output[0]), .Z(n10998));
    defparam i1_3_lut_4_lut_adj_539.INIT = "0x44f4";
    (* lut_function="(!(A))" *) LUT4 i18_1_lut_rep_141 (.A(reset_n_c), .Z(n14335));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i18_1_lut_rep_141.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i1850_3_lut_rep_106 (.A(DAC_Send), 
            .B(n176), .C(SM_Sample_Output[2]), .Z(n14300));
    defparam i1850_3_lut_rep_106.INIT = "0xcaca";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (D))" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(n6_c), .C(SM_Sample_Output[2]), .D(Ring_Mod_Start), .Z(n17));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xfd00";
    (* lut_function="(!(A (B+(C+!(D)))))" *) LUT4 i5415_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[2]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[0]), 
            .Z(n7719));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i5415_4_lut_4_lut.INIT = "0x5755";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i10278_2_lut_rep_112_3_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[0]), .Z(n14306));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i10278_2_lut_rep_112_3_lut_3_lut.INIT = "0x0202";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_rep_118_2_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .Z(n14312));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_rep_118_2_lut.INIT = "0xdddd";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6537_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(n2552[7]), .Z(n2751));
    defparam i6537_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (C)+!A (B))" *) LUT4 i5869_3_lut_3_lut (.A(reset_n_c), 
            .B(Scaler_Reset), .C(n8162), .Z(n3874));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i5869_3_lut_3_lut.INIT = "0xe4e4";
    (* lut_function="((B (C)+!B (D))+!A)" *) LUT4 i6521_4_lut_4_lut (.A(reset_n_c), 
            .B(n8997), .C(CS_Stable), .D(i_ADC_CS_c), .Z(n8540));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i6521_4_lut_4_lut.INIT = "0xf7d5";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut_adj_540 (.A(reset_n_c), 
            .B(n14303), .C(n14332), .D(\SM_Top[1] ), .Z(n3021));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_4_lut_adj_540.INIT = "0x75f5";
    (* lut_function="((B (C))+!A)" *) LUT4 i1_2_lut_3_lut_3_lut (.A(reset_n_c), 
            .B(n14330), .C(Clock_Counter[3]), .Z(n8476));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_3_lut.INIT = "0xd5d5";
    (* lut_function="(!(A (((D)+!C)+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(\SM_Top[1] ), .C(n14332), .D(n14303), .Z(n7360));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_4_lut_4_lut.INIT = "0x55d5";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_104_3_lut_2_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[2]), .Z(n14298));
    defparam i1_2_lut_rep_104_3_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i10263_2_lut_rep_111_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n14305));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i10263_2_lut_rep_111_3_lut_4_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i10274_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Adder), .C(Adder_Start[1]), .D(Adder_Clear), .Z(n6763));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i10274_3_lut_4_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6536_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(n2552[6]), .Z(n2750));
    defparam i6536_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i10299_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Adder_adj_1), .C(Adder_Start[0]), .D(Adder_Clear), .Z(n6942));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i10299_3_lut_4_lut_4_lut.INIT = "0x0020";
    (* lut_function="((B)+!A)" *) LUT4 i5282_2_lut_2_lut (.A(reset_n_c), .B(SM_Adder_adj_1), 
            .Z(n7600));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i5282_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="((B)+!A)" *) LUT4 i5118_2_lut_2_lut (.A(reset_n_c), .B(SM_Adder), 
            .Z(n7452));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i5118_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!((B (C+(D))+!B (D))+!A))" *) LUT4 i10296_3_lut_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[2]), .C(n6), .D(SM_Sample_Position[0]), 
            .Z(n6707));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i10296_3_lut_4_lut_4_lut.INIT = "0x002a";
    (* lut_function="(A (B (C (D))+!B (C))+!A (C))" *) LUT4 i6419_3_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(n14345), .C(n1), .D(Ring_Mod[11]), .Z(n2292[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i6419_3_lut_4_lut.INIT = "0xf070";
    (* lut_function="(!(A ((C)+!B)))" *) LUT4 i1_3_lut_3_lut (.A(reset_n_c), 
            .B(n27), .C(SM_Sample_Output[3]), .Z(n3051));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_3_lut.INIT = "0x5d5d";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(n14345), .C(Ring_Mod[6]), .D(n132), .Z(n2292[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut.INIT = "0xd580";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6546_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(n2552[16]), .Z(n2760));
    defparam i6546_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (B+(C+(D)))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_541 (.A(SM_Sample_Output[1]), 
            .B(n12157), .C(n8564), .D(n38), .Z(n11056));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_541.INIT = "0xaeac";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i6535_3_lut_4_lut (.A(n14319), 
            .B(n154), .C(n8992), .D(SM_Sample_Output[0]), .Z(n2749));
    defparam i6535_3_lut_4_lut.INIT = "0x44f4";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6547_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(n2552[17]), .Z(n2761));
    defparam i6547_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_542 (.A(SM_Sample_Output[2]), 
            .B(n14345), .C(Ring_Mod[4]), .D(n132), .Z(n2292[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_542.INIT = "0xd580";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i6534_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(n2552[4]), .Z(n2748));
    defparam i6534_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="(A+(B))" *) LUT4 i5027_2_lut_rep_144 (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .Z(n14338));   /* synthesis lineinfo="@10(50[4],128[11])"*/
    defparam i5027_2_lut_rep_144.INIT = "0xeeee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_rep_123_3_lut (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .C(reset_n_c), .Z(n14317));   /* synthesis lineinfo="@10(50[4],128[11])"*/
    defparam i1_2_lut_rep_123_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[3]), .D(n11326), 
            .Z(n3019));   /* synthesis lineinfo="@10(50[4],128[11])"*/
    defparam i2_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_543 (.A(SM_Sample_Output[2]), 
            .B(n14345), .C(Ring_Mod[7]), .D(n132), .Z(n2292[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_543.INIT = "0xd580";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C+!(D)))))" *) LUT4 i1_4_lut_adj_544 (.A(n68), 
            .B(SM_Sample_Output[3]), .C(n14338), .D(SM_Sample_Output[0]), 
            .Z(n12157));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_544.INIT = "0x0322";
    (* lut_function="(A (B (C))+!A (D))" *) LUT4 i1_3_lut_4_lut_4_lut_adj_545 (.A(SM_Sample_Output[2]), 
            .B(n14345), .C(Ring_Mod[9]), .D(n132), .Z(n2292[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_4_lut_4_lut_adj_545.INIT = "0xd580";
    (* lut_function="(!(A ((D)+!C)+!A !(B+!((D)+!C))))" *) LUT4 i1_3_lut_4_lut_adj_546 (.A(n14319), 
            .B(n154), .C(n5_adj_1637), .D(SM_Sample_Output[0]), .Z(n11008));
    defparam i1_3_lut_4_lut_adj_546.INIT = "0x44f4";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_547 (.A(\r_Adder_Total[0][2] ), 
            .B(n11430), .C(Sample_Mix[0]), .D(SM_Sample_Output[1]), .Z(n11334));
    defparam i1_4_lut_adj_547.INIT = "0x3022";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_3_lut_4_lut (.A(reset_n_c), 
            .B(n14338), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[3]), 
            .Z(n3015));
    defparam i3_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i6548_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(n2552[18]), .Z(n2762));
    defparam i6548_2_lut_3_lut.INIT = "0xb0b0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Ring_Mod_Start_c (.D(n11144), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Ring_Mod_Start));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Ring_Mod_Start_c.REGSET = "RESET";
    defparam Ring_Mod_Start_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_659_Mux_18_i3_4_lut (.A(\r_Adder_Total[0][20] ), 
            .B(Sample_Mix[18]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[18]));
    defparam mux_659_Mux_18_i3_4_lut.INIT = "0xf0ca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i1 (.D(n107[0]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i1.REGSET = "RESET";
    defparam Sample_Mix__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C)+!B !((D)+!C))))" *) LUT4 i1_4_lut_adj_548 (.A(SM_Sample_Output[3]), 
            .B(RM_Ready), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[2]), 
            .Z(n38));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_548.INIT = "0x1505";
    (* lut_function="(!(A ((C+(D))+!B)+!A !(B)))" *) LUT4 i1847_4_lut (.A(n11965), 
            .B(r_Sample_R[19]), .C(n11973), .D(n9063), .Z(n132));
    defparam i1847_4_lut.INIT = "0x444c";
    (* lut_function="(A (C+(D))+!A (B (D)+!B (C+(D))))" *) LUT4 i1_3_lut_4_lut_adj_549 (.A(n14319), 
            .B(n154), .C(n20), .D(n18), .Z(n15_2));
    defparam i1_3_lut_4_lut_adj_549.INIT = "0xffb0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i1 (.D(n2316[1]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i1.REGSET = "RESET";
    defparam r_Sample_R__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i791_2_lut_rep_107_4_lut (.A(n14349), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[3]), .D(n154), 
            .Z(n14301));   /* synthesis lineinfo="@10(90[4],90[17])"*/
    defparam i791_2_lut_rep_107_4_lut.INIT = "0x0400";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut (.A(\r_Adder_Total[0][10] ), 
            .B(Sample_Mix[8]), .C(SM_Sample_Output[1]), .Z(n5_adj_1634));
    defparam i18_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_550 (.A(r_Sample_R[17]), 
            .B(r_Sample_R[18]), .C(r_Sample_R[16]), .D(r_Sample_R[15]), 
            .Z(n11965));
    defparam i1_4_lut_adj_550.INIT = "0x8000";
    (* lut_function="(A ((C+(D))+!B)+!A !(B))" *) LUT4 i1_4_lut_adj_551 (.A(n11979), 
            .B(r_Sample_L[19]), .C(n11985), .D(n9057), .Z(n27_adj_1638));
    defparam i1_4_lut_adj_551.INIT = "0xbbb3";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i8696_2_lut_3_lut (.A(n14319), 
            .B(n154), .C(SM_Sample_Output[0]), .Z(n11430));
    defparam i8696_2_lut_3_lut.INIT = "0xf4f4";
    FA2 add_1181_add_5_19 (.A0(GND_net), .B0(r_Sample_L[17]), .C0(r_Sample_R[17]), 
        .D0(n9972), .CI0(n9972), .A1(GND_net), .B1(r_Sample_L[18]), 
        .C1(r_Sample_R[18]), .D1(n14960), .CI1(n14960), .CO0(n14960), 
        .CO1(n9974), .S0(n107[17]), .S1(n107[18]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_19.INIT0 = "0xc33c";
    defparam add_1181_add_5_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i2 (.D(n2316[2]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i2.REGSET = "RESET";
    defparam r_Sample_R__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_552 (.A(r_Sample_L[17]), 
            .B(r_Sample_L[18]), .C(r_Sample_L[15]), .D(r_Sample_L[16]), 
            .Z(n11979));
    defparam i1_4_lut_adj_552.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut (.A(r_Sample_L[13]), .B(r_Sample_L[14]), 
            .C(r_Sample_L[12]), .Z(n11985));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i3 (.D(n2316[3]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_148 (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .Z(n14342));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_rep_148.INIT = "0x8888";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .C(RM_Ready), .D(SM_Sample_Output[3]), 
            .Z(n11345));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i6766_4_lut (.A(n9045), 
            .B(r_Sample_L[11]), .C(r_Sample_L[10]), .D(r_Sample_L[9]), 
            .Z(n9057));
    defparam i6766_4_lut.INIT = "0xc8c0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i4 (.D(n2316[4]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i5 (.D(n2316[5]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i6 (.D(n2316[6]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i7 (.D(n2316[7]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i8 (.D(n2316[8]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i9 (.D(n2316[9]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i10 (.D(n2316[10]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i11 (.D(n2316[11]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i12 (.D(n2316[12]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i13 (.D(n2316[13]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i14 (.D(n2316[14]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i15 (.D(n2316[15]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i16 (.D(n2316[16]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i17 (.D(n2316[17]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i18 (.D(n2316[18]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_R__i19 (.D(n2316[19]), 
            .SP(n3051), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_R[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_R__i19.REGSET = "RESET";
    defparam r_Sample_R__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i2 (.D(r_Sample_L[1]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i2.REGSET = "RESET";
    defparam Output_Odd__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+(D)))+!A (B))" *) LUT4 i6754_4_lut (.A(n11981), 
            .B(r_Sample_L[8]), .C(r_Sample_L[4]), .D(r_Sample_L[5]), .Z(n9045));
    defparam i6754_4_lut.INIT = "0xeeec";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_553 (.A(SM_Sample_Output[1]), 
            .B(SM_Sample_Output[2]), .C(n11326), .D(SM_Sample_Output[3]), 
            .Z(n3013));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_553.INIT = "0x0080";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(r_Sample_L[7]), .B(r_Sample_L[6]), 
            .Z(n11981));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut_adj_554 (.A(i_Mix_c), 
            .B(SM_Sample_Output[2]), .C(DAC_Send), .Z(n68));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_3_lut_adj_554.INIT = "0xdcdc";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i3 (.D(r_Sample_L[2]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i3.REGSET = "RESET";
    defparam Output_Odd__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i272_2_lut_rep_151 (.A(r_Ring_Mod), 
            .B(RM_Ready), .Z(n14345));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i272_2_lut_rep_151.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6456_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[3]), .D(SM_Sample_Output[2]), .Z(n2292[3]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6456_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6450_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[12]), .D(SM_Sample_Output[2]), .Z(n2292[12]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6450_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i4 (.D(r_Sample_L[3]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i4.REGSET = "RESET";
    defparam Output_Odd__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A !(C+!(D)))" *) LUT4 i5798_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(SM_Sample_Output[2]), .D(n132), .Z(n1));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i5798_3_lut_4_lut.INIT = "0x8f80";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6452_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[10]), .D(SM_Sample_Output[2]), .Z(n2292[10]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6452_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_555 (.A(reset_n_c), 
            .B(SM_Sample_Output[0]), .C(n2766), .D(n14318), .Z(n18));
    defparam i1_4_lut_adj_555.INIT = "0xa0a8";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_rep_122_3_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(SM_Sample_Output[2]), .Z(n14316));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i1_2_lut_rep_122_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6449_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[13]), .D(SM_Sample_Output[2]), .Z(n2292[13]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6449_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i5 (.D(r_Sample_L[4]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[20]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i5.REGSET = "RESET";
    defparam Output_Odd__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i6 (.D(r_Sample_L[5]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[21]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i6.REGSET = "RESET";
    defparam Output_Odd__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i7 (.D(r_Sample_L[6]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[22]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i7.REGSET = "RESET";
    defparam Output_Odd__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i8 (.D(r_Sample_L[7]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[23]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i8.REGSET = "RESET";
    defparam Output_Odd__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i9 (.D(r_Sample_L[8]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[24]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i9.REGSET = "RESET";
    defparam Output_Odd__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i10 (.D(r_Sample_L[9]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[25]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i10.REGSET = "RESET";
    defparam Output_Odd__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i11 (.D(r_Sample_L[10]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[26]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i11.REGSET = "RESET";
    defparam Output_Odd__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i12 (.D(r_Sample_L[11]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[27]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i12.REGSET = "RESET";
    defparam Output_Odd__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i13 (.D(r_Sample_L[12]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[28]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i13.REGSET = "RESET";
    defparam Output_Odd__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i14 (.D(r_Sample_L[13]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[29]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i14.REGSET = "RESET";
    defparam Output_Odd__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i15 (.D(r_Sample_L[14]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[30]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i15.REGSET = "RESET";
    defparam Output_Odd__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Odd__i16 (.D(r_Sample_L[15]), 
            .SP(n3013), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Odd[31]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Odd__i16.REGSET = "RESET";
    defparam Output_Odd__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i2 (.D(r_Sample_R[1]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i2.REGSET = "RESET";
    defparam Output_Even__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i3 (.D(r_Sample_R[2]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i3.REGSET = "RESET";
    defparam Output_Even__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i4 (.D(r_Sample_R[3]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i4.REGSET = "RESET";
    defparam Output_Even__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i6318_4_lut (.A(n11949), 
            .B(r_Sample_L[19]), .C(n6389), .D(n24), .Z(n154));   /* synthesis lineinfo="@10(93[10],93[35])"*/
    defparam i6318_4_lut.INIT = "0x3230";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i5 (.D(r_Sample_R[4]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[20]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i5.REGSET = "RESET";
    defparam Output_Even__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i6 (.D(r_Sample_R[5]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[21]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i6.REGSET = "RESET";
    defparam Output_Even__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i7 (.D(r_Sample_R[6]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[22]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i7.REGSET = "RESET";
    defparam Output_Even__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i8 (.D(r_Sample_R[7]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[23]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i8.REGSET = "RESET";
    defparam Output_Even__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i9 (.D(r_Sample_R[8]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[24]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i9.REGSET = "RESET";
    defparam Output_Even__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i10 (.D(r_Sample_R[9]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[25]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i10.REGSET = "RESET";
    defparam Output_Even__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i11 (.D(r_Sample_R[10]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[26]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i11.REGSET = "RESET";
    defparam Output_Even__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i12 (.D(r_Sample_R[11]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[27]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i12.REGSET = "RESET";
    defparam Output_Even__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i13 (.D(r_Sample_R[12]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[28]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i13.REGSET = "RESET";
    defparam Output_Even__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i14 (.D(r_Sample_R[13]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[29]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i14.REGSET = "RESET";
    defparam Output_Even__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i15 (.D(r_Sample_R[14]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[30]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i15.REGSET = "RESET";
    defparam Output_Even__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Output_Even__i16 (.D(r_Sample_R[15]), 
            .SP(n3019), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Even[31]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Output_Even__i16.REGSET = "RESET";
    defparam Output_Even__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ SM_Sample_Output__i1 (.D(n11056), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14335), .Q(SM_Sample_Output[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ SM_Sample_Output__i2 (.D(n15[2]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14335), .Q(SM_Sample_Output[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ SM_Sample_Output__i3 (.D(n11064), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14335), .Q(SM_Sample_Output[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output__i3.REGSET = "RESET";
    defparam SM_Sample_Output__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i2 (.D(n107[1]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[1]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i2.REGSET = "RESET";
    defparam Sample_Mix__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6457_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[2]), .D(SM_Sample_Output[2]), .Z(n2292[2]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6457_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_556 (.A(r_Sample_L[12]), 
            .B(r_Sample_L[13]), .C(r_Sample_L[14]), .Z(n11949));
    defparam i1_3_lut_adj_556.INIT = "0x8080";
    FA2 add_1181_add_5_17 (.A0(GND_net), .B0(r_Sample_L[15]), .C0(r_Sample_R[15]), 
        .D0(n9970), .CI0(n9970), .A1(GND_net), .B1(r_Sample_L[16]), 
        .C1(r_Sample_R[16]), .D1(n14957), .CI1(n14957), .CO0(n14957), 
        .CO1(n9972), .S0(n107[15]), .S1(n107[16]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_17.INIT0 = "0xc33c";
    defparam add_1181_add_5_17.INIT1 = "0xc33c";
    FA2 add_1181_add_5_15 (.A0(GND_net), .B0(r_Sample_L[13]), .C0(r_Sample_R[13]), 
        .D0(n9968), .CI0(n9968), .A1(GND_net), .B1(r_Sample_L[14]), 
        .C1(r_Sample_R[14]), .D1(n14954), .CI1(n14954), .CO0(n14954), 
        .CO1(n9970), .S0(n107[13]), .S1(n107[14]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_15.INIT0 = "0xc33c";
    defparam add_1181_add_5_15.INIT1 = "0xc33c";
    FA2 add_1181_add_5_13 (.A0(GND_net), .B0(r_Sample_L[11]), .C0(r_Sample_R[11]), 
        .D0(n9966), .CI0(n9966), .A1(GND_net), .B1(r_Sample_L[12]), 
        .C1(r_Sample_R[12]), .D1(n14951), .CI1(n14951), .CO0(n14951), 
        .CO1(n9968), .S0(n107[11]), .S1(n107[12]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_13.INIT0 = "0xc33c";
    defparam add_1181_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6458_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[1]), .D(SM_Sample_Output[2]), .Z(n2292[1]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6458_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6350_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[0]), .D(SM_Sample_Output[2]), .Z(n2292[0]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6350_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_659_Mux_17_i3_4_lut (.A(\r_Adder_Total[0][19] ), 
            .B(Sample_Mix[17]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[17]));
    defparam mux_659_Mux_17_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6455_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[5]), .D(SM_Sample_Output[2]), .Z(n2292[5]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6455_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6453_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[8]), .D(SM_Sample_Output[2]), .Z(n2292[8]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6453_2_lut_3_lut_4_lut.INIT = "0x8000";
    FA2 add_1181_add_5_11 (.A0(GND_net), .B0(r_Sample_L[9]), .C0(r_Sample_R[9]), 
        .D0(n9964), .CI0(n9964), .A1(GND_net), .B1(r_Sample_L[10]), 
        .C1(r_Sample_R[10]), .D1(n14948), .CI1(n14948), .CO0(n14948), 
        .CO1(n9966), .S0(n107[9]), .S1(n107[10]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_11.INIT0 = "0xc33c";
    defparam add_1181_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_557 (.A(r_Sample_R[13]), 
            .B(r_Sample_R[14]), .C(r_Sample_R[12]), .Z(n11973));
    defparam i1_3_lut_adj_557.INIT = "0xfefe";
    FA2 add_1181_add_5_9 (.A0(GND_net), .B0(r_Sample_L[7]), .C0(r_Sample_R[7]), 
        .D0(n9962), .CI0(n9962), .A1(GND_net), .B1(r_Sample_L[8]), .C1(r_Sample_R[8]), 
        .D1(n14945), .CI1(n14945), .CO0(n14945), .CO1(n9964), .S0(n107[7]), 
        .S1(n107[8]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_9.INIT0 = "0xc33c";
    defparam add_1181_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1757_4_lut (.A(n18_adj_1639), 
            .B(r_Sample_L[11]), .C(r_Sample_L[10]), .D(r_Sample_L[9]), 
            .Z(n24));
    defparam i1757_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 SM_Sample_Output_mux_6_i3_4_lut (.A(n2238[2]), 
            .B(SM_Sample_Output[2]), .C(n11867), .D(SM_Sample_Output[3]), 
            .Z(n15[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam SM_Sample_Output_mux_6_i3_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B)+!A (B (C (D))))" *) LUT4 i1844_4_lut (.A(n11945), 
            .B(r_Sample_L[8]), .C(n11939), .D(n11844), .Z(n18_adj_1639));
    defparam i1844_4_lut.INIT = "0xc888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_558 (.A(r_Sample_L[7]), 
            .B(r_Sample_L[6]), .Z(n11945));
    defparam i1_2_lut_adj_558.INIT = "0xeeee";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6447_2_lut_3_lut_4_lut (.A(r_Ring_Mod), 
            .B(RM_Ready), .C(Ring_Mod[14]), .D(SM_Sample_Output[2]), .Z(n2292[14]));   /* synthesis lineinfo="@10(114[5],120[8])"*/
    defparam i6447_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B ((D)+!C)+!B (C+(D)))+!A (((D)+!C)+!B))" *) LUT4 i2_4_lut_4_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[3]), 
            .Z(n6_c));
    defparam i2_4_lut_4_lut.INIT = "0xff3d";
    (* lut_function="(!(A (B+!(C))+!A !(B)))" *) LUT4 mux_629_Mux_2_i7_3_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[1]), .Z(n2238[2]));   /* synthesis lineinfo="@10(50[4],128[11])"*/
    defparam mux_629_Mux_2_i7_3_lut.INIT = "0x6464";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_2_lut_3_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .C(i_Ring_Mod_c), .Z(n7_adj_1640));
    defparam i2_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i6772_4_lut (.A(n9043), 
            .B(r_Sample_R[11]), .C(r_Sample_R[10]), .D(r_Sample_R[9]), 
            .Z(n9063));
    defparam i6772_4_lut.INIT = "0xc8c0";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_76_i5_2_lut_rep_155 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .Z(n14349));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam SM_Sample_Output_3__I_0_76_i5_2_lut_rep_155.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_3_lut_rep_125_4_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[3]), .D(SM_Sample_Output[2]), 
            .Z(n14319));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam i1_3_lut_rep_125_4_lut.INIT = "0xfeff";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_3_lut_4_lut_adj_559 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[2]), .D(SM_Sample_Output[3]), 
            .Z(n8));   /* synthesis lineinfo="@10(122[4],122[13])"*/
    defparam i1_3_lut_4_lut_adj_559.INIT = "0xfe00";
    (* lut_function="(A+(B))" *) LUT4 equal_648_i6_2_lut_rep_156 (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[3]), .Z(n14350));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam equal_648_i6_2_lut_rep_156.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_rep_124_3_lut (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[3]), .C(SM_Sample_Output[1]), .Z(n14318));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam i1_2_lut_rep_124_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_560 (.A(r_Sample_L[5]), 
            .B(r_Sample_L[4]), .Z(n11939));
    defparam i1_2_lut_adj_560.INIT = "0x8888";
    (* lut_function="(A (C+!(D))+!A (B (C+!(D))+!B !(C+(D))))" *) LUT4 i1851_3_lut_4_lut (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[3]), .C(n14319), .D(n154), .Z(n2766));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam i1851_3_lut_4_lut.INIT = "0xe0ef";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i2_4_lut (.A(n14298), 
            .B(n2292[1]), .C(SM_Sample_Output[0]), .D(\r_Adder_Total[1][3] ), 
            .Z(n2316[1]));
    defparam mux_643_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_561 (.A(SM_Sample_Output[2]), 
            .B(SM_Sample_Output[3]), .C(DAC_Send), .D(SM_Sample_Output[1]), 
            .Z(n4));   /* synthesis lineinfo="@10(51[4],51[14])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_561.INIT = "0xfffe";
    (* lut_function="(A (B (C (D)))+!A (B (C (D))+!B !(D)))" *) LUT4 i41_4_lut_4_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .C(n27_adj_1638), .D(SM_Sample_Output[0]), 
            .Z(n21));
    defparam i41_4_lut_4_lut.INIT = "0xc011";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_562 (.A(r_Sample_L[2]), 
            .B(r_Sample_L[1]), .C(r_Sample_L[0]), .D(r_Sample_L[3]), .Z(n11844));
    defparam i1_4_lut_adj_562.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i3 (.D(n107[2]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[2]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i3.REGSET = "RESET";
    defparam Sample_Mix__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C))+!A (B (C)+!B !(C)))" *) LUT4 i34_3_lut_3_lut (.A(DAC_Send), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[0]), .Z(n20));
    defparam i34_3_lut_3_lut.INIT = "0xc1c1";
    (* lut_function="(A (B+(C+(D)))+!A (B))" *) LUT4 i6752_4_lut (.A(n11955), 
            .B(r_Sample_R[8]), .C(r_Sample_R[4]), .D(r_Sample_R[5]), .Z(n9043));
    defparam i6752_4_lut.INIT = "0xeeec";
    FA2 add_1181_add_5_7 (.A0(GND_net), .B0(r_Sample_L[5]), .C0(r_Sample_R[5]), 
        .D0(n9960), .CI0(n9960), .A1(GND_net), .B1(r_Sample_L[6]), .C1(r_Sample_R[6]), 
        .D1(n14942), .CI1(n14942), .CO0(n14942), .CO1(n9962), .S0(n107[5]), 
        .S1(n107[6]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_7.INIT0 = "0xc33c";
    defparam add_1181_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_659_Mux_7_i3_4_lut (.A(\r_Adder_Total[0][9] ), 
            .B(Sample_Mix[7]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[7]));
    defparam mux_659_Mux_7_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_563 (.A(r_Sample_R[7]), 
            .B(r_Sample_R[6]), .Z(n11955));
    defparam i1_2_lut_adj_563.INIT = "0x8888";
    FA2 add_1181_add_5_5 (.A0(GND_net), .B0(r_Sample_L[3]), .C0(r_Sample_R[3]), 
        .D0(n9958), .CI0(n9958), .A1(GND_net), .B1(r_Sample_L[4]), .C1(r_Sample_R[4]), 
        .D1(n14939), .CI1(n14939), .CO0(n14939), .CO1(n9960), .S0(n107[3]), 
        .S1(n107[4]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_5.INIT0 = "0xc33c";
    defparam add_1181_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i2012_3_lut (.A(r_Ring_Mod), 
            .B(i_Ring_Mod_c), .C(n11921), .Z(n3878));
    defparam i2012_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i3_4_lut (.A(n14349), .B(reset_n_c), 
            .C(DAC_Send), .D(n14350), .Z(n11921));
    defparam i3_4_lut.INIT = "0x0040";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_659_Mux_16_i3_4_lut (.A(\r_Adder_Total[0][18] ), 
            .B(Sample_Mix[16]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[16]));
    defparam mux_659_Mux_16_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B+(D))+!A (B+!(C)))" *) LUT4 i2_4_lut (.A(SM_Sample_Output[0]), 
            .B(n8564), .C(n4), .D(n11345), .Z(n11867));
    defparam i2_4_lut.INIT = "0xefcd";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i3_4_lut (.A(n14298), 
            .B(n2292[2]), .C(SM_Sample_Output[0]), .D(\r_Adder_Total[1][4] ), 
            .Z(n2316[2]));
    defparam mux_643_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C+!(D)))+!A (B))" *) LUT4 i1_4_lut_adj_564 (.A(n7_adj_1640), 
            .B(n17), .C(n11393), .D(n14317), .Z(n11144));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_564.INIT = "0xcecc";
    FA2 add_1181_add_5_3 (.A0(GND_net), .B0(r_Sample_L[1]), .C0(r_Sample_R[1]), 
        .D0(n9956), .CI0(n9956), .A1(GND_net), .B1(r_Sample_L[2]), .C1(r_Sample_R[2]), 
        .D1(n14924), .CI1(n14924), .CO0(n14924), .CO1(n9958), .S0(n107[1]), 
        .S1(n107[2]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_3.INIT0 = "0xc33c";
    defparam add_1181_add_5_3.INIT1 = "0xc33c";
    FA2 add_1181_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(r_Sample_L[0]), .C1(r_Sample_R[0]), .D1(n14912), .CI1(n14912), 
        .CO0(n14912), .CO1(n9956), .S1(n107[0]));   /* synthesis lineinfo="@10(67[20],67[43])"*/
    defparam add_1181_add_5_1.INIT0 = "0xc33c";
    defparam add_1181_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i4 (.D(n107[3]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[3]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i4.REGSET = "RESET";
    defparam Sample_Mix__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i1_4_lut (.A(n14298), 
            .B(n2292[0]), .C(SM_Sample_Output[0]), .D(\r_Adder_Total[1][2] ), 
            .Z(n2316[0]));
    defparam mux_643_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C))+!A !(C+!(D)))" *) LUT4 i33_4_lut (.A(SM_Sample_Output[1]), 
            .B(n1), .C(SM_Sample_Output[0]), .D(n14300), .Z(n27));   /* synthesis lineinfo="@10(40[12],40[28])"*/
    defparam i33_4_lut.INIT = "0x8580";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i4_4_lut (.A(n14298), 
            .B(n2292[3]), .C(SM_Sample_Output[0]), .D(\r_Adder_Total[1][5] ), 
            .Z(n2316[3]));
    defparam mux_643_i4_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i5 (.D(n107[4]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[4]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i5.REGSET = "RESET";
    defparam Sample_Mix__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i6 (.D(n107[5]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[5]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i6.REGSET = "RESET";
    defparam Sample_Mix__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i7 (.D(n107[6]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[6]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i7.REGSET = "RESET";
    defparam Sample_Mix__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i8 (.D(n107[7]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[7]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i8.REGSET = "RESET";
    defparam Sample_Mix__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i9 (.D(n107[8]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[8]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i9.REGSET = "RESET";
    defparam Sample_Mix__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i10 (.D(n107[9]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[9]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i10.REGSET = "RESET";
    defparam Sample_Mix__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i11 (.D(n107[10]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[10]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i11.REGSET = "RESET";
    defparam Sample_Mix__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i12 (.D(n107[11]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[11]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i12.REGSET = "RESET";
    defparam Sample_Mix__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i13 (.D(n107[12]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[12]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i13.REGSET = "RESET";
    defparam Sample_Mix__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i14 (.D(n107[13]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[13]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i14.REGSET = "RESET";
    defparam Sample_Mix__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i15 (.D(n107[14]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[14]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i15.REGSET = "RESET";
    defparam Sample_Mix__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i16 (.D(n107[15]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[15]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i16.REGSET = "RESET";
    defparam Sample_Mix__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i17 (.D(n107[16]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[16]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i17.REGSET = "RESET";
    defparam Sample_Mix__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i18 (.D(n107[17]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[17]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i18.REGSET = "RESET";
    defparam Sample_Mix__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i19 (.D(n107[18]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[18]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i19.REGSET = "RESET";
    defparam Sample_Mix__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ Sample_Mix__i20 (.D(n107[19]), 
            .SP(n3015), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Mix[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam Sample_Mix__i20.REGSET = "RESET";
    defparam Sample_Mix__i20.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i6317_4_lut (.A(n11953), 
            .B(r_Sample_R[19]), .C(n6387), .D(n24_adj_1642), .Z(n176));   /* synthesis lineinfo="@10(97[10],97[35])"*/
    defparam i6317_4_lut.INIT = "0x3230";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 r_Sample_L_mux_22_i20_4_lut (.A(n2552[19]), 
            .B(r_Sample_L[19]), .C(n15_2), .D(n14301), .Z(n63[19]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L_mux_22_i20_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_565 (.A(r_Sample_R[12]), 
            .B(r_Sample_R[13]), .C(r_Sample_R[14]), .Z(n11953));
    defparam i1_3_lut_adj_565.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1768_4_lut (.A(n18_adj_1643), 
            .B(r_Sample_R[11]), .C(r_Sample_R[10]), .D(r_Sample_R[9]), 
            .Z(n24_adj_1642));
    defparam i1768_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B)+!A (B (C (D))))" *) LUT4 i1837_4_lut (.A(n11969), 
            .B(r_Sample_R[8]), .C(n11967), .D(n11861), .Z(n18_adj_1643));
    defparam i1837_4_lut.INIT = "0xc888";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 mux_659_Mux_19_i3_4_lut (.A(\r_Adder_Total[0][21] ), 
            .B(Sample_Mix[19]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[19]));
    defparam mux_659_Mux_19_i3_4_lut.INIT = "0xc0ca";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_566 (.A(r_Sample_R[7]), 
            .B(r_Sample_R[6]), .Z(n11969));
    defparam i1_2_lut_adj_566.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i13_4_lut (.A(n14342), 
            .B(n8564), .C(SM_Sample_Output[3]), .D(n12151), .Z(n11064));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i13_4_lut.INIT = "0xc2c0";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_567 (.A(r_Sample_R[5]), 
            .B(r_Sample_R[4]), .Z(n11967));
    defparam i1_2_lut_adj_567.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i5_4_lut (.A(n14300), 
            .B(n2292[4]), .C(SM_Sample_Output[0]), .D(n2831), .Z(n2316[4]));
    defparam mux_643_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_568 (.A(RM_Ready), .B(SM_Sample_Output[0]), 
            .Z(n12151));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_2_lut_adj_568.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_659_Mux_15_i3_4_lut (.A(\r_Adder_Total[0][17] ), 
            .B(Sample_Mix[15]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[15]));
    defparam mux_659_Mux_15_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_569 (.A(\r_Adder_Total[0][16] ), 
            .B(Sample_Mix[14]), .C(SM_Sample_Output[1]), .Z(n5));
    defparam i18_3_lut_adj_569.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i6_4_lut (.A(n14300), 
            .B(n2292[5]), .C(SM_Sample_Output[0]), .D(n2832), .Z(n2316[5]));
    defparam mux_643_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i7_4_lut (.A(n14298), 
            .B(n2292[6]), .C(SM_Sample_Output[0]), .D(\r_Adder_Total[1][8] ), 
            .Z(n2316[6]));
    defparam mux_643_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i6997_4_lut (.A(\r_Adder_Total[1][9] ), 
            .B(n2292[7]), .C(SM_Sample_Output[0]), .D(n14298), .Z(n2316[7]));   /* synthesis lineinfo="@10(40[12],40[28])"*/
    defparam i6997_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_570 (.A(\r_Adder_Total[0][15] ), 
            .B(Sample_Mix[13]), .C(SM_Sample_Output[1]), .Z(n5_adj_1637));
    defparam i18_3_lut_adj_570.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i9_4_lut (.A(n14300), 
            .B(n2292[8]), .C(SM_Sample_Output[0]), .D(n2835), .Z(n2316[8]));
    defparam mux_643_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_571 (.A(\r_Adder_Total[0][14] ), 
            .B(Sample_Mix[12]), .C(SM_Sample_Output[1]), .Z(n5_adj_1632));
    defparam i18_3_lut_adj_571.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i6987_4_lut (.A(\r_Adder_Total[1][11] ), 
            .B(n2292[9]), .C(SM_Sample_Output[0]), .D(n14298), .Z(n2316[9]));   /* synthesis lineinfo="@10(40[12],40[28])"*/
    defparam i6987_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i11_4_lut (.A(n14300), 
            .B(n2292[10]), .C(SM_Sample_Output[0]), .D(n2837), .Z(n2316[10]));
    defparam mux_643_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i6977_4_lut (.A(\r_Adder_Total[1][13] ), 
            .B(n2292[11]), .C(SM_Sample_Output[0]), .D(n14298), .Z(n2316[11]));   /* synthesis lineinfo="@10(40[12],40[28])"*/
    defparam i6977_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_659_Mux_6_i3_4_lut (.A(\r_Adder_Total[0][8] ), 
            .B(Sample_Mix[6]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[6]));
    defparam mux_659_Mux_6_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i13_4_lut (.A(n14300), 
            .B(n2292[12]), .C(SM_Sample_Output[0]), .D(n2839), .Z(n2316[12]));
    defparam mux_643_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i14_4_lut (.A(n14300), 
            .B(n2292[13]), .C(SM_Sample_Output[0]), .D(n2840), .Z(n2316[13]));
    defparam mux_643_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_643_i15_4_lut (.A(n14300), 
            .B(n2292[14]), .C(SM_Sample_Output[0]), .D(n2841), .Z(n2316[14]));
    defparam mux_643_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_659_Mux_11_i3_4_lut (.A(\r_Adder_Total[0][13] ), 
            .B(Sample_Mix[11]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[11]));
    defparam mux_659_Mux_11_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C))+!A !(((D)+!C)+!B))" *) LUT4 i1_4_lut_adj_572 (.A(Ring_Mod[15]), 
            .B(n1), .C(SM_Sample_Output[0]), .D(n14316), .Z(n9287));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_572.INIT = "0x80c0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i18_3_lut_adj_573 (.A(\r_Adder_Total[0][12] ), 
            .B(Sample_Mix[10]), .C(SM_Sample_Output[1]), .Z(n5_adj_1633));
    defparam i18_3_lut_adj_573.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_574 (.A(reset_n_c), 
            .B(SM_Sample_Output[0]), .Z(n11326));
    defparam i1_2_lut_adj_574.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_659_Mux_5_i3_3_lut (.A(\r_Adder_Total[0][7] ), 
            .B(Sample_Mix[5]), .C(SM_Sample_Output[1]), .Z(n8992));
    defparam mux_659_Mux_5_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_659_Mux_9_i3_4_lut (.A(\r_Adder_Total[0][11] ), 
            .B(Sample_Mix[9]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[9]));
    defparam mux_659_Mux_9_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B (C+!(D))+!B (C (D)+!C !(D)))+!A (B (C)+!B (C (D))))" *) LUT4 mux_659_Mux_4_i3_4_lut (.A(\r_Adder_Total[0][6] ), 
            .B(Sample_Mix[4]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n2552[4]));
    defparam mux_659_Mux_4_i3_4_lut.INIT = "0xf0ca";
    (* lut_function="(A (B+(C+(D)))+!A !((D)+!B))" *) LUT4 i1_4_lut_adj_575 (.A(SM_Sample_Output[0]), 
            .B(n12155), .C(n11345), .D(n8564), .Z(n11052));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_575.INIT = "0xaaec";
    (* lut_function="(!(A (B+!(C))+!A (B+!(C+(D)))))" *) LUT4 i1_4_lut_adj_576 (.A(SM_Sample_Output[2]), 
            .B(n11393), .C(SM_Sample_Output[1]), .D(DAC_Send), .Z(n12155));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_576.INIT = "0x3130";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_577 (.A(\r_Adder_Total[0][5] ), 
            .B(n11430), .C(Sample_Mix[3]), .D(SM_Sample_Output[1]), .Z(n11332));
    defparam i1_4_lut_adj_577.INIT = "0x3022";
    (* lut_function="(A+(B))" *) LUT4 i8659_2_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[3]), .Z(n11393));
    defparam i8659_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_adj_578 (.A(\r_Adder_Total[0][4] ), 
            .B(n11430), .C(Sample_Mix[2]), .D(SM_Sample_Output[1]), .Z(n11333));
    defparam i1_4_lut_adj_578.INIT = "0x3022";
    (* lut_function="(A (D)+!A (B (C+(D))+!B (D)))" *) LUT4 i1_3_lut_4_lut_adj_579 (.A(SM_Sample_Output[0]), 
            .B(n14298), .C(\r_Adder_Total[1][17] ), .D(n9287), .Z(n2316[15]));
    defparam i1_3_lut_4_lut_adj_579.INIT = "0xff40";
    (* lut_function="(A (D)+!A (B (C+(D))+!B (D)))" *) LUT4 i1_3_lut_4_lut_adj_580 (.A(SM_Sample_Output[0]), 
            .B(n14298), .C(\r_Adder_Total[1][18] ), .D(n9287), .Z(n2316[16]));
    defparam i1_3_lut_4_lut_adj_580.INIT = "0xff40";
    (* lut_function="(A (D)+!A (B (C+(D))+!B (D)))" *) LUT4 i1_3_lut_4_lut_adj_581 (.A(SM_Sample_Output[0]), 
            .B(n14298), .C(\r_Adder_Total[1][19] ), .D(n9287), .Z(n2316[17]));
    defparam i1_3_lut_4_lut_adj_581.INIT = "0xff40";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_582 (.A(reset_n_c), 
            .B(SM_Sample_Output[2]), .C(n8), .D(n4_adj_1644), .Z(n8564));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam i1_4_lut_adj_582.INIT = "0xa8a0";
    (* lut_function="(A (D)+!A (B (C+(D))+!B (D)))" *) LUT4 i1_3_lut_4_lut_adj_583 (.A(SM_Sample_Output[0]), 
            .B(n14298), .C(\r_Adder_Total[1][20] ), .D(n9287), .Z(n2316[18]));
    defparam i1_3_lut_4_lut_adj_583.INIT = "0xff40";
    (* lut_function="(A (D)+!A (B (C+(D))+!B (D)))" *) LUT4 i1_3_lut_4_lut_adj_584 (.A(SM_Sample_Output[0]), 
            .B(n14298), .C(\r_Adder_Total[1][21] ), .D(n9287), .Z(n2316[19]));
    defparam i1_3_lut_4_lut_adj_584.INIT = "0xff40";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_585 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[1]), .Z(n4_adj_1644));
    defparam i1_2_lut_adj_585.INIT = "0x2222";
    Ring_Mod rm (.Main_Clock(Main_Clock), .r_Sample_R({r_Sample_R}), .n6387(n6387), 
            .RM_Ready(RM_Ready), .Ring_Mod({Ring_Mod}), .Ring_Mod_Start(Ring_Mod_Start), 
            .GND_net(GND_net), .r_Sample_L({r_Sample_L}), .n6389(n6389));   /* synthesis lineinfo="@10(26[11],26[147])"*/
    DAC_I2S dac2 (.Main_Clock(Main_Clock), .n8476(n8476), .\Output_Even[16] (Output_Even[16]), 
            .\Output_Even[19] (Output_Even[19]), .\Output_Even[18] (Output_Even[18]), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .n14335(n14335), .\Output_Even[17] (Output_Even[17]), 
            .\Clock_Counter[3] (Clock_Counter[3]), .o_DAC_CS_c(o_DAC_CS_c), 
            .\Output_Odd[31] (Output_Odd[31]), .\Output_Odd[30] (Output_Odd[30]), 
            .\Output_Odd[29] (Output_Odd[29]), .\Output_Odd[28] (Output_Odd[28]), 
            .\Output_Odd[27] (Output_Odd[27]), .\Output_Odd[26] (Output_Odd[26]), 
            .\Output_Odd[25] (Output_Odd[25]), .\Output_Odd[24] (Output_Odd[24]), 
            .\Output_Odd[23] (Output_Odd[23]), .\Output_Odd[22] (Output_Odd[22]), 
            .\Output_Odd[21] (Output_Odd[21]), .\Output_Odd[20] (Output_Odd[20]), 
            .\Output_Odd[19] (Output_Odd[19]), .\Output_Odd[18] (Output_Odd[18]), 
            .\Output_Odd[17] (Output_Odd[17]), .\Output_Odd[16] (Output_Odd[16]), 
            .\Output_Even[31] (Output_Even[31]), .\Output_Even[30] (Output_Even[30]), 
            .\Output_Even[29] (Output_Even[29]), .\Output_Even[28] (Output_Even[28]), 
            .\Output_Even[27] (Output_Even[27]), .\Output_Even[26] (Output_Even[26]), 
            .\Output_Even[25] (Output_Even[25]), .\Output_Even[24] (Output_Even[24]), 
            .\Output_Even[23] (Output_Even[23]), .\Output_Even[22] (Output_Even[22]), 
            .\Output_Even[21] (Output_Even[21]), .\Output_Even[20] (Output_Even[20]), 
            .reset_n_c(reset_n_c), .o_DAC_MOSI_c(o_DAC_MOSI_c), .n14330(n14330), 
            .GND_net(GND_net), .VCC_net(VCC_net));   /* synthesis lineinfo="@10(28[10],28[185])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=116, LSE_RLINE=127 *) FD1P3XZ r_Sample_L__i0 (.D(n11334), 
            .SP(n7701), .CK(Main_Clock), .SR(n14335), .Q(r_Sample_L[0]));   /* synthesis lineinfo="@10(42[9],130[5])"*/
    defparam r_Sample_L__i0.REGSET = "RESET";
    defparam r_Sample_L__i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module Ring_Mod
//

module Ring_Mod (input Main_Clock, input [19:0]r_Sample_R, output n6387, 
            output RM_Ready, output [15:0]Ring_Mod, input Ring_Mod_Start, 
            input GND_net, input [19:0]r_Sample_L, output n6389);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [19:0]r_Sample2;   /* synthesis lineinfo="@7(18[20],18[29])"*/
    
    wire n14314;
    wire [15:0]Sample2_Scaled;   /* synthesis lineinfo="@7(20[20],20[34])"*/
    
    wire n7507;
    wire [29:0]Calc;   /* synthesis lineinfo="@7(13[20],13[24])"*/
    
    wire n6750;
    wire [19:0]Calc_Scaled;   /* synthesis lineinfo="@7(15[20],15[31])"*/
    
    wire n7489, n11882;
    wire [2:0]SM_Ring_Mod;   /* synthesis lineinfo="@7(33[12],33[23])"*/
    
    wire n14336, n7474, n12077, n12069, n12071, n12079, n8603, 
        n6757, n14325, n6038, n7541, n14334, n12015, n11220, n11765, 
        n7071;
    wire [19:0]r_Sample1;   /* synthesis lineinfo="@7(17[20],17[29])"*/
    
    wire n12101, n12099;
    wire [15:0]Sample1_Scaled;   /* synthesis lineinfo="@7(19[20],19[34])"*/
    wire [31:0]Calc_29__N_1319;
    
    wire n7090, n11252;
    wire [19:0]Calc_Scaled_19__N_1185;
    
    wire n7397, n12021, n12013, n12007, n7522, n12005, n11997, 
        n11999, n11991, n12097, n12091, n12087, n12107, n12133, 
        n12129, n12083, n12125, n12121, n12119, n12111, n12113, 
        VCC_net, GND_net_c;
    
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i1 (.D(r_Sample2[1]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i1.REGSET = "RESET";
    defparam Sample2_Scaled_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i18 (.D(Calc[29]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i18.REGSET = "SET";
    defparam Calc_Scaled_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i17 (.D(Calc[28]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i17.REGSET = "SET";
    defparam Calc_Scaled_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i16 (.D(Calc[27]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i16.REGSET = "SET";
    defparam Calc_Scaled_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i15 (.D(Calc[26]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i15.REGSET = "SET";
    defparam Calc_Scaled_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i14 (.D(Calc[25]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i14.REGSET = "RESET";
    defparam Calc_Scaled_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i13 (.D(Calc[24]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i13.REGSET = "RESET";
    defparam Calc_Scaled_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i12 (.D(Calc[23]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i12.REGSET = "RESET";
    defparam Calc_Scaled_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i11 (.D(Calc[22]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i11.REGSET = "RESET";
    defparam Calc_Scaled_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i10 (.D(Calc[21]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i10.REGSET = "RESET";
    defparam Calc_Scaled_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i9 (.D(Calc[20]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i9.REGSET = "RESET";
    defparam Calc_Scaled_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i8 (.D(Calc[19]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i8.REGSET = "RESET";
    defparam Calc_Scaled_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(Calc_Scaled[15]), 
            .B(Calc_Scaled[16]), .C(Calc_Scaled[18]), .D(Calc_Scaled[17]), 
            .Z(n11882));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i2_3_lut_4_lut (.A(SM_Ring_Mod[0]), 
            .B(n14336), .C(n11882), .D(Calc_Scaled[19]), .Z(n7474));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i2_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(r_Sample2[4]), 
            .B(n12077), .C(n12069), .D(n12071), .Z(n12079));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i7 (.D(Calc[18]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i7.REGSET = "RESET";
    defparam Calc_Scaled_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i6 (.D(Calc[17]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i6.REGSET = "RESET";
    defparam Calc_Scaled_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i5 (.D(Calc[16]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i5.REGSET = "RESET";
    defparam Calc_Scaled_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i4 (.D(Calc[15]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i4.REGSET = "RESET";
    defparam Calc_Scaled_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ SM_Ring_Mod_i0 (.D(n8603), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Ring_Mod[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam SM_Ring_Mod_i0.REGSET = "RESET";
    defparam SM_Ring_Mod_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_507 (.A(r_Sample_R[16]), 
            .B(r_Sample_R[15]), .C(r_Sample_R[18]), .D(r_Sample_R[17]), 
            .Z(n6387));
    defparam i1_4_lut_adj_507.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i3 (.D(Calc[14]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i3.REGSET = "RESET";
    defparam Calc_Scaled_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i2 (.D(Calc[13]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i2.REGSET = "RESET";
    defparam Calc_Scaled_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Ready (.D(n6757), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(RM_Ready));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Ready.REGSET = "RESET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i1 (.D(Calc[12]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i1.REGSET = "RESET";
    defparam Calc_Scaled_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i15 (.D(Calc_Scaled[15]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i15.REGSET = "RESET";
    defparam o_Result_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i14 (.D(Calc_Scaled[14]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i14.REGSET = "SET";
    defparam o_Result_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i13 (.D(Calc_Scaled[13]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i13.REGSET = "SET";
    defparam o_Result_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i12 (.D(Calc_Scaled[12]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i12.REGSET = "SET";
    defparam o_Result_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i11 (.D(Calc_Scaled[11]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i11.REGSET = "SET";
    defparam o_Result_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i10 (.D(Calc_Scaled[10]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i10.REGSET = "SET";
    defparam o_Result_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i9 (.D(Calc_Scaled[9]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i9.REGSET = "SET";
    defparam o_Result_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i8 (.D(Calc_Scaled[8]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i8.REGSET = "SET";
    defparam o_Result_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i7 (.D(Calc_Scaled[7]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i7.REGSET = "SET";
    defparam o_Result_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i6 (.D(Calc_Scaled[6]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i6.REGSET = "SET";
    defparam o_Result_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i5 (.D(Calc_Scaled[5]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i5.REGSET = "SET";
    defparam o_Result_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_Sample2[6]), .B(r_Sample2[3]), 
            .Z(n12077));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i4 (.D(Calc_Scaled[4]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i4.REGSET = "SET";
    defparam o_Result_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i3 (.D(Calc_Scaled[3]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i3.REGSET = "SET";
    defparam o_Result_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i2 (.D(Calc_Scaled[2]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i2.REGSET = "SET";
    defparam o_Result_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i1 (.D(Calc_Scaled[1]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i1.REGSET = "SET";
    defparam o_Result_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i19 (.D(r_Sample_R[19]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i19.REGSET = "RESET";
    defparam r_Sample2_i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(r_Sample_R[19]), 
            .B(n6038), .C(n6387), .Z(n7541));   /* synthesis lineinfo="@7(43[19],43[44])"*/
    defparam i2_3_lut.INIT = "0x4040";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_140 (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .Z(n14334));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i1_2_lut_rep_140.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_142 (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .Z(n14336));
    defparam i1_2_lut_rep_142.INIT = "0x2222";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_rep_131_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .C(SM_Ring_Mod[0]), .Z(n14325));
    defparam i1_2_lut_rep_131_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .C(Calc_Scaled[19]), .Z(n12015));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))" *) LUT4 i19_3_lut_4_lut_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .C(SM_Ring_Mod[0]), .Z(n11220));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i19_3_lut_4_lut_3_lut.INIT = "0xb4b4";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i13_4_lut (.A(n12015), 
            .B(n14334), .C(SM_Ring_Mod[0]), .D(n11765), .Z(n6750));
    defparam i13_4_lut.INIT = "0xc0ca";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i10293_2_lut_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[1]), .C(SM_Ring_Mod[0]), .Z(n7071));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i10293_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(r_Sample1[19]), .D(SM_Ring_Mod[0]), 
            .Z(n12101));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_rep_120_3_lut (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[0]), .Z(n14314));
    defparam i1_2_lut_rep_120_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut_adj_508 (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[0]), .D(Ring_Mod_Start), 
            .Z(n6038));
    defparam i2_3_lut_4_lut_adj_508.INIT = "0x0100";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_509 (.A(SM_Ring_Mod[1]), 
            .B(SM_Ring_Mod[2]), .C(r_Sample2[19]), .D(SM_Ring_Mod[0]), 
            .Z(n12099));
    defparam i1_2_lut_3_lut_4_lut_adj_509.INIT = "0x1000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut (.A(r_Sample2[0]), .B(r_Sample2[13]), 
            .C(r_Sample2[7]), .Z(n12069));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C))+!A !(B (C)+!B !(C+(D))))" *) LUT4 i6315_4_lut (.A(SM_Ring_Mod[0]), 
            .B(SM_Ring_Mod[1]), .C(SM_Ring_Mod[2]), .D(Ring_Mod_Start), 
            .Z(n8603));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i6315_4_lut.INIT = "0x9594";
    MAC16 mult_15 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Sample1_Scaled[15]), .A14(Sample1_Scaled[14]), .A13(Sample1_Scaled[13]), 
          .A12(Sample1_Scaled[12]), .A11(Sample1_Scaled[11]), .A10(Sample1_Scaled[10]), 
          .A9(Sample1_Scaled[9]), .A8(Sample1_Scaled[8]), .A7(Sample1_Scaled[7]), 
          .A6(Sample1_Scaled[6]), .A5(Sample1_Scaled[5]), .A4(Sample1_Scaled[4]), 
          .A3(Sample1_Scaled[3]), .A2(Sample1_Scaled[2]), .A1(Sample1_Scaled[1]), 
          .A0(Sample1_Scaled[0]), .B15(Sample2_Scaled[15]), .B14(Sample2_Scaled[14]), 
          .B13(Sample2_Scaled[13]), .B12(Sample2_Scaled[12]), .B11(Sample2_Scaled[11]), 
          .B10(Sample2_Scaled[10]), .B9(Sample2_Scaled[9]), .B8(Sample2_Scaled[8]), 
          .B7(Sample2_Scaled[7]), .B6(Sample2_Scaled[6]), .B5(Sample2_Scaled[5]), 
          .B4(Sample2_Scaled[4]), .B3(Sample2_Scaled[3]), .B2(Sample2_Scaled[2]), 
          .B1(Sample2_Scaled[1]), .B0(Sample2_Scaled[0]), .D15(GND_net), 
          .D14(GND_net), .D13(GND_net), .D12(GND_net), .D11(GND_net), 
          .D10(GND_net), .D9(GND_net), .D8(GND_net), .D7(GND_net), .D6(GND_net), 
          .D5(GND_net), .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
          .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
          .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
          .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
          .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
          .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O29(Calc_29__N_1319[29]), 
          .O28(Calc_29__N_1319[28]), .O27(Calc_29__N_1319[27]), .O26(Calc_29__N_1319[26]), 
          .O25(Calc_29__N_1319[25]), .O24(Calc_29__N_1319[24]), .O23(Calc_29__N_1319[23]), 
          .O22(Calc_29__N_1319[22]), .O21(Calc_29__N_1319[21]), .O20(Calc_29__N_1319[20]), 
          .O19(Calc_29__N_1319[19]), .O18(Calc_29__N_1319[18]), .O17(Calc_29__N_1319[17]), 
          .O16(Calc_29__N_1319[16]), .O15(Calc_29__N_1319[15]), .O14(Calc_29__N_1319[14]), 
          .O13(Calc_29__N_1319[13]), .O12(Calc_29__N_1319[12]), .O11(Calc_29__N_1319[11]));   /* synthesis lineinfo="@7(57[13],57[44])"*/
    defparam mult_15.NEG_TRIGGER = "0b0";
    defparam mult_15.A_REG = "0b0";
    defparam mult_15.B_REG = "0b0";
    defparam mult_15.C_REG = "0b0";
    defparam mult_15.D_REG = "0b0";
    defparam mult_15.TOP_8x8_MULT_REG = "0b0";
    defparam mult_15.BOT_8x8_MULT_REG = "0b0";
    defparam mult_15.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_15.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_15.TOPOUTPUT_SELECT = "0b11";
    defparam mult_15.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_15.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_15.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_15.BOTOUTPUT_SELECT = "0b11";
    defparam mult_15.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_15.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_15.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_15.MODE_8x8 = "0b0";
    defparam mult_15.A_SIGNED = "0b1";
    defparam mult_15.B_SIGNED = "0b1";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i18 (.D(r_Sample_R[18]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i18.REGSET = "RESET";
    defparam r_Sample2_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i17 (.D(r_Sample_R[17]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i17.REGSET = "RESET";
    defparam r_Sample2_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i16 (.D(r_Sample_R[16]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i16.REGSET = "RESET";
    defparam r_Sample2_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i15 (.D(r_Sample_R[15]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i15.REGSET = "RESET";
    defparam r_Sample2_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ SM_Ring_Mod_i1 (.D(n11220), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Ring_Mod[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam SM_Ring_Mod_i1.REGSET = "RESET";
    defparam SM_Ring_Mod_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (((D)+!C)+!B)+!A (B (C (D))+!B (C)))" *) LUT4 i4469_4_lut (.A(RM_Ready), 
            .B(Ring_Mod_Start), .C(n7090), .D(SM_Ring_Mod[2]), .Z(n6757));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i4469_4_lut.INIT = "0xfa3a";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i14 (.D(r_Sample_R[14]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i14.REGSET = "SET";
    defparam r_Sample2_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ SM_Ring_Mod_i2 (.D(n11252), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Ring_Mod[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam SM_Ring_Mod_i2.REGSET = "RESET";
    defparam SM_Ring_Mod_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i19 (.D(Calc_Scaled_19__N_1185[19]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc_Scaled[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i19.REGSET = "RESET";
    defparam Calc_Scaled_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i11 (.D(Calc_29__N_1319[11]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i11.REGSET = "RESET";
    defparam Calc_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i12 (.D(Calc_29__N_1319[12]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i12.REGSET = "RESET";
    defparam Calc_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i13 (.D(Calc_29__N_1319[13]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i13.REGSET = "RESET";
    defparam Calc_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i14 (.D(Calc_29__N_1319[14]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i14.REGSET = "RESET";
    defparam Calc_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i15 (.D(Calc_29__N_1319[15]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i15.REGSET = "RESET";
    defparam Calc_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i16 (.D(Calc_29__N_1319[16]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i16.REGSET = "RESET";
    defparam Calc_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i17 (.D(Calc_29__N_1319[17]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i17.REGSET = "RESET";
    defparam Calc_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i18 (.D(Calc_29__N_1319[18]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i18.REGSET = "RESET";
    defparam Calc_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i19 (.D(Calc_29__N_1319[19]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i19.REGSET = "RESET";
    defparam Calc_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i20 (.D(Calc_29__N_1319[20]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[20]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i20.REGSET = "RESET";
    defparam Calc_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i21 (.D(Calc_29__N_1319[21]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[21]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i21.REGSET = "RESET";
    defparam Calc_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i22 (.D(Calc_29__N_1319[22]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[22]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i22.REGSET = "RESET";
    defparam Calc_i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i23 (.D(Calc_29__N_1319[23]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[23]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i23.REGSET = "RESET";
    defparam Calc_i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i24 (.D(Calc_29__N_1319[24]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[24]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i24.REGSET = "RESET";
    defparam Calc_i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i25 (.D(Calc_29__N_1319[25]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[25]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i25.REGSET = "RESET";
    defparam Calc_i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i26 (.D(Calc_29__N_1319[26]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[26]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i26.REGSET = "RESET";
    defparam Calc_i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i27 (.D(Calc_29__N_1319[27]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[27]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i27.REGSET = "RESET";
    defparam Calc_i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i28 (.D(Calc_29__N_1319[28]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[28]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i28.REGSET = "RESET";
    defparam Calc_i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_i29 (.D(Calc_29__N_1319[29]), 
            .SP(n7071), .CK(Main_Clock), .SR(GND_net_c), .Q(Calc[29]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_i29.REGSET = "RESET";
    defparam Calc_i29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i15 (.D(r_Sample1[15]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i15.REGSET = "SET";
    defparam Sample1_Scaled_rep_1_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i14 (.D(r_Sample1[14]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i14.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_510 (.A(r_Sample2[14]), 
            .B(r_Sample2[2]), .Z(n12071));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_2_lut_adj_510.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i13 (.D(r_Sample1[13]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i13.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i12 (.D(r_Sample1[12]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i12.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C)+!B !(C))))" *) LUT4 i1_3_lut_adj_511 (.A(SM_Ring_Mod[0]), 
            .B(SM_Ring_Mod[2]), .C(SM_Ring_Mod[1]), .Z(n7090));
    defparam i1_3_lut_adj_511.INIT = "0x4141";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i11 (.D(r_Sample1[11]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i11.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i10 (.D(r_Sample1[10]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i10.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i9 (.D(r_Sample1[9]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i9.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i8 (.D(r_Sample1[8]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i8.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i7 (.D(r_Sample1[7]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i7.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i4 (.D(r_Sample2[4]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i4.REGSET = "RESET";
    defparam Sample2_Scaled_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i5 (.D(r_Sample2[5]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i5.REGSET = "RESET";
    defparam Sample2_Scaled_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_512 (.A(r_Sample_L[16]), 
            .B(r_Sample_L[15]), .C(r_Sample_L[18]), .D(r_Sample_L[17]), 
            .Z(n6389));
    defparam i1_4_lut_adj_512.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i6 (.D(r_Sample1[6]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i6.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i6 (.D(r_Sample2[6]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i6.REGSET = "RESET";
    defparam Sample2_Scaled_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_513 (.A(n12021), 
            .B(n12013), .C(Calc_Scaled[2]), .D(n12007), .Z(n11765));
    defparam i1_4_lut_adj_513.INIT = "0xaaa8";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i7 (.D(r_Sample2[7]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i7.REGSET = "RESET";
    defparam Sample2_Scaled_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i8 (.D(r_Sample2[8]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i8.REGSET = "RESET";
    defparam Sample2_Scaled_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i9 (.D(r_Sample2[9]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i9.REGSET = "RESET";
    defparam Sample2_Scaled_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i10 (.D(r_Sample2[10]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i10.REGSET = "RESET";
    defparam Sample2_Scaled_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i11 (.D(r_Sample2[11]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i11.REGSET = "RESET";
    defparam Sample2_Scaled_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i12 (.D(r_Sample2[12]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i12.REGSET = "RESET";
    defparam Sample2_Scaled_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i13 (.D(r_Sample2[13]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i13.REGSET = "RESET";
    defparam Sample2_Scaled_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i14 (.D(r_Sample2[14]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i14.REGSET = "RESET";
    defparam Sample2_Scaled_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i15 (.D(r_Sample2[15]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i15.REGSET = "SET";
    defparam Sample2_Scaled_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i1 (.D(r_Sample_L[1]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i1.REGSET = "SET";
    defparam r_Sample1_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i5 (.D(r_Sample1[5]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i5.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i4 (.D(r_Sample1[4]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i4.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i3 (.D(r_Sample1[3]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i3.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i2 (.D(r_Sample1[2]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i2.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i2 (.D(r_Sample_L[2]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i2.REGSET = "SET";
    defparam r_Sample1_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i1 (.D(r_Sample1[1]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i1.REGSET = "RESET";
    defparam Sample1_Scaled_rep_1_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i13 (.D(r_Sample_R[13]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i13.REGSET = "SET";
    defparam r_Sample2_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i12 (.D(r_Sample_R[12]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i12.REGSET = "SET";
    defparam r_Sample2_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_514 (.A(Calc_Scaled[17]), 
            .B(Calc_Scaled[18]), .C(Calc_Scaled[16]), .D(Calc_Scaled[15]), 
            .Z(n12021));
    defparam i1_4_lut_adj_514.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i11 (.D(r_Sample_R[11]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i11.REGSET = "SET";
    defparam r_Sample2_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i10 (.D(r_Sample_R[10]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i10.REGSET = "SET";
    defparam r_Sample2_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i3 (.D(r_Sample2[3]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i3.REGSET = "RESET";
    defparam Sample2_Scaled_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i9 (.D(r_Sample_R[9]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i9.REGSET = "SET";
    defparam r_Sample2_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_515 (.A(Calc_Scaled[11]), 
            .B(Calc_Scaled[4]), .C(Calc_Scaled[12]), .Z(n12013));
    defparam i1_3_lut_adj_515.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i8 (.D(r_Sample_R[8]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i8.REGSET = "SET";
    defparam r_Sample2_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_516 (.A(Calc_Scaled[9]), 
            .B(n12005), .C(n11997), .D(n11999), .Z(n12007));
    defparam i1_4_lut_adj_516.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i3 (.D(r_Sample_L[3]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i3.REGSET = "SET";
    defparam r_Sample1_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i7 (.D(r_Sample_R[7]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i7.REGSET = "SET";
    defparam r_Sample2_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_517 (.A(Calc_Scaled[7]), 
            .B(Calc_Scaled[6]), .Z(n12005));
    defparam i1_2_lut_adj_517.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i6 (.D(r_Sample_R[6]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i6.REGSET = "SET";
    defparam r_Sample2_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i5 (.D(r_Sample_R[5]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i5.REGSET = "SET";
    defparam r_Sample2_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i4 (.D(r_Sample_R[4]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i4.REGSET = "SET";
    defparam r_Sample2_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_518 (.A(Calc_Scaled[3]), 
            .B(n11991), .C(Calc_Scaled[8]), .D(Calc_Scaled[13]), .Z(n11997));
    defparam i1_4_lut_adj_518.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i3 (.D(r_Sample_R[3]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[3]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i3.REGSET = "SET";
    defparam r_Sample2_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_519 (.A(Calc_Scaled[0]), 
            .B(Calc_Scaled[5]), .Z(n11999));
    defparam i1_2_lut_adj_519.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i2 (.D(r_Sample_R[2]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i2.REGSET = "SET";
    defparam r_Sample2_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i1 (.D(r_Sample_R[1]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[1]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i1.REGSET = "SET";
    defparam r_Sample2_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_520 (.A(Calc_Scaled[14]), 
            .B(Calc_Scaled[10]), .C(Calc_Scaled[1]), .Z(n11991));
    defparam i1_3_lut_adj_520.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i19 (.D(r_Sample_L[19]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[19]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i19.REGSET = "RESET";
    defparam r_Sample1_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i18 (.D(r_Sample_L[18]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[18]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i18.REGSET = "RESET";
    defparam r_Sample1_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i17 (.D(r_Sample_L[17]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[17]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i17.REGSET = "RESET";
    defparam r_Sample1_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i16 (.D(r_Sample_L[16]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[16]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i16.REGSET = "RESET";
    defparam r_Sample1_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i15 (.D(r_Sample_L[15]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[15]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i15.REGSET = "RESET";
    defparam r_Sample1_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i14 (.D(r_Sample_L[14]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[14]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i14.REGSET = "SET";
    defparam r_Sample1_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i13 (.D(r_Sample_L[13]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[13]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i13.REGSET = "SET";
    defparam r_Sample1_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i12 (.D(r_Sample_L[12]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[12]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i12.REGSET = "SET";
    defparam r_Sample1_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i11 (.D(r_Sample_L[11]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[11]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i11.REGSET = "SET";
    defparam r_Sample1_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i10 (.D(r_Sample_L[10]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[10]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i10.REGSET = "SET";
    defparam r_Sample1_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i9 (.D(r_Sample_L[9]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[9]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i9.REGSET = "SET";
    defparam r_Sample1_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i8 (.D(r_Sample_L[8]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[8]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i8.REGSET = "SET";
    defparam r_Sample1_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i7 (.D(r_Sample_L[7]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[7]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i7.REGSET = "SET";
    defparam r_Sample1_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample2_i0 (.D(r_Sample_R[0]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7541), .Q(r_Sample2[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample2_i0.REGSET = "SET";
    defparam r_Sample2_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5211_2_lut (.A(n6750), .B(SM_Ring_Mod[2]), 
            .Z(n7489));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i5211_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut (.A(SM_Ring_Mod[2]), 
            .B(SM_Ring_Mod[0]), .C(SM_Ring_Mod[1]), .Z(n11252));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam i11_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i0 (.D(r_Sample_L[0]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i0.REGSET = "SET";
    defparam r_Sample1_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i3693_4_lut (.A(Calc_Scaled[19]), 
            .B(Calc[29]), .C(SM_Ring_Mod[0]), .D(n14334), .Z(Calc_Scaled_19__N_1185[19]));   /* synthesis lineinfo="@7(36[3],84[10])"*/
    defparam i3693_4_lut.INIT = "0xcaaa";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i0 (.D(r_Sample2[0]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i0.REGSET = "SET";
    defparam Sample2_Scaled_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i6 (.D(r_Sample_L[6]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[6]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i6.REGSET = "SET";
    defparam r_Sample1_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Calc_Scaled_i0 (.D(Calc[11]), 
            .SP(n6750), .CK(Main_Clock), .SR(n7489), .Q(Calc_Scaled[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Calc_Scaled_i0.REGSET = "SET";
    defparam Calc_Scaled_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C+(D)))+!A))" *) LUT4 i1_4_lut_adj_521 (.A(n12099), 
            .B(n12097), .C(n12091), .D(n12087), .Z(n7507));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_521.INIT = "0x222a";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ o_Result_i0 (.D(Calc_Scaled[0]), 
            .SP(n14325), .CK(Main_Clock), .SR(n7474), .Q(Ring_Mod[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam o_Result_i0.REGSET = "SET";
    defparam o_Result_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i5 (.D(r_Sample_L[5]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[5]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i5.REGSET = "SET";
    defparam r_Sample1_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ r_Sample1_i4 (.D(r_Sample_L[4]), 
            .SP(n6038), .CK(Main_Clock), .SR(n7522), .Q(r_Sample1[4]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam r_Sample1_i4.REGSET = "SET";
    defparam r_Sample1_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample1_Scaled_rep_1_i0 (.D(r_Sample1[0]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7397), .Q(Sample1_Scaled[0]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample1_Scaled_rep_1_i0.REGSET = "SET";
    defparam Sample1_Scaled_rep_1_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_522 (.A(r_Sample2[17]), 
            .B(r_Sample2[18]), .C(r_Sample2[16]), .D(r_Sample2[15]), .Z(n12097));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_522.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_523 (.A(r_Sample2[10]), 
            .B(r_Sample2[5]), .C(r_Sample2[12]), .Z(n12091));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_3_lut_adj_523.INIT = "0xfefe";
    (* lut_function="(!((B (C+(D)))+!A))" *) LUT4 i1_4_lut_adj_524 (.A(n12101), 
            .B(n12107), .C(n12133), .D(n12129), .Z(n7397));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_524.INIT = "0x222a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_525 (.A(r_Sample2[11]), 
            .B(r_Sample2[9]), .C(n12083), .D(n12079), .Z(n12087));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_4_lut_adj_525.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_526 (.A(r_Sample1[17]), 
            .B(r_Sample1[18]), .C(r_Sample1[15]), .D(r_Sample1[16]), .Z(n12107));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_526.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_527 (.A(r_Sample1[10]), 
            .B(r_Sample1[5]), .C(r_Sample1[12]), .Z(n12133));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_3_lut_adj_527.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_528 (.A(r_Sample2[8]), 
            .B(r_Sample2[1]), .Z(n12083));   /* synthesis lineinfo="@7(18[20],18[29])"*/
    defparam i1_2_lut_adj_528.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_529 (.A(r_Sample1[11]), 
            .B(r_Sample1[9]), .C(n12125), .D(n12121), .Z(n12129));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_529.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_530 (.A(r_Sample1[8]), 
            .B(r_Sample1[1]), .Z(n12125));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_2_lut_adj_530.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_531 (.A(r_Sample1[4]), 
            .B(n12119), .C(n12111), .D(n12113), .Z(n12121));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_4_lut_adj_531.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_532 (.A(r_Sample1[6]), 
            .B(r_Sample1[3]), .Z(n12119));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_2_lut_adj_532.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_533 (.A(r_Sample1[14]), 
            .B(r_Sample1[2]), .Z(n12113));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_2_lut_adj_533.INIT = "0xeeee";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut_adj_534 (.A(r_Sample_L[19]), 
            .B(n6038), .C(n6389), .Z(n7522));   /* synthesis lineinfo="@7(42[19],42[44])"*/
    defparam i2_3_lut_adj_534.INIT = "0x4040";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_535 (.A(r_Sample1[0]), 
            .B(r_Sample1[13]), .C(r_Sample1[7]), .Z(n12111));   /* synthesis lineinfo="@7(17[20],17[29])"*/
    defparam i1_3_lut_adj_535.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=11, LSE_RCOL=147, LSE_LLINE=26, LSE_RLINE=26 *) FD1P3XZ Sample2_Scaled_i2 (.D(r_Sample2[2]), 
            .SP(n14314), .CK(Main_Clock), .SR(n7507), .Q(Sample2_Scaled[2]));   /* synthesis lineinfo="@7(35[9],85[5])"*/
    defparam Sample2_Scaled_i2.REGSET = "RESET";
    defparam Sample2_Scaled_i2.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module DAC_I2S
//

module DAC_I2S (input Main_Clock, input n8476, input \Output_Even[16] , 
            input \Output_Even[19] , input \Output_Even[18] , output o_DAC_SCK_c, 
            input n14335, input \Output_Even[17] , output \Clock_Counter[3] , 
            output o_DAC_CS_c, input \Output_Odd[31] , input \Output_Odd[30] , 
            input \Output_Odd[29] , input \Output_Odd[28] , input \Output_Odd[27] , 
            input \Output_Odd[26] , input \Output_Odd[25] , input \Output_Odd[24] , 
            input \Output_Odd[23] , input \Output_Odd[22] , input \Output_Odd[21] , 
            input \Output_Odd[20] , input \Output_Odd[19] , input \Output_Odd[18] , 
            input \Output_Odd[17] , input \Output_Odd[16] , input \Output_Even[31] , 
            input \Output_Even[30] , input \Output_Even[29] , input \Output_Even[28] , 
            input \Output_Even[27] , input \Output_Even[26] , input \Output_Even[25] , 
            input \Output_Even[24] , input \Output_Even[23] , input \Output_Even[22] , 
            input \Output_Even[21] , input \Output_Even[20] , input reset_n_c, 
            output o_DAC_MOSI_c, output n14330, input GND_net, input VCC_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [5:0]Bit_Counter;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n13541, n12510, n13544;
    wire [0:63]Send_Data;   /* synthesis lineinfo="@4(15[13],15[22])"*/
    
    wire n12512, n12513;
    wire [4:0]Clock_Counter;   /* synthesis lineinfo="@4(13[12],13[25])"*/
    wire [4:0]n25;
    
    wire n13538, n12522, n12521, n13550, n13553, n1140, o_Bit_Clock_N_1582, 
        n14363, n14309;
    wire [5:0]n37;
    
    wire o_LR_Clock_N_1576, n8995, n13556, n13559, n13571, n13562, 
        n13565, n13568, o_Data_N_1588, n13574, n13577, n13580, n13583, 
        n12498, n12497, n13547, n9953, n14921, n9951, n14918, 
        n9949, n14915, n14798, VCC_net_c, GND_net_c;
    
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[3]_bdd_4_lut  (.A(Bit_Counter[3]), 
            .B(n13541), .C(n12510), .D(Bit_Counter[5]), .Z(n13544));
    defparam \Bit_Counter[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9583_3_lut (.A(Send_Data[36]), 
            .B(Send_Data[37]), .C(Bit_Counter[0]), .Z(n12512));
    defparam i9583_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9584_3_lut (.A(Send_Data[38]), 
            .B(Send_Data[39]), .C(Bit_Counter[0]), .Z(n12513));
    defparam i9584_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 i7492_1_lut (.A(Clock_Counter[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7492_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i1 (.D(\Output_Even[16] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[47]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i1.REGSET = "RESET";
    defparam Send_Data__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13538_bdd_4_lut (.A(n13538), 
            .B(n12522), .C(n12521), .D(Bit_Counter[2]), .Z(n13541));
    defparam n13538_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13550_bdd_4_lut (.A(n13550), 
            .B(Send_Data[9]), .C(Send_Data[8]), .D(Bit_Counter[1]), .Z(n13553));
    defparam n13550_bdd_4_lut.INIT = "0xaad8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i4 (.D(\Output_Even[19] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[44]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i4.REGSET = "RESET";
    defparam Send_Data__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i3 (.D(\Output_Even[18] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[45]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i3.REGSET = "RESET";
    defparam Send_Data__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ o_Bit_Clock (.D(o_Bit_Clock_N_1582), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14335), .Q(o_DAC_SCK_c));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam o_Bit_Clock.REGSET = "RESET";
    defparam o_Bit_Clock.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i2 (.D(\Output_Even[17] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[46]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i2.REGSET = "RESET";
    defparam Send_Data__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i0 (.D(n37[0]), 
            .SP(n8476), .CK(Main_Clock), .SR(n14335), .Q(Bit_Counter[0]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i0.REGSET = "RESET";
    defparam Bit_Counter__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_rep_115_4_lut (.A(Clock_Counter[4]), 
            .B(n14363), .C(Clock_Counter[2]), .D(\Clock_Counter[3] ), 
            .Z(n14309));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i1_2_lut_rep_115_4_lut.INIT = "0x4000";
    (* lut_function="(A (D)+!A !(B (C (D)+!C !(D))+!B !(D)))" *) LUT4 i5_2_lut_4_lut (.A(Clock_Counter[4]), 
            .B(n14363), .C(Clock_Counter[2]), .D(o_DAC_SCK_c), .Z(o_Bit_Clock_N_1582));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i5_2_lut_4_lut.INIT = "0xbf40";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ o_LR_Clock (.D(o_LR_Clock_N_1576), 
            .SP(n8476), .CK(Main_Clock), .SR(n14335), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam o_LR_Clock.REGSET = "RESET";
    defparam o_LR_Clock.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i32 (.D(\Output_Odd[31] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[0]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i32.REGSET = "RESET";
    defparam Send_Data__i32.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_145  (.A(Bit_Counter[0]), 
            .B(Send_Data[10]), .C(Send_Data[11]), .D(Bit_Counter[1]), 
            .Z(n13550));
    defparam \Bit_Counter[0]_bdd_4_lut_145 .INIT = "0xe4aa";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 i5983_3_lut (.A(n8995), 
            .B(o_DAC_CS_c), .C(Bit_Counter[0]), .Z(o_LR_Clock_N_1576));   /* synthesis lineinfo="@4(14[12],14[23])"*/
    defparam i5983_3_lut.INIT = "0xc6c6";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i31 (.D(\Output_Odd[30] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[1]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i31.REGSET = "RESET";
    defparam Send_Data__i31.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i30 (.D(\Output_Odd[29] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[2]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i30.REGSET = "RESET";
    defparam Send_Data__i30.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i29 (.D(\Output_Odd[28] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[3]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i29.REGSET = "RESET";
    defparam Send_Data__i29.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i28 (.D(\Output_Odd[27] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[4]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i28.REGSET = "RESET";
    defparam Send_Data__i28.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i27 (.D(\Output_Odd[26] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[5]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i27.REGSET = "RESET";
    defparam Send_Data__i27.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i26 (.D(\Output_Odd[25] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[6]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i26.REGSET = "RESET";
    defparam Send_Data__i26.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i25 (.D(\Output_Odd[24] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[7]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i25.REGSET = "RESET";
    defparam Send_Data__i25.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i24 (.D(\Output_Odd[23] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[8]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i24.REGSET = "RESET";
    defparam Send_Data__i24.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i23 (.D(\Output_Odd[22] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[9]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i23.REGSET = "RESET";
    defparam Send_Data__i23.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i22 (.D(\Output_Odd[21] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[10]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i22.REGSET = "RESET";
    defparam Send_Data__i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i21 (.D(\Output_Odd[20] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[11]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i21.REGSET = "RESET";
    defparam Send_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i20 (.D(\Output_Odd[19] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[12]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i20.REGSET = "RESET";
    defparam Send_Data__i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i19 (.D(\Output_Odd[18] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[13]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i19.REGSET = "RESET";
    defparam Send_Data__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i18 (.D(\Output_Odd[17] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[14]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i18.REGSET = "RESET";
    defparam Send_Data__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i17 (.D(\Output_Odd[16] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[15]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i17.REGSET = "RESET";
    defparam Send_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i16 (.D(\Output_Even[31] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[32]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i16.REGSET = "RESET";
    defparam Send_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i15 (.D(\Output_Even[30] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[33]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i15.REGSET = "RESET";
    defparam Send_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i14 (.D(\Output_Even[29] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[34]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i14.REGSET = "RESET";
    defparam Send_Data__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i13 (.D(\Output_Even[28] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[35]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i13.REGSET = "RESET";
    defparam Send_Data__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i12 (.D(\Output_Even[27] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[36]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i12.REGSET = "RESET";
    defparam Send_Data__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13556_bdd_4_lut (.A(n13556), 
            .B(Send_Data[45]), .C(Send_Data[44]), .D(Bit_Counter[1]), 
            .Z(n13559));
    defparam n13556_bdd_4_lut.INIT = "0xaad8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i11 (.D(\Output_Even[26] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[37]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i11.REGSET = "RESET";
    defparam Send_Data__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i10 (.D(\Output_Even[25] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[38]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i10.REGSET = "RESET";
    defparam Send_Data__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i9 (.D(\Output_Even[24] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[39]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i9.REGSET = "RESET";
    defparam Send_Data__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i8 (.D(\Output_Even[23] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[40]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i8.REGSET = "RESET";
    defparam Send_Data__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i7 (.D(\Output_Even[22] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[41]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i7.REGSET = "RESET";
    defparam Send_Data__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i6 (.D(\Output_Even[21] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[42]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i6.REGSET = "RESET";
    defparam Send_Data__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Send_Data__i5 (.D(\Output_Even[20] ), 
            .SP(n1140), .CK(Main_Clock), .SR(GND_net_c), .Q(Send_Data[43]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Send_Data__i5.REGSET = "RESET";
    defparam Send_Data__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Clock_Counter_999__i4 (.D(n25[4]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8476), .Q(Clock_Counter[4]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_999__i4.REGSET = "RESET";
    defparam Clock_Counter_999__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9581_3_lut (.A(n13571), 
            .B(n13559), .C(Bit_Counter[2]), .Z(n12510));
    defparam i9581_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_146  (.A(Bit_Counter[0]), 
            .B(Send_Data[46]), .C(Send_Data[47]), .D(Bit_Counter[1]), 
            .Z(n13556));
    defparam \Bit_Counter[0]_bdd_4_lut_146 .INIT = "0xe4aa";
    FD1P3XZ Clock_Counter_999__i3 (.D(n25[3]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8476), .Q(\Clock_Counter[3] ));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_999__i3.REGSET = "RESET";
    defparam Clock_Counter_999__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Clock_Counter_999__i2 (.D(n25[2]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8476), .Q(Clock_Counter[2]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_999__i2.REGSET = "RESET";
    defparam Clock_Counter_999__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Clock_Counter_999__i1 (.D(n25[1]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8476), .Q(Clock_Counter[1]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_999__i1.REGSET = "RESET";
    defparam Clock_Counter_999__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ o_Data (.D(o_Data_N_1588), 
            .SP(reset_n_c), .CK(Main_Clock), .SR(GND_net_c), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam o_Data.REGSET = "RESET";
    defparam o_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13562_bdd_4_lut (.A(n13562), 
            .B(Send_Data[13]), .C(Send_Data[12]), .D(Bit_Counter[1]), 
            .Z(n13565));
    defparam n13562_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_147  (.A(Bit_Counter[0]), 
            .B(Send_Data[14]), .C(Send_Data[15]), .D(Bit_Counter[1]), 
            .Z(n13562));
    defparam \Bit_Counter[0]_bdd_4_lut_147 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13568_bdd_4_lut (.A(n13568), 
            .B(Send_Data[41]), .C(Send_Data[40]), .D(Bit_Counter[1]), 
            .Z(n13571));
    defparam n13568_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_148  (.A(Bit_Counter[0]), 
            .B(Send_Data[42]), .C(Send_Data[43]), .D(Bit_Counter[1]), 
            .Z(n13568));
    defparam \Bit_Counter[0]_bdd_4_lut_148 .INIT = "0xe4aa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i1 (.D(n37[1]), 
            .SP(n8476), .CK(Main_Clock), .SR(n14335), .Q(Bit_Counter[1]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i1.REGSET = "RESET";
    defparam Bit_Counter__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13574_bdd_4_lut (.A(n13574), 
            .B(Send_Data[5]), .C(Send_Data[4]), .D(Bit_Counter[1]), .Z(n13577));
    defparam n13574_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut_149  (.A(Bit_Counter[0]), 
            .B(Send_Data[6]), .C(Send_Data[7]), .D(Bit_Counter[1]), .Z(n13574));
    defparam \Bit_Counter[0]_bdd_4_lut_149 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13580_bdd_4_lut (.A(n13580), 
            .B(Send_Data[1]), .C(Send_Data[0]), .D(Bit_Counter[1]), .Z(n13583));
    defparam n13580_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[0]_bdd_4_lut  (.A(Bit_Counter[0]), 
            .B(Send_Data[2]), .C(Send_Data[3]), .D(Bit_Counter[1]), .Z(n13580));
    defparam \Bit_Counter[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i7494_2_lut (.A(Clock_Counter[1]), 
            .B(Clock_Counter[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7494_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i7515_3_lut_4_lut (.A(Clock_Counter[2]), 
            .B(n14363), .C(\Clock_Counter[3] ), .D(Clock_Counter[4]), 
            .Z(n25[4]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7515_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9569_3_lut (.A(n13553), 
            .B(n13565), .C(Bit_Counter[2]), .Z(n12498));
    defparam i9569_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9568_3_lut (.A(n13583), 
            .B(n13577), .C(Bit_Counter[2]), .Z(n12497));
    defparam i9568_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i2 (.D(n37[2]), 
            .SP(n8476), .CK(Main_Clock), .SR(n14335), .Q(Bit_Counter[2]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i2.REGSET = "RESET";
    defparam Bit_Counter__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i3 (.D(n37[3]), 
            .SP(n8476), .CK(Main_Clock), .SR(n14335), .Q(Bit_Counter[3]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i3.REGSET = "RESET";
    defparam Bit_Counter__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i4 (.D(n37[4]), 
            .SP(n8476), .CK(Main_Clock), .SR(n14335), .Q(Bit_Counter[4]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i4.REGSET = "RESET";
    defparam Bit_Counter__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=62, LSE_LCOL=10, LSE_RCOL=185, LSE_LLINE=28, LSE_RLINE=28 *) FD1P3XZ Bit_Counter__i5 (.D(n37[5]), 
            .SP(n8476), .CK(Main_Clock), .SR(n14335), .Q(Bit_Counter[5]));   /* synthesis lineinfo="@4(30[9],57[5])"*/
    defparam Bit_Counter__i5.REGSET = "RESET";
    defparam Bit_Counter__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9593_3_lut (.A(Send_Data[34]), 
            .B(Send_Data[35]), .C(Bit_Counter[0]), .Z(n12522));
    defparam i9593_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i9592_3_lut (.A(Send_Data[32]), 
            .B(Send_Data[33]), .C(Bit_Counter[0]), .Z(n12521));
    defparam i9592_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i6321_2_lut (.A(n13547), .B(Bit_Counter[4]), 
            .Z(o_Data_N_1588));   /* synthesis lineinfo="@4(54[24],54[35])"*/
    defparam i6321_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_rep_169 (.A(Clock_Counter[0]), 
            .B(Clock_Counter[1]), .Z(n14363));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i2_2_lut_rep_169.INIT = "0x8888";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i3_3_lut_rep_136_4_lut (.A(Clock_Counter[0]), 
            .B(Clock_Counter[1]), .C(Clock_Counter[2]), .D(Clock_Counter[4]), 
            .Z(n14330));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i3_3_lut_rep_136_4_lut.INIT = "0x0080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i7508_2_lut_3_lut_4_lut (.A(Clock_Counter[0]), 
            .B(Clock_Counter[1]), .C(\Clock_Counter[3] ), .D(Clock_Counter[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7508_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i7501_2_lut_3_lut (.A(Clock_Counter[0]), 
            .B(Clock_Counter[1]), .C(Clock_Counter[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam i7501_2_lut_3_lut.INIT = "0x7878";
    FA2 add_45_add_5_7 (.A0(GND_net), .B0(Bit_Counter[5]), .C0(GND_net), 
        .D0(n9953), .CI0(n9953), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14921), .CI1(n14921), .CO0(n14921), .S0(n37[5]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_7.INIT0 = "0xc33c";
    defparam add_45_add_5_7.INIT1 = "0xc33c";
    FA2 add_45_add_5_5 (.A0(GND_net), .B0(Bit_Counter[3]), .C0(GND_net), 
        .D0(n9951), .CI0(n9951), .A1(GND_net), .B1(Bit_Counter[4]), 
        .C1(GND_net), .D1(n14918), .CI1(n14918), .CO0(n14918), .CO1(n9953), 
        .S0(n37[3]), .S1(n37[4]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_5.INIT0 = "0xc33c";
    defparam add_45_add_5_5.INIT1 = "0xc33c";
    FA2 add_45_add_5_3 (.A0(GND_net), .B0(Bit_Counter[1]), .C0(GND_net), 
        .D0(n9949), .CI0(n9949), .A1(GND_net), .B1(Bit_Counter[2]), 
        .C1(GND_net), .D1(n14915), .CI1(n14915), .CO0(n14915), .CO1(n9951), 
        .S0(n37[1]), .S1(n37[2]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_3.INIT0 = "0xc33c";
    defparam add_45_add_5_3.INIT1 = "0xc33c";
    FA2 add_45_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Bit_Counter[0]), .C1(VCC_net), .D1(n14798), .CI1(n14798), 
        .CO0(n14798), .CO1(n9949), .S1(n37[0]));   /* synthesis lineinfo="@4(42[20],42[35])"*/
    defparam add_45_add_5_1.INIT0 = "0xc33c";
    defparam add_45_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(n14309), .B(n8995), 
            .C(reset_n_c), .D(Bit_Counter[0]), .Z(n1140));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_506 (.A(Bit_Counter[1]), 
            .B(Bit_Counter[4]), .C(Bit_Counter[2]), .D(Bit_Counter[3]), 
            .Z(n8995));
    defparam i3_4_lut_adj_506.INIT = "0x8000";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Bit_Counter[1]_bdd_4_lut  (.A(Bit_Counter[1]), 
            .B(n12512), .C(n12513), .D(Bit_Counter[2]), .Z(n13538));
    defparam \Bit_Counter[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n13544_bdd_4_lut (.A(n13544), 
            .B(n12498), .C(n12497), .D(Bit_Counter[5]), .Z(n13547));
    defparam n13544_bdd_4_lut.INIT = "0xaad8";
    FD1P3XZ Clock_Counter_999__i0 (.D(n25[0]), .SP(VCC_net_c), .CK(Main_Clock), 
            .SR(n8476), .Q(Clock_Counter[0]));   /* synthesis lineinfo="@4(23[21],23[41])"*/
    defparam Clock_Counter_999__i0.REGSET = "RESET";
    defparam Clock_Counter_999__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module Adder
//

module Adder (input reset_n_c, output SM_Adder, input Main_Clock, input Adder_Clear, 
            input n6763, input n7452, output \Adder_Total[1][21] , output \Adder_Total[1][20] , 
            output \Adder_Total[1][19] , output \Adder_Total[1][18] , output \Adder_Total[1][17] , 
            input [15:0]Sample_Value, input [10:0]\Adder_Mult[1] , input GND_net, 
            output \Adder_Total[1][16] , output \Adder_Total[1][15] , output \Adder_Total[1][14] , 
            output \Adder_Total[1][13] , output \Adder_Total[1][12] , output \Adder_Total[1][11] , 
            output \Adder_Total[1][10] , output \Adder_Total[1][9] , output \Adder_Total[1][8] , 
            output \Adder_Total[1][7] , output \Adder_Total[1][6] , output \Adder_Total[1][5] , 
            output \Adder_Total[1][4] , output \Adder_Total[1][3] , output \Adder_Total[1][2] , 
            input \Adder_Start[1] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [31:0]n167;
    
    wire n7449, n7447, n11758;
    wire [27:0]n2;
    wire [31:0]n3780;
    
    wire n7445, n7453;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@14(76[21],76[32])"*/
    
    wire n7451, n7443, n7441, n7429, n7427, n7425, n7439, n7437, 
        n7423, n7435, n7366, n7433, n7431, n7421, n7419, n7417, 
        n7415, n7413, n7411, n9936, n14873, n9934, n14870, n9932, 
        n14867, n9930, n14864, n9928, n14861, n9926, n14858, n9924, 
        n14855, n9922, n14852, n9920, n14849, n9918, n14846, n9916, 
        n14843, n14840, VCC_net, GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i6401_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7449));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6401_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6400_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7447));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6400_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i1 (.D(n2[11]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[0]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i1.REGSET = "RESET";
    defparam Working_Total_res2_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i22 (.D(n7453), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [22]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6399_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7445));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6399_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i21 (.D(n7451), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][21] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i20 (.D(n7449), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][20] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i19 (.D(n7447), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][19] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i18 (.D(n7445), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][18] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i17 (.D(n7443), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6398_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7443));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6398_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6397_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7441));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6397_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6391_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7429));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6391_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i16 (.D(n7441), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Sample_Value[15]), .A14(Sample_Value[14]), .A13(Sample_Value[13]), 
          .A12(Sample_Value[12]), .A11(Sample_Value[11]), .A10(Sample_Value[10]), 
          .A9(Sample_Value[9]), .A8(Sample_Value[8]), .A7(Sample_Value[7]), 
          .A6(Sample_Value[6]), .A5(Sample_Value[5]), .A4(Sample_Value[4]), 
          .A3(Sample_Value[3]), .A2(Sample_Value[2]), .A1(Sample_Value[1]), 
          .A0(Sample_Value[0]), .B15(GND_net), .B14(GND_net), .B13(GND_net), 
          .B12(GND_net), .B11(GND_net), .B10(\Adder_Mult[1] [10]), .B9(\Adder_Mult[1] [9]), 
          .B8(\Adder_Mult[1] [8]), .B7(\Adder_Mult[1] [7]), .B6(\Adder_Mult[1] [6]), 
          .B5(\Adder_Mult[1] [5]), .B4(\Adder_Mult[1] [4]), .B3(\Adder_Mult[1] [3]), 
          .B2(\Adder_Mult[1] [2]), .B1(\Adder_Mult[1] [1]), .B0(\Adder_Mult[1] [0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n2[27]), .O26(n2[26]), .O25(n2[25]), 
          .O24(n2[24]), .O23(n2[23]), .O22(n2[22]), .O21(n2[21]), .O20(n2[20]), 
          .O19(n2[19]), .O18(n2[18]), .O17(n2[17]), .O16(n2[16]), .O15(n2[15]), 
          .O14(n2[14]), .O13(n2[13]), .O12(n2[12]), .O11(n2[11]));   /* synthesis lineinfo="@3(40[25],40[84])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i15 (.D(n7439), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6390_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7427));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6390_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6389_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7425));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6389_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i14 (.D(n7437), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6396_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7439));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6396_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i13 (.D(n7435), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6395_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7437));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6395_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6388_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7423));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6388_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i12 (.D(n7433), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6394_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7435));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6394_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6270_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7366));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6270_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i11 (.D(n7431), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6403_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7453));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6403_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i10 (.D(n7429), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6393_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7433));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6393_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6387_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7421));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6387_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6402_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7451));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6402_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i9 (.D(n7427), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i8 (.D(n7425), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i7 (.D(n7423), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i6 (.D(n7421), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i5 (.D(n7419), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i4 (.D(n7417), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i3 (.D(n7415), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i2 (.D(n7413), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6386_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7419));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6386_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6385_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7417));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6385_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6384_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7415));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6384_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i1 (.D(n7411), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [1]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res2_res4__i2 (.D(n2[12]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[1]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i2.REGSET = "RESET";
    defparam Working_Total_res2_res4__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i3 (.D(n2[13]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[2]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i3.REGSET = "RESET";
    defparam Working_Total_res2_res4__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i4 (.D(n2[14]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[3]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i4.REGSET = "RESET";
    defparam Working_Total_res2_res4__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i5 (.D(n2[15]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[4]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i5.REGSET = "RESET";
    defparam Working_Total_res2_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i6 (.D(n2[16]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[5]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i6.REGSET = "RESET";
    defparam Working_Total_res2_res4__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i7 (.D(n2[17]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[6]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i7.REGSET = "RESET";
    defparam Working_Total_res2_res4__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i8 (.D(n2[18]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[7]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i8.REGSET = "RESET";
    defparam Working_Total_res2_res4__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i9 (.D(n2[19]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[8]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i9.REGSET = "RESET";
    defparam Working_Total_res2_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i10 (.D(n2[20]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[9]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i10.REGSET = "RESET";
    defparam Working_Total_res2_res4__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i11 (.D(n2[21]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[10]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i11.REGSET = "RESET";
    defparam Working_Total_res2_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i12 (.D(n2[22]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[11]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i12.REGSET = "RESET";
    defparam Working_Total_res2_res4__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i13 (.D(n2[23]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[12]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i13.REGSET = "RESET";
    defparam Working_Total_res2_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i14 (.D(n2[24]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[13]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i14.REGSET = "RESET";
    defparam Working_Total_res2_res4__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i15 (.D(n2[25]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[14]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i15.REGSET = "RESET";
    defparam Working_Total_res2_res4__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i16 (.D(n2[26]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[15]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i16.REGSET = "RESET";
    defparam Working_Total_res2_res4__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i17 (.D(n2[27]), .SP(n6763), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3780[31]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res2_res4__i17.REGSET = "RESET";
    defparam Working_Total_res2_res4__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i0 (.D(n7366), 
            .SP(n7452), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [0]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6392_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7431));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6392_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[1][21] ), .C0(n3780[31]), 
        .D0(n9936), .CI0(n9936), .A1(GND_net), .B1(\Adder_Total[1] [22]), 
        .C1(n3780[31]), .D1(n14873), .CI1(n14873), .CO0(n14873), .S0(n167[21]), 
        .S1(n167[22]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[1][19] ), .C0(n3780[31]), 
        .D0(n9934), .CI0(n9934), .A1(GND_net), .B1(\Adder_Total[1][20] ), 
        .C1(n3780[31]), .D1(n14870), .CI1(n14870), .CO0(n14870), .CO1(n9936), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(n3780[31]), 
        .D0(n9932), .CI0(n9932), .A1(GND_net), .B1(\Adder_Total[1][18] ), 
        .C1(n3780[31]), .D1(n14867), .CI1(n14867), .CO0(n14867), .CO1(n9934), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(n3780[15]), 
        .D0(n9930), .CI0(n9930), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(n3780[31]), .D1(n14864), .CI1(n14864), .CO0(n14864), .CO1(n9932), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(n3780[13]), 
        .D0(n9928), .CI0(n9928), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(n3780[14]), .D1(n14861), .CI1(n14861), .CO0(n14861), .CO1(n9930), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(SM_Adder), .B(reset_n_c), 
            .C(\Adder_Start[1] ), .Z(n11758));
    defparam i2_3_lut.INIT = "0x4040";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(n3780[11]), 
        .D0(n9926), .CI0(n9926), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(n3780[12]), .D1(n14858), .CI1(n14858), .CO0(n14858), .CO1(n9928), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6383_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7413));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6383_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6377_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7411));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6377_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(n3780[9]), 
        .D0(n9924), .CI0(n9924), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(n3780[10]), .D1(n14855), .CI1(n14855), .CO0(n14855), .CO1(n9926), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(n3780[7]), 
        .D0(n9922), .CI0(n9922), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(n3780[8]), .D1(n14852), .CI1(n14852), .CO0(n14852), .CO1(n9924), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(n3780[5]), 
        .D0(n9920), .CI0(n9920), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(n3780[6]), .D1(n14849), .CI1(n14849), .CO0(n14849), .CO1(n9922), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(n3780[3]), 
        .D0(n9918), .CI0(n9918), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(n3780[4]), .D1(n14846), .CI1(n14846), .CO0(n14846), .CO1(n9920), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1] [1]), .C0(n3780[1]), 
        .D0(n9916), .CI0(n9916), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(n3780[2]), .D1(n14843), .CI1(n14843), .CO0(n14843), .CO1(n9918), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1] [0]), .C1(n3780[0]), .D1(n14840), .CI1(n14840), 
        .CO0(n14840), .CO1(n9916), .S1(n167[0]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ SM_Adder_c (.D(n11758), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam SM_Adder_c.REGSET = "RESET";
    defparam SM_Adder_c.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Adder_U1
//

module Adder_U1 (output SM_Adder, input reset_n_c, input \Adder_Start[0] , 
            input Main_Clock, input Adder_Clear, input n7600, output \Adder_Total[0][21] , 
            output \Adder_Total[0][20] , input [15:0]Sample_Value, input [10:0]\Adder_Mult[0] , 
            input GND_net, output \Adder_Total[0][19] , output \Adder_Total[0][18] , 
            output \Adder_Total[0][17] , output \Adder_Total[0][16] , output \Adder_Total[0][15] , 
            output \Adder_Total[0][14] , output \Adder_Total[0][13] , output \Adder_Total[0][12] , 
            output \Adder_Total[0][11] , output \Adder_Total[0][10] , input n6942, 
            output \Adder_Total[0][8] , output \Adder_Total[0][7] , output \Adder_Total[0][6] , 
            output \Adder_Total[0][5] , output \Adder_Total[0][4] , output \Adder_Total[0][3] , 
            output \Adder_Total[0][2] , output \Adder_Total[0][9] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    wire n11772;
    wire [31:0]n167;
    
    wire n7565, n7563, n7561, n7601;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@14(76[21],76[32])"*/
    
    wire n7599, n7559, n7597;
    wire [27:0]n2;
    
    wire n7595, n7575, n7593, n7591, n7589, n7587, n7585, n7373, 
        n7583, n7581, n7579, n7577;
    wire [31:0]n3777;
    
    wire n7573, n7571, n7569, n7567, n9903, n14792, n9901, n14789, 
        n9899, n14786, n9897, n14783, n9895, n14780, n9893, n14777, 
        n9891, n14774, n9889, n14771, n9887, n14768, n9885, n14765, 
        n9883, n14762, n14759, VCC_net, GND_net_c;
    
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(SM_Adder), .B(reset_n_c), 
            .C(\Adder_Start[0] ), .Z(n11772));
    defparam i2_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i6470_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n7565));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6470_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6469_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n7563));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6469_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6468_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n7561));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6468_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6488_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7601));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6488_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i22 (.D(n7601), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [22]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i21 (.D(n7599), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][21] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i20 (.D(n7597), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][20] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6461_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n7559));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6461_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i19 (.D(n7595), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][19] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(Sample_Value[15]), .A14(Sample_Value[14]), .A13(Sample_Value[13]), 
          .A12(Sample_Value[12]), .A11(Sample_Value[11]), .A10(Sample_Value[10]), 
          .A9(Sample_Value[9]), .A8(Sample_Value[8]), .A7(Sample_Value[7]), 
          .A6(Sample_Value[6]), .A5(Sample_Value[5]), .A4(Sample_Value[4]), 
          .A3(Sample_Value[3]), .A2(Sample_Value[2]), .A1(Sample_Value[1]), 
          .A0(Sample_Value[0]), .B15(GND_net), .B14(GND_net), .B13(GND_net), 
          .B12(GND_net), .B11(GND_net), .B10(\Adder_Mult[0] [10]), .B9(\Adder_Mult[0] [9]), 
          .B8(\Adder_Mult[0] [8]), .B7(\Adder_Mult[0] [7]), .B6(\Adder_Mult[0] [6]), 
          .B5(\Adder_Mult[0] [5]), .B4(\Adder_Mult[0] [4]), .B3(\Adder_Mult[0] [3]), 
          .B2(\Adder_Mult[0] [2]), .B1(\Adder_Mult[0] [1]), .B0(\Adder_Mult[0] [0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n2[27]), .O26(n2[26]), .O25(n2[25]), 
          .O24(n2[24]), .O23(n2[23]), .O22(n2[22]), .O21(n2[21]), .O20(n2[20]), 
          .O19(n2[19]), .O18(n2[18]), .O17(n2[17]), .O16(n2[16]), .O15(n2[15]), 
          .O14(n2[14]), .O13(n2[13]), .O12(n2[12]), .O11(n2[11]));   /* synthesis lineinfo="@3(40[25],40[84])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i18 (.D(n7593), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][18] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6486_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7597));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6486_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6475_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7575));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6475_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6485_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7595));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6485_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i17 (.D(n7591), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i16 (.D(n7589), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i15 (.D(n7587), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6484_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7593));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6484_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i14 (.D(n7585), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6483_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7591));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6483_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6482_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7589));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6482_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i13 (.D(n7583), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6286_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n7373));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6286_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6481_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7587));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6481_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i12 (.D(n7581), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6480_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7585));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6480_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6479_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7583));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6479_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6487_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7599));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6487_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i11 (.D(n7579), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i10 (.D(n7577), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i6478_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7581));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6478_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6477_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7579));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6477_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i1 (.D(n2[11]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[0]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i1.REGSET = "RESET";
    defparam Working_Total_res1_res3__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i8 (.D(n7573), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i7 (.D(n7571), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i6 (.D(n7569), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i5 (.D(n7567), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i4 (.D(n7565), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i3 (.D(n7563), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i2 (.D(n7561), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i1 (.D(n7559), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [1]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i9 (.D(n7575), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res3__i2 (.D(n2[12]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[1]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i2.REGSET = "RESET";
    defparam Working_Total_res1_res3__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6476_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7577));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6476_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[0][21] ), .C0(n3777[31]), 
        .D0(n9903), .CI0(n9903), .A1(GND_net), .B1(\Adder_Total[0] [22]), 
        .C1(n3777[31]), .D1(n14792), .CI1(n14792), .CO0(n14792), .S0(n167[21]), 
        .S1(n167[22]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[0][19] ), .C0(n3777[31]), 
        .D0(n9901), .CI0(n9901), .A1(GND_net), .B1(\Adder_Total[0][20] ), 
        .C1(n3777[31]), .D1(n14789), .CI1(n14789), .CO0(n14789), .CO1(n9903), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(n3777[31]), 
        .D0(n9899), .CI0(n9899), .A1(GND_net), .B1(\Adder_Total[0][18] ), 
        .C1(n3777[31]), .D1(n14786), .CI1(n14786), .CO0(n14786), .CO1(n9901), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(n3777[15]), 
        .D0(n9897), .CI0(n9897), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(n3777[31]), .D1(n14783), .CI1(n14783), .CO0(n14783), .CO1(n9899), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(n3777[13]), 
        .D0(n9895), .CI0(n9895), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(n3777[14]), .D1(n14780), .CI1(n14780), .CO0(n14780), .CO1(n9897), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(n3777[11]), 
        .D0(n9893), .CI0(n9893), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(n3777[12]), .D1(n14777), .CI1(n14777), .CO0(n14777), .CO1(n9895), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(n3777[9]), 
        .D0(n9891), .CI0(n9891), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(n3777[10]), .D1(n14774), .CI1(n14774), .CO0(n14774), .CO1(n9893), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res1_res3__i3 (.D(n2[13]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[2]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i3.REGSET = "RESET";
    defparam Working_Total_res1_res3__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i4 (.D(n2[14]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[3]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i4.REGSET = "RESET";
    defparam Working_Total_res1_res3__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i5 (.D(n2[15]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[4]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i5.REGSET = "RESET";
    defparam Working_Total_res1_res3__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i6 (.D(n2[16]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[5]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i6.REGSET = "RESET";
    defparam Working_Total_res1_res3__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i7 (.D(n2[17]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[6]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i7.REGSET = "RESET";
    defparam Working_Total_res1_res3__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i8 (.D(n2[18]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[7]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i8.REGSET = "RESET";
    defparam Working_Total_res1_res3__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i9 (.D(n2[19]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[8]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i9.REGSET = "RESET";
    defparam Working_Total_res1_res3__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i10 (.D(n2[20]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[9]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i10.REGSET = "RESET";
    defparam Working_Total_res1_res3__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i11 (.D(n2[21]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[10]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i11.REGSET = "RESET";
    defparam Working_Total_res1_res3__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i12 (.D(n2[22]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[11]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i12.REGSET = "RESET";
    defparam Working_Total_res1_res3__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i13 (.D(n2[23]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[12]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i13.REGSET = "RESET";
    defparam Working_Total_res1_res3__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i14 (.D(n2[24]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[13]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i14.REGSET = "RESET";
    defparam Working_Total_res1_res3__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i15 (.D(n2[25]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[14]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i15.REGSET = "RESET";
    defparam Working_Total_res1_res3__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i16 (.D(n2[26]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[15]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i16.REGSET = "RESET";
    defparam Working_Total_res1_res3__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i17 (.D(n2[27]), .SP(n6942), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(n3777[31]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam Working_Total_res1_res3__i17.REGSET = "RESET";
    defparam Working_Total_res1_res3__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ o_Accumulator__i0 (.D(n7373), 
            .SP(n7600), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [0]));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(n3777[7]), 
        .D0(n9889), .CI0(n9889), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(n3777[8]), .D1(n14771), .CI1(n14771), .CO0(n14771), .CO1(n9891), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(n3777[5]), 
        .D0(n9887), .CI0(n9887), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(n3777[6]), .D1(n14768), .CI1(n14768), .CO0(n14768), .CO1(n9889), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(n3777[3]), 
        .D0(n9885), .CI0(n9885), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(n3777[4]), .D1(n14765), .CI1(n14765), .CO0(n14765), .CO1(n9887), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(n3777[1]), 
        .D0(n9883), .CI0(n9883), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(n3777[2]), .D1(n14762), .CI1(n14762), .CO0(n14762), .CO1(n9885), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(n3777[0]), .D1(n14759), .CI1(n14759), 
        .CO0(n14759), .CO1(n9883), .S1(n167[0]));   /* synthesis lineinfo="@3(48[24],48[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6474_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7573));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6474_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6473_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7571));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6473_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6472_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7569));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6472_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6471_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7567));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam i6471_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=83, LSE_RLINE=92 *) FD1P3XZ SM_Adder_c (.D(n11772), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder));   /* synthesis lineinfo="@3(28[3],54[6])"*/
    defparam SM_Adder_c.REGSET = "RESET";
    defparam SM_Adder_c.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input [7:0]Harmonic, input [15:0]Freq_Scale, input Next_Sample, 
            input GND_net, input Main_Clock, input n14335, input n7719, 
            input n6707, input reset_n_c, output [2:0]SM_Sample_Position, 
            output Sample_Ready, output Freq_Too_High, input n14312, input n14306, 
            input n14305, input [15:0]Frequency, input VCC_net, output n6, 
            output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [15:0]n4818;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@11(48[13],48[36])"*/
    wire [17:0]n89;
    wire [15:0]n1955;
    
    wire n9842, n14708, n9746, n9747, n9744, n9745, n9844;
    wire [15:0]n69;
    wire [15:0]n87;
    
    wire n14310, n7351;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@11(23[13],23[28])"*/
    
    wire n7678;
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@11(24[13],24[20])"*/
    wire [15:0]n87_adj_1631;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@11(47[13],47[34])"*/
    
    wire n12, n12035, n14, n11026;
    wire [2:0]SM_Sample_Position_2__N_333;
    
    wire Sample_Pos_WE_N_394, Sample_Pos_WE, n12037, n11802, n6725, 
        n12041, n12025, n11847, n14354;
    wire [17:0]Accumulated_Offset;   /* synthesis lineinfo="@11(49[20],49[38])"*/
    
    wire n7380, n9751, n12027, n9749, n8, n10039, n14975;
    wire [17:0]n1;
    
    wire n9738, n10037, n14972, n11184, n9840, n14705, n9750, 
        n9748, n9866, n14678, n9868, n9832, n14693, n9766, n9767, 
        n9764, n9765, n9834, n14675, n14711, n9742, n9743, n9740, 
        n9741, n9846, n14696, n9762, n9763, n9760, n9761, n9836, 
        n14687, n9768, n9769, n9838, n14702, n9754, n9755, n9752, 
        n9753, n8958, n10035, n14969, n9758, n9756, n10033, n14966, 
        n8_adj_1624, n10031, n14936, n9863, n14837;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@11(22[14],22[29])"*/
    
    wire n10029, n14933, n9861, n14834, n10027, n14930, n10025, 
        n14927, n14756, n9859, n14831, n9857, n14828, n9855, n14825, 
        n9853, n14822, n9851, n14819, n9849, n14816, n9739, n9759, 
        n11873, n12171, n12165, n9757, n9880, n14813, n14684, 
        n14714, n9878, n14810, n9876, n14807, n9874, n14804, n9872, 
        n14801, n14699, n9870, n14795, n14681, GND_net_c, VCC_net_c;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i3_3_lut (.A(n4818[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n89[2]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6279_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n1955[3]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6279_2_lut.INIT = "0x8888";
    FA2 Accumulated_Frequency_998_add_4_13 (.A0(GND_net), .B0(n9746), .C0(n9747), 
        .D0(n9842), .CI0(n9842), .A1(GND_net), .B1(n9744), .C1(n9745), 
        .D1(n14708), .CI1(n14708), .CO0(n14708), .CO1(n9844), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_998_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6280_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n1955[4]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6280_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i0 (.D(n87_adj_1631[0]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i4_3_lut (.A(n4818[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n89[3]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i4_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i0 (.D(n69[0]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_333[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14335), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut (.A(reset_n_c), .B(n12), 
            .C(n12035), .D(n14), .Z(n11026));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_4_lut.INIT = "0xa888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i5_3_lut (.A(n4818[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n89[4]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i5_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87[4]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i15 (.D(n69[15]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i6_3_lut (.A(n4818[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n89[5]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i6_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i14 (.D(n69[14]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i13 (.D(n69[13]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i12 (.D(n69[12]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i11 (.D(n69[11]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Pos_WE_c (.D(Sample_Pos_WE_N_394), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14335), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .Z(n12035));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_3_lut.INIT = "0x1010";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ o_Sample_Ready (.D(n6725), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Sample_Ready));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_494 (.A(n12037), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n11802), .Z(n14));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_4_lut_adj_494.INIT = "0xfcec";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i7_3_lut (.A(n4818[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n89[6]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i7_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ o_Freq_Too_High (.D(n11026), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Freq_Too_High));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[12]), .Z(n12037));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut_adj_495 (.A(n12041), 
            .B(n12025), .C(n11847), .D(Accumulated_Frequency[5]), .Z(n11802));
    defparam i1_4_lut_adj_495.INIT = "0xa888";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i10 (.D(n69[10]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i9 (.D(n69[9]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i8_3_lut (.A(n4818[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n89[7]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i9_3_lut (.A(n4818[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n89[8]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i9_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i8 (.D(n69[8]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_496 (.A(Accumulated_Frequency[9]), 
            .B(Accumulated_Frequency[10]), .C(Accumulated_Frequency[11]), 
            .Z(n12041));
    defparam i1_3_lut_adj_496.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n89[0]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i7 (.D(n69[7]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i6 (.D(n69[6]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7789_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[9]), .D(SM_Sample_Position[2]), 
            .Z(n9751));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7789_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87[5]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_497 (.A(Accumulated_Frequency[6]), 
            .B(Accumulated_Frequency[7]), .C(Accumulated_Frequency[8]), 
            .Z(n12025));
    defparam i1_3_lut_adj_497.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87[6]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87[0]), 
            .SP(n14306), .CK(Main_Clock), .SR(n14305), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i5 (.D(n69[5]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i4 (.D(n69[4]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i10_3_lut (.A(n4818[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n89[9]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i11_3_lut (.A(n4818[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n89[10]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i11_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_498 (.A(Accumulated_Frequency[2]), 
            .B(n12027), .C(Accumulated_Frequency[4]), .D(Accumulated_Frequency[0]), 
            .Z(n11847));
    defparam i1_4_lut_adj_498.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n7678), .CK(Main_Clock), .SR(n14335), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87[7]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i3 (.D(n69[3]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_499 (.A(Accumulated_Frequency[3]), 
            .B(Accumulated_Frequency[1]), .Z(n12027));
    defparam i1_2_lut_adj_499.INIT = "0xeeee";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i2 (.D(n69[2]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_998__i1 (.D(n69[1]), 
            .SP(n6707), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_998__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87[15]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87[14]), 
            .SP(n14306), .CK(Main_Clock), .SR(n14305), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87[13]), 
            .SP(n14306), .CK(Main_Clock), .SR(n14305), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i12_3_lut (.A(n4818[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n89[11]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i12_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i15 (.D(n87_adj_1631[15]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[15]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i14 (.D(n87_adj_1631[14]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[14]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i13 (.D(n87_adj_1631[13]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[13]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i12 (.D(n87_adj_1631[12]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[12]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i11 (.D(n87_adj_1631[11]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[11]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i10 (.D(n87_adj_1631[10]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i9 (.D(n87_adj_1631[9]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i8 (.D(n87_adj_1631[8]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i7 (.D(n87_adj_1631[7]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i6 (.D(n87_adj_1631[6]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i5 (.D(n87_adj_1631[5]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i4 (.D(n87_adj_1631[4]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i3 (.D(n87_adj_1631[3]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i2 (.D(n87_adj_1631[2]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Sample_Position__i1 (.D(n87_adj_1631[1]), 
            .SP(n7719), .CK(Main_Clock), .SR(n14335), .Q(Sample_Position[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87[8]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (C)+!A (B (C)+!B !((D)+!C))))" *) LUT4 i10290_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(SM_Sample_Position[0]), .C(reset_n_c), .D(SM_Sample_Position[1]), 
            .Z(n7678));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i10290_3_lut_4_lut.INIT = "0x1f0f";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(Freq_Too_High), 
            .Z(n12));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i13_3_lut (.A(n4818[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n89[12]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7760_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n9746));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7760_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i14_3_lut (.A(n4818[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n89[13]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i15_3_lut (.A(n4818[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n89[14]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7753_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[10]), .D(SM_Sample_Position[2]), 
            .Z(n9749));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7753_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i16_3_lut (.A(n4818[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n89[15]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7763_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[12]), .D(SM_Sample_Position[2]), 
            .Z(n9745));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7763_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i10281_2_lut_rep_116_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(reset_n_c), .Z(n14310));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i10281_2_lut_rep_116_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i10244_2_lut_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(reset_n_c), 
            .Z(n7351));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i10244_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A+(B (C)+!B !((D)+!C)))" *) LUT4 i21_4_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(Next_Sample), 
            .Z(n8));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i21_4_lut_4_lut.INIT = "0xeafa";
    FA2 add_2550_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), .D0(n10039), 
        .CI0(n10039), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n14975), 
        .CI1(n14975), .CO0(n14975), .S0(n4818[15]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2550_17.INIT0 = "0xc33c";
    defparam add_2550_17.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i16_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87[12]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6293_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n1955[15]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6293_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7782_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n9738));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7782_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7765_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n9744));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7765_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ SM_Sample_Position__i2 (.D(n11184), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    FA2 add_2550_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), .D0(n10037), 
        .CI0(n10037), .A1(GND_net), .B1(GND_net), .C1(n1[14]), .D1(n14972), 
        .CI1(n14972), .CO0(n14972), .CO1(n10039), .S0(n4818[13]), .S1(n4818[14]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2550_15.INIT0 = "0xc33c";
    defparam add_2550_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6291_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n1955[13]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6291_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6292_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n1955[14]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6292_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_333[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(n14335), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87[11]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_998_add_4_11 (.A0(GND_net), .B0(n9750), .C0(n9751), 
        .D0(n9840), .CI0(n9840), .A1(GND_net), .B1(n9748), .C1(n9749), 
        .D1(n14705), .CI1(n14705), .CO0(n14705), .CO1(n9842), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_998_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6289_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n1955[11]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6289_2_lut.INIT = "0x8888";
    FA2 add_519_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n1955[1]), .D0(n9866), .CI0(n9866), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n1955[2]), .D1(n14678), .CI1(n14678), .CO0(n14678), .CO1(n9868), 
        .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_519_add_5_3.INIT0 = "0xc33c";
    defparam add_519_add_5_3.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_998_add_4_3 (.A0(GND_net), .B0(n9766), .C0(n9767), 
        .D0(n9832), .CI0(n9832), .A1(GND_net), .B1(n9764), .C1(n9765), 
        .D1(n14693), .CI1(n14693), .CO0(n14693), .CO1(n9834), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_998_add_4_3.INIT1 = "0xc33c";
    FA2 add_519_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n1955[0]), .D1(n14675), .CI1(n14675), 
        .CO0(n14675), .CO1(n9866), .S1(n87[0]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_519_add_5_1.INIT0 = "0xc33c";
    defparam add_519_add_5_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_998_add_4_15 (.A0(GND_net), .B0(n9742), .C0(n9743), 
        .D0(n9844), .CI0(n9844), .A1(GND_net), .B1(n9740), .C1(n9741), 
        .D1(n14711), .CI1(n14711), .CO0(n14711), .CO1(n9846), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_998_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6290_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n1955[12]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6290_2_lut.INIT = "0x8888";
    FA2 Accumulated_Frequency_998_add_4_5 (.A0(GND_net), .B0(n9762), .C0(n9763), 
        .D0(n9834), .CI0(n9834), .A1(GND_net), .B1(n9760), .C1(n9761), 
        .D1(n14696), .CI1(n14696), .CO0(n14696), .CO1(n9836), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_998_add_4_5.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_998_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n9768), .C1(n9769), .D1(n14687), .CI1(n14687), 
        .CO0(n14687), .CO1(n9832), .S1(n69[0]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_998_add_4_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_998_add_4_9 (.A0(GND_net), .B0(n9754), .C0(n9755), 
        .D0(n9838), .CI0(n9838), .A1(GND_net), .B1(n9752), .C1(n9753), 
        .D1(n14702), .CI1(n14702), .CO0(n14702), .CO1(n9840), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_998_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B (D)))" *) LUT4 SM_Sample_Position_2__I_0_i7_4_lut (.A(SM_Sample_Position[0]), 
            .B(Sample_Pos_WE), .C(SM_Sample_Position[1]), .D(n8958), .Z(Sample_Pos_WE_N_394));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam SM_Sample_Position_2__I_0_i7_4_lut.INIT = "0xcc8a";
    (* lut_function="(A (B))" *) LUT4 i6287_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n1955[9]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6287_2_lut.INIT = "0x8888";
    FA2 add_2550_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), .D0(n10035), 
        .CI0(n10035), .A1(GND_net), .B1(GND_net), .C1(n1[12]), .D1(n14969), 
        .CI1(n14969), .CO0(n14969), .CO1(n10037), .S0(n4818[11]), .S1(n4818[12]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2550_13.INIT0 = "0xc33c";
    defparam add_2550_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6670_2_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .Z(n8958));
    defparam i6670_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6288_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n1955[10]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6288_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i6283_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n1955[7]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6283_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6284_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n1955[8]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6284_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7748_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n9758));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7748_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7762_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n9756));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7762_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i4437_4_lut (.A(n14354), 
            .B(Sample_Ready), .C(reset_n_c), .D(n8), .Z(n6725));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i4437_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B))" *) LUT4 i6281_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n1955[5]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6281_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i6282_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n1955[6]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6282_2_lut.INIT = "0x8888";
    FA2 add_2550_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), .D0(n10033), 
        .CI0(n10033), .A1(GND_net), .B1(GND_net), .C1(n1[10]), .D1(n14966), 
        .CI1(n14966), .CO0(n14966), .CO1(n10035), .S0(n4818[9]), .S1(n4818[10]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2550_11.INIT0 = "0xc33c";
    defparam add_2550_11.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_500 (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(n8_adj_1624), .D(SM_Sample_Position[1]), 
            .Z(n11184));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_4_lut_adj_500.INIT = "0xa8a0";
    FA2 add_2550_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), .D0(n10031), 
        .CI0(n10031), .A1(GND_net), .B1(GND_net), .C1(n1[8]), .D1(n14936), 
        .CI1(n14936), .CO0(n14936), .CO1(n10033), .S0(n4818[7]), .S1(n4818[8]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2550_9.INIT0 = "0xc33c";
    defparam add_2550_9.INIT1 = "0xc33c";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n9863), .CI0(n9863), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14837), .CI1(n14837), .CO0(n14837), .S0(n87_adj_1631[15]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i1_4_lut_adj_501 (.A(SM_Sample_Position[2]), 
            .B(SM_Sample_Position[1]), .C(Next_Sample), .D(SM_Sample_Position[0]), 
            .Z(n8_adj_1624));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i1_4_lut_adj_501.INIT = "0xaa8a";
    FA2 add_2550_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), .D0(n10029), 
        .CI0(n10029), .A1(GND_net), .B1(GND_net), .C1(n1[6]), .D1(n14933), 
        .CI1(n14933), .CO0(n14933), .CO1(n10031), .S0(n4818[5]), .S1(n4818[6]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2550_7.INIT0 = "0xc33c";
    defparam add_2550_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n9861), .CI0(n9861), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n14834), .CI1(n14834), .CO0(n14834), 
        .CO1(n9863), .S0(n87_adj_1631[13]), .S1(n87_adj_1631[14]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_21_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_333[1]));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam mux_21_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7752_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n9750));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7752_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7756_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n9748));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7756_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6275_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n1955[1]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6275_2_lut.INIT = "0x8888";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7757_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[1]), .D(SM_Sample_Position[2]), 
            .Z(n9767));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7757_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    FA2 add_2550_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), .D0(n10027), 
        .CI0(n10027), .A1(GND_net), .B1(GND_net), .C1(n1[4]), .D1(n14930), 
        .CI1(n14930), .CO0(n14930), .CO1(n10029), .S0(n4818[3]), .S1(n4818[4]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2550_5.INIT0 = "0xc33c";
    defparam add_2550_5.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6278_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n1955[2]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6278_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7775_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n9766));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7775_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7785_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n9764));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7785_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n89[1]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i6246_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n1955[0]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam i6246_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7769_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n9742));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7769_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7777_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n9740));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7777_3_lut.INIT = "0xcaca";
    FA2 add_2550_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), .D0(n10025), 
        .CI0(n10025), .A1(GND_net), .B1(GND_net), .C1(n1[2]), .D1(n14927), 
        .CI1(n14927), .CO0(n14927), .CO1(n10027), .S0(n4818[1]), .S1(n4818[2]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2550_3.INIT0 = "0xc33c";
    defparam add_2550_3.INIT1 = "0xc33c";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7783_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[2]), .D(SM_Sample_Position[2]), 
            .Z(n9765));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7783_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7788_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n9762));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7788_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7792_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n9760));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7792_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7750_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n9768));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7750_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7771_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n9754));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7771_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7780_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n9752));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i7780_3_lut.INIT = "0xcaca";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_rep_160 (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .Z(n14354));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i2_3_lut_rep_160.INIT = "0x0808";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i5099_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n7380));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam i5099_2_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i13_1_lut.INIT = "0x5555";
    FA2 add_2550_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(n1[0]), .D1(n14756), .CI1(n14756), .CO0(n14756), 
        .CO1(n10025), .S1(n4818[0]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam add_2550_1.INIT0 = "0xc33c";
    defparam add_2550_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n89[2]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n89[3]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n89[4]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n89[5]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87[9]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n89[6]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n89[7]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n89[8]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n89[9]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n9859), .CI0(n9859), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n14831), .CI1(n14831), .CO0(n14831), 
        .CO1(n9861), .S0(n87_adj_1631[11]), .S1(n87_adj_1631[12]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n9857), .CI0(n9857), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n14828), .CI1(n14828), .CO0(n14828), 
        .CO1(n9859), .S0(n87_adj_1631[9]), .S1(n87_adj_1631[10]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n9855), .CI0(n9855), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n14825), .CI1(n14825), .CO0(n14825), 
        .CO1(n9857), .S0(n87_adj_1631[7]), .S1(n87_adj_1631[8]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n89[10]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n89[11]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n9853), .CI0(n9853), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n14822), .CI1(n14822), .CO0(n14822), 
        .CO1(n9855), .S0(n87_adj_1631[5]), .S1(n87_adj_1631[6]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n9851), .CI0(n9851), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n14819), .CI1(n14819), .CO0(n14819), 
        .CO1(n9853), .S0(n87_adj_1631[3]), .S1(n87_adj_1631[4]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n89[12]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7766_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[13]), .D(SM_Sample_Position[2]), 
            .Z(n9743));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7766_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7773_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[14]), .D(SM_Sample_Position[2]), 
            .Z(n9741));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7773_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i8_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n89[13]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n9849), .CI0(n9849), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n14816), .CI1(n14816), .CO0(n14816), 
        .CO1(n9851), .S0(n87_adj_1631[1]), .S1(n87_adj_1631[2]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n89[14]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i1_3_lut (.A(n4818[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n89[0]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7786_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[3]), .D(SM_Sample_Position[2]), 
            .Z(n9763));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7786_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n89[15]), 
            .SP(n14354), .CK(Main_Clock), .SR(n7380), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87[10]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7790_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[4]), .D(SM_Sample_Position[2]), 
            .Z(n9761));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7790_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7745_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[0]), .D(SM_Sample_Position[2]), 
            .Z(n9769));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7745_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7772_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[8]), .D(SM_Sample_Position[2]), 
            .Z(n9753));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7772_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7778_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[15]), .D(SM_Sample_Position[2]), 
            .Z(n9739));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7778_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7746_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[5]), .D(SM_Sample_Position[2]), 
            .Z(n9759));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7746_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (B)+!A !(B (C)))" *) LUT4 i33_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[2]), .C(n11873), .Z(SM_Sample_Position_2__N_333[0]));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i33_3_lut.INIT = "0x9d9d";
    (* lut_function="(A+!(B+(C+(D))))" *) LUT4 i1_4_lut_adj_502 (.A(n6), .B(n12171), 
            .C(Harmonic[0]), .D(n12165), .Z(n11873));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i1_4_lut_adj_502.INIT = "0xaaab";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7767_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[7]), .D(SM_Sample_Position[2]), 
            .Z(n9755));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7767_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_503 (.A(Harmonic[5]), 
            .B(Harmonic[7]), .C(Harmonic[4]), .Z(n12171));
    defparam i1_3_lut_adj_503.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_504 (.A(Harmonic[3]), 
            .B(Harmonic[6]), .C(Harmonic[2]), .D(Harmonic[1]), .Z(n12165));
    defparam i1_4_lut_adj_504.INIT = "0xfffe";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7754_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[6]), .D(SM_Sample_Position[2]), 
            .Z(n9757));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7754_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87[1]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    FA2 add_519_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n1955[15]), .D0(n9880), .CI0(n9880), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n14813), .CI1(n14813), .CO0(n14813), .S0(n87[15]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_519_add_5_17.INIT0 = "0xc33c";
    defparam add_519_add_5_17.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n14684), 
        .CI1(n14684), .CO0(n14684), .CO1(n9849), .S1(n87_adj_1631[0]));   /* synthesis lineinfo="@11(83[26],83[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_998_add_4_17 (.A0(GND_net), .B0(n9738), .C0(n9739), 
        .D0(n9846), .CI0(n9846), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14714), .CI1(n14714), .CO0(n14714), .S0(n69[15]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_998_add_4_17.INIT1 = "0xc33c";
    FA2 add_519_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n1955[13]), .D0(n9878), .CI0(n9878), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n1955[14]), .D1(n14810), .CI1(n14810), .CO0(n14810), .CO1(n9880), 
        .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_519_add_5_15.INIT0 = "0xc33c";
    defparam add_519_add_5_15.INIT1 = "0xc33c";
    FA2 add_519_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n1955[11]), .D0(n9876), .CI0(n9876), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n1955[12]), .D1(n14807), .CI1(n14807), .CO0(n14807), .CO1(n9878), 
        .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_519_add_5_13.INIT0 = "0xc33c";
    defparam add_519_add_5_13.INIT1 = "0xc33c";
    FA2 add_519_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n1955[9]), .D0(n9874), .CI0(n9874), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n1955[10]), .D1(n14804), .CI1(n14804), .CO0(n14804), .CO1(n9876), 
        .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_519_add_5_11.INIT0 = "0xc33c";
    defparam add_519_add_5_11.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_adj_505 (.A(Next_Sample), 
            .B(SM_Sample_Position[1]), .Z(n6));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam i1_2_lut_adj_505.INIT = "0xdddd";
    FA2 add_519_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n1955[7]), .D0(n9872), .CI0(n9872), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n1955[8]), .D1(n14801), .CI1(n14801), .CO0(n14801), .CO1(n9874), 
        .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_519_add_5_9.INIT0 = "0xc33c";
    defparam add_519_add_5_9.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_998_add_4_7 (.A0(GND_net), .B0(n9758), .C0(n9759), 
        .D0(n9836), .CI0(n9836), .A1(GND_net), .B1(n9756), .C1(n9757), 
        .D1(n14699), .CI1(n14699), .CO0(n14699), .CO1(n9838), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@11(60[3],127[6])"*/
    defparam Accumulated_Frequency_998_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_998_add_4_7.INIT1 = "0xc33c";
    FA2 add_519_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n1955[5]), .D0(n9870), .CI0(n9870), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n1955[6]), .D1(n14795), .CI1(n14795), .CO0(n14795), .CO1(n9872), 
        .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_519_add_5_7.INIT0 = "0xc33c";
    defparam add_519_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i7758_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n14312), .C(Accumulated_Frequency[11]), .D(SM_Sample_Position[2]), 
            .Z(n9747));   /* synthesis lineinfo="@11(69[4],126[11])"*/
    defparam i7758_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@11(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i1_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87[2]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    FA2 add_519_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n1955[3]), .D0(n9868), .CI0(n9868), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n1955[4]), .D1(n14681), .CI1(n14681), .CO0(n14681), .CO1(n9870), 
        .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@11(118[7],123[10])"*/
    defparam add_519_add_5_5.INIT0 = "0xc33c";
    defparam add_519_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i2_3_lut (.A(n4818[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n89[1]));   /* synthesis lineinfo="@11(103[8],106[56])"*/
    defparam mux_6_i2_3_lut.INIT = "0xcaca";
    SamplePos_RAM sp_ram (.Sample_Pos_WE(Sample_Pos_WE), .GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@11(27[16],35[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(38[11],45[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=37, LSE_RLINE=47 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87[3]), 
            .SP(n14310), .CK(Main_Clock), .SR(n7351), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@11(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input Sample_Pos_WE, input GND_net, input Main_Clock, 
            input VCC_net, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.Sample_Pos_WE(Sample_Pos_WE), 
            .GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input Sample_Pos_WE, 
            input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.Sample_Pos_WE(Sample_Pos_WE), 
            .GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input Sample_Pos_WE, 
            input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.Sample_Pos_WE(Sample_Pos_WE), 
            .GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input Sample_Pos_WE, 
            input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    wire wr_en_i_N_396;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_396));   /* synthesis lineinfo="@9(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=66, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_396), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@9(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=65, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@13(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output [15:0]\ADC_Data[5] , output \ADC_Data[2][0] , 
            output \ADC_Data[1][10] , output \ADC_Data[1][9] , output \ADC_Data[1][8] , 
            output \ADC_Data[1][7] , input reset_n_c, input Main_Clock, 
            output \ADC_Data[1][6] , output CS_Stable, output \ADC_Data[4][8] , 
            output \ADC_Data[1][5] , output \ADC_Data[1][4] , output \ADC_Data[1][3] , 
            output ADC_Data_Received, output \ADC_Data[1][2] , output \ADC_Data[6][1] , 
            output \ADC_Data[1][1] , output \ADC_Data[1][0] , output \ADC_Data[4][7] , 
            output [15:0]\ADC_Data[0] , output \ADC_Data[6][2] , output \ADC_Data[4][6] , 
            output \ADC_Data[6][3] , output \ADC_Data[4][5] , output \ADC_Data[6][4] , 
            output \ADC_Data[4][4] , output i_ADC_CS_c, input i_ADC_CS, 
            output \ADC_Data[4][10] , output \ADC_Data[4][9] , output \ADC_Data[6][0] , 
            output \ADC_Data[6][5] , output \ADC_Data[4][3] , output \ADC_Data[6][6] , 
            output \ADC_Data[4][2] , output \ADC_Data[6][7] , output \ADC_Data[4][1] , 
            output \ADC_Data[4][0] , output \ADC_Data[3][10] , output \ADC_Data[3][9] , 
            output \ADC_Data[3][8] , output \ADC_Data[3][7] , output \ADC_Data[3][6] , 
            output \ADC_Data[3][5] , output \ADC_Data[3][4] , output \ADC_Data[3][3] , 
            output \ADC_Data[3][2] , output \ADC_Data[3][1] , output \ADC_Data[3][0] , 
            output \ADC_Data[2][10] , output \ADC_Data[2][9] , output \ADC_Data[2][8] , 
            output \ADC_Data[2][7] , output \ADC_Data[2][6] , output \ADC_Data[2][5] , 
            output \ADC_Data[2][4] , output \ADC_Data[2][3] , output \ADC_Data[2][2] , 
            output \ADC_Data[2][1] , input i_ADC_Data_c, input i_ADC_Clock_c, 
            input n8540, output n8997);
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(32[6],32[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@14(51[7],51[24])"*/
    wire [111:0]n226;
    
    wire Data_State, n14327, n6419, n14320, n6615, n9, n6608, 
        n12, n11386;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n14352, SM_ADC_In, n14304;
    wire [3:0]Receive_Bit_3__N_652;
    
    wire n3041;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(22[12],22[23])"*/
    
    wire n11381, n14326, n6545, n14321, n14308, n11347;
    wire [2:0]n17;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(36[12],36[24])"*/
    
    wire n7621, n11140, n6557, n9029, n12_adj_1589, n9_adj_1590, 
        n9_adj_1591, n9_adj_1592, n3134, n8535, n14311;
    wire [3:0]n10;
    
    wire n6622, n14329, n4788, n6564, n6598, n14313, n14343, n14353, 
        n14324, n14331, n14323, n6571, n14341, n12_adj_1593, n14328, 
        n6588;
    wire [3:0]n434;
    
    wire n14307, n7378, n14339, n7394, Clock_State_N_671, CS_State_N_674, 
        Clock_State, n14340, n12_adj_1594, CS_State, n3882, n11244, 
        n6578, n11246, n11248, n14364, n14315, n14360, n14351, 
        n3201, n14347, n14348, n14322, n4, VCC_net, GND_net;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i87  (.D(n226[86]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i87 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i87 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3543_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][0] ), .C(n14327), .D(n6419), .Z(n226[32]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3543_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3629_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [9]), .C(n14320), .D(n6615), .Z(n226[89]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3629_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3623_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [6]), .C(n9), .D(n6608), .Z(n226[86]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3623_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3541_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][10] ), .C(n12), .D(n11386), .Z(n226[26]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3541_4_lut.INIT = "0xccca";
    (* lut_function="(A (C)+!A (B (C (D))+!B (C)))" *) LUT4 i1_2_lut_rep_110_3_lut_4_lut (.A(Receive_Byte[3]), 
            .B(n14352), .C(SM_ADC_In), .D(Receive_Byte[0]), .Z(n14304));   /* synthesis lineinfo="@2(98[12],98[44])"*/
    defparam i1_2_lut_rep_110_3_lut_4_lut.INIT = "0xf0b0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Bit_i0_i0 (.D(Receive_Bit_3__N_652[0]), 
            .SP(n3041), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "RESET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i86  (.D(n226[85]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i86 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i86 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3539_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][9] ), .C(n12), .D(n11381), .Z(n226[25]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3539_4_lut.INIT = "0xccca";
    FD1P3XZ Count_Stable_997__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7621), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_997__i2.REGSET = "RESET";
    defparam Count_Stable_997__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3537_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][8] ), .C(n12), .D(n6419), .Z(n226[24]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3537_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3535_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][7] ), .C(n14326), .D(n6545), .Z(n226[23]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3535_4_lut.INIT = "0xccca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(n14321), .C(n14308), .D(SM_ADC_In), .Z(n11347));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x8000";
    FD1P3XZ Count_Stable_997__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7621), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_997__i1.REGSET = "RESET";
    defparam Count_Stable_997__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i10301_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(n14321), .C(SM_ADC_In), .D(n14308), .Z(n11140));
    defparam i10301_2_lut_3_lut_4_lut.INIT = "0xff7f";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ o_Data_Received (.D(n3134), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(n8535), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3533_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][6] ), .C(n9), .D(n6557), .Z(n226[22]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3533_4_lut.INIT = "0xccca";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (C+(D)))" *) LUT4 i6739_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(n14321), .C(SM_ADC_In), .D(CS_Stable), .Z(n9029));
    defparam i6739_3_lut_4_lut.INIT = "0xff70";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3603_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][8] ), .C(n12_adj_1589), .D(n6419), .Z(n226[72]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3603_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3531_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][5] ), .C(n9_adj_1590), .D(n6557), .Z(n226[21]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3531_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3529_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][4] ), .C(n9_adj_1591), .D(n6557), .Z(n226[20]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3529_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3527_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][3] ), .C(n9_adj_1592), .D(n6557), .Z(n226[19]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3527_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n10[0]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3525_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][2] ), .C(n14311), .D(n6557), .Z(n226[18]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3525_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i85  (.D(n226[84]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i85 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i85 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3645_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][1] ), .C(n14320), .D(n6622), .Z(n226[97]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3645_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3523_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][1] ), .C(n14320), .D(n6557), .Z(n226[17]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3523_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3521_4_lut (.A(Data_State), 
            .B(\ADC_Data[1][0] ), .C(n14326), .D(n6419), .Z(n226[16]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3521_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3601_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][7] ), .C(n14329), .D(n6545), .Z(n226[71]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3601_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i84  (.D(n226[83]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i84 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i84 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i83  (.D(n226[82]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i83 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i83 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3519_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [15]), .C(n4788), .D(CS_Stable), .Z(n226[15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3519_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i82  (.D(n226[81]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i82 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i82 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3647_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][2] ), .C(n14311), .D(n6622), .Z(n226[98]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3647_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3517_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [14]), .C(n9), .D(n6564), .Z(n226[14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3517_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3621_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [5]), .C(n9_adj_1590), .D(n6608), .Z(n226[85]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3621_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3599_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][6] ), .C(n9), .D(n6598), .Z(n226[70]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3599_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i81  (.D(n226[80]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i81 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i81 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n10[3]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3649_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][3] ), .C(n9_adj_1592), .D(n6622), .Z(n226[99]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3649_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n10[2]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n10[1]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i92  (.D(n226[91]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i92 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i92 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3515_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [13]), .C(n9_adj_1590), .D(n6564), .Z(n226[13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3515_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3597_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][5] ), .C(n9_adj_1590), .D(n6598), .Z(n226[69]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3597_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3513_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [12]), .C(n9_adj_1591), .D(n6564), .Z(n226[12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3513_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3651_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][4] ), .C(n9_adj_1591), .D(n6622), .Z(n226[100]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3651_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3595_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][4] ), .C(n9_adj_1591), .D(n6598), .Z(n226[68]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3595_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i93  (.D(n226[92]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i93 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i93 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@14(9[14],9[22])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i94  (.D(n226[93]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i94 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i94 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3627_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [8]), .C(n14313), .D(n6419), .Z(n226[88]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3627_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i95  (.D(n226[94]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i95 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i95 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i75  (.D(n226[74]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i75 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i75 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i96  (.D(n226[95]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i96 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i96 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i74  (.D(n226[73]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i74 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i74 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i97  (.D(n226[96]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i97 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i97 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(n226[72]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i98  (.D(n226[97]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i98 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i98 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(n226[71]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i99  (.D(n226[98]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i99 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i99 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(n226[70]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i100  (.D(n226[99]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i100 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i100 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(n226[69]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i101  (.D(n226[100]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i101 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i101 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(n226[68]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i102  (.D(n226[101]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i102 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i102 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(n226[67]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i103  (.D(n226[102]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i103 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i103 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(n226[66]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i104  (.D(n226[103]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i104 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i104 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(n226[65]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(n226[64]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i91  (.D(n226[90]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i91 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i91 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3511_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [11]), .C(n9_adj_1592), .D(n6564), .Z(n226[11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3511_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(n226[58]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i10266_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n8535));
    defparam i10266_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3653_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][5] ), .C(n9_adj_1590), .D(n6622), .Z(n226[101]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3653_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3593_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][3] ), .C(n9_adj_1592), .D(n6598), .Z(n226[67]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3593_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3509_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [10]), .C(n14311), .D(n6564), .Z(n226[10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3509_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(n226[57]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(n226[56]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(n226[55]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(n226[54]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(n226[53]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3655_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][6] ), .C(n9), .D(n6622), .Z(n226[102]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3655_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_476 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(n14343), .D(n14353), .Z(n6564));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_476.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(n226[52]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(n226[51]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(n226[50]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(n226[49]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(n226[48]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i43  (.D(n226[42]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i43 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i43 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3591_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][2] ), .C(n14311), .D(n6598), .Z(n226[66]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3591_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i42  (.D(n226[41]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i42 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i42 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3507_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [9]), .C(n14320), .D(n6564), .Z(n226[9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3507_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3505_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [8]), .C(n14324), .D(n6419), .Z(n226[8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3505_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3657_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][7] ), .C(n14331), .D(n6545), .Z(n226[103]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3657_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3503_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [7]), .C(n14323), .D(n6545), .Z(n226[7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3503_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3501_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [6]), .C(n9), .D(n6571), .Z(n226[6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3501_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3589_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][1] ), .C(n14320), .D(n6598), .Z(n226[65]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3589_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3499_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [5]), .C(n9_adj_1590), .D(n6571), .Z(n226[5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3499_4_lut.INIT = "0xccca";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i2521_3_lut_4_lut (.A(Receive_Bit[2]), 
            .B(n14341), .C(SM_ADC_In), .D(n14324), .Z(n4788));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i2521_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3497_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [4]), .C(n9_adj_1591), .D(n6571), .Z(n226[4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3497_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3495_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [3]), .C(n9_adj_1592), .D(n6571), .Z(n226[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3495_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(n226[40]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3587_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][0] ), .C(n14329), .D(n6419), .Z(n226[64]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3587_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(n226[39]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3631_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [10]), .C(n14311), .D(n6615), .Z(n226[90]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3631_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(n226[38]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(n226[37]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(n226[36]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(n226[35]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(n226[34]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(n226[33]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(n226[32]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i90  (.D(n226[89]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i90 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i90 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i27  (.D(n226[26]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i27 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i27 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3585_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][10] ), .C(n12_adj_1593), .D(n11386), .Z(n226[58]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3585_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i26  (.D(n226[25]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i26 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i26 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(n226[24]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(n226[23]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(n226[22]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(n226[21]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(n226[20]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(n226[19]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(n226[18]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(n226[17]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(n226[16]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(n226[15]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(n226[14]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(n226[13]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(n226[12]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i89  (.D(n226[88]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i89 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i89 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(n226[11]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(n226[10]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3493_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [2]), .C(n14311), .D(n6571), .Z(n226[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3493_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(n226[9]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(n226[8]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(n226[7]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(n226[6]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3583_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][9] ), .C(n12_adj_1593), .D(n11381), .Z(n226[57]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3583_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(n226[5]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(n226[4]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3491_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [1]), .C(n14320), .D(n6571), .Z(n226[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3491_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(n226[3]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(n226[2]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(n226[1]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ SM_ADC_In_c (.D(n11140), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3581_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][8] ), .C(n12_adj_1593), .D(n6419), .Z(n226[56]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3581_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3579_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][7] ), .C(n14328), .D(n6545), .Z(n226[55]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3579_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3577_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][6] ), .C(n9), .D(n6588), .Z(n226[54]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3577_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3575_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][5] ), .C(n9_adj_1590), .D(n6588), .Z(n226[53]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3575_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3573_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][4] ), .C(n9_adj_1591), .D(n6588), .Z(n226[52]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3573_4_lut.INIT = "0xccca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1120_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n434[1]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1120_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i10284_4_lut (.A(CS_Stable), 
            .B(n14308), .C(SM_ADC_In), .D(n14307), .Z(n7378));
    defparam i10284_4_lut.INIT = "0x4505";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3571_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][3] ), .C(n9_adj_1592), .D(n6588), .Z(n226[51]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3571_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3569_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][2] ), .C(n14311), .D(n6588), .Z(n226[50]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3569_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3567_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][1] ), .C(n14320), .D(n6588), .Z(n226[49]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3567_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B (C)))" *) LUT4 i1_2_lut_rep_117_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n14311));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_rep_117_3_lut.INIT = "0xbfbf";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i2557_4_lut (.A(Data_State), 
            .B(\ADC_Data[0] [0]), .C(n14323), .D(n6419), .Z(n226[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i2557_4_lut.INIT = "0xccca";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_477 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(n14343), .D(Receive_Bit[2]), .Z(n11386));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_477.INIT = "0xfbff";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n9));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3565_4_lut (.A(Data_State), 
            .B(\ADC_Data[3][0] ), .C(n14328), .D(n6419), .Z(n226[48]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3565_4_lut.INIT = "0xccca";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_478 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(n14343), .D(n14339), .Z(n6615));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_478.INIT = "0xfffb";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i7479_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i7479_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B))" *) LUT4 i5327_2_lut (.A(reset_n_c), .B(n7394), 
            .Z(n7621));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5327_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+!(C (D)+!C !(D))))" *) LUT4 i2_4_lut (.A(Clock_State_N_671), 
            .B(CS_State_N_674), .C(i_ADC_Data_c), .D(Data_State), .Z(n7394));
    defparam i2_4_lut.INIT = "0xeffe";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3613_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [1]), .C(n14320), .D(n6608), .Z(n226[81]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3613_4_lut.INIT = "0xccca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Clock_I_0_2_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .Z(Clock_State_N_671));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i_SPI_Clock_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3615_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [2]), .C(n14311), .D(n6608), .Z(n226[82]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3615_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B))" *) LUT4 equal_990_i11_2_lut_rep_145 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n14339));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_990_i11_2_lut_rep_145.INIT = "0xbbbb";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_479 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14343), .D(n14340), .Z(n6608));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_479.INIT = "0xfbff";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3563_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][10] ), .C(n12_adj_1594), .D(n11386), .Z(n226[42]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3563_4_lut.INIT = "0xccca";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 equal_983_i12_2_lut_rep_119_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n14313));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_983_i12_2_lut_rep_119_3_lut_4_lut.INIT = "0xffbf";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_674));   /* synthesis lineinfo="@2(58[8],58[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3561_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][9] ), .C(n12_adj_1594), .D(n11381), .Z(n226[41]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3561_4_lut.INIT = "0xccca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i7472_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i7472_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3559_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][8] ), .C(n12_adj_1594), .D(n6419), .Z(n226[40]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3559_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3557_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][7] ), .C(n14327), .D(n6545), .Z(n226[39]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3557_4_lut.INIT = "0xccca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Clock_Stable_c (.D(n3882), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ CS_Stable_c (.D(n8540), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(CS_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_Stable_c.REGSET = "RESET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 equal_991_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n12_adj_1589));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_991_i12_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Clock_State_c (.D(n11244), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Data_State_c (.D(n11246), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3555_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][6] ), .C(n9), .D(n6578), .Z(n226[38]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3555_4_lut.INIT = "0xccca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ CS_State_c (.D(n11248), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_997__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7621), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_997__i0.REGSET = "RESET";
    defparam Count_Stable_997__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_480 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n14343), .D(n14364), .Z(n6598));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_480.INIT = "0xfffb";
    (* lut_function="(A (B))" *) LUT4 i6332_2_lut_rep_146 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14340));
    defparam i6332_2_lut_rep_146.INIT = "0x8888";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 equal_934_i12_2_lut_rep_121_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14315));
    defparam equal_934_i12_2_lut_rep_121_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3553_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][5] ), .C(n9_adj_1590), .D(n6578), .Z(n226[37]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3553_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3551_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][4] ), .C(n9_adj_1591), .D(n6578), .Z(n226[36]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3551_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3549_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][3] ), .C(n9_adj_1592), .D(n6578), .Z(n226[35]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3549_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3547_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][2] ), .C(n14311), .D(n6578), .Z(n226[34]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3547_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3611_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [0]), .C(n14315), .D(n6419), .Z(n226[80]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3611_4_lut.INIT = "0xccca";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_481 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(n14343), .D(n14353), .Z(n6557));
    defparam i1_2_lut_3_lut_4_lut_adj_481.INIT = "0xfff7";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3545_4_lut (.A(Data_State), 
            .B(\ADC_Data[2][1] ), .C(n14320), .D(n6578), .Z(n226[33]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3545_4_lut.INIT = "0xccca";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_482 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(n14343), .D(n14360), .Z(n6588));
    defparam i1_2_lut_3_lut_4_lut_adj_482.INIT = "0xfff7";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_147 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n14341));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_rep_147.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_483 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(n14343), .D(Receive_Bit[2]), .Z(n6545));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_483.INIT = "0xfffe";
    (* lut_function="(A+(B+!(C)))" *) LUT4 i1_2_lut_3_lut_adj_484 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n9_adj_1592));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_adj_484.INIT = "0xefef";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_rep_149 (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n14343));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_rep_149.INIT = "0xbbbb";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_485 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14351), .D(Receive_Bit[0]), .Z(n11381));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_485.INIT = "0xffbf";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_486 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14353), .D(n14364), .Z(n6571));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_486.INIT = "0xfffb";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_487 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14351), .D(Receive_Bit[0]), .Z(n6419));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_487.INIT = "0xbfff";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_488 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14352), .D(n14364), .Z(n6622));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_488.INIT = "0xffbf";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_489 (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n14360), .D(n14364), .Z(n6578));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_489.INIT = "0xfffb";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i4_4_lut (.A(Receive_Byte[3]), 
            .B(n3201), .C(n9029), .D(n14304), .Z(n10[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i4_4_lut.INIT = "0xa6a0";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3625_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [7]), .C(n14315), .D(n6545), .Z(n226[87]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3625_4_lut.INIT = "0xccca";
    (* lut_function="(A (B))" *) LUT4 i1151_2_lut_rep_153 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[0]), .Z(n14347));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1151_2_lut_rep_153.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i1158_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .Z(n3201));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1158_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+((C)+!B))" *) LUT4 i2_3_lut_rep_154 (.A(Count_Stable[0]), 
            .B(Count_Stable[1]), .C(Count_Stable[2]), .Z(n14348));   /* synthesis lineinfo="@2(64[9],64[26])"*/
    defparam i2_3_lut_rep_154.INIT = "0xfbfb";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i6707_2_lut_4_lut (.A(Count_Stable[0]), 
            .B(Count_Stable[1]), .C(Count_Stable[2]), .D(n7394), .Z(n8997));   /* synthesis lineinfo="@2(64[9],64[26])"*/
    defparam i6707_2_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A (B))" *) LUT4 i6611_2_lut_rep_157 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .Z(n14351));
    defparam i6611_2_lut_rep_157.INIT = "0x8888";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_2_lut_rep_126_3_lut (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n14320));
    defparam i1_2_lut_rep_126_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (B (C)))" *) LUT4 i6697_2_lut_rep_127_3_lut (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n14321));
    defparam i6697_2_lut_rep_127_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6748_2_lut_rep_113_3_lut_4_lut (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[3]), .D(Receive_Bit[0]), 
            .Z(n14307));
    defparam i6748_2_lut_rep_113_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i6668_2_lut_rep_158 (.A(Receive_Byte[2]), 
            .B(Receive_Byte[1]), .Z(n14352));
    defparam i6668_2_lut_rep_158.INIT = "0x8888";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_2_lut_rep_128_3_lut (.A(Receive_Byte[2]), 
            .B(Receive_Byte[1]), .C(Receive_Byte[3]), .Z(n14322));
    defparam i1_2_lut_rep_128_3_lut.INIT = "0xf7f7";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i1_2_lut_rep_114_3_lut_4_lut (.A(Receive_Byte[2]), 
            .B(Receive_Byte[1]), .C(Receive_Byte[0]), .D(Receive_Byte[3]), 
            .Z(n14308));
    defparam i1_2_lut_rep_114_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(A+(B))" *) LUT4 equal_889_i11_2_lut_rep_159 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n14353));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_889_i11_2_lut_rep_159.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_995_i12_2_lut_rep_130_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n14324));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_995_i12_2_lut_rep_130_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))" *) LUT4 i2026_4_lut (.A(Clock_Stable), 
            .B(i_ADC_Clock_c), .C(n14348), .D(n4), .Z(n3882));
    defparam i2026_4_lut.INIT = "0xacaa";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(reset_n_c), .B(n7394), 
            .Z(n4));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 equal_994_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n12));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_994_i12_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 equal_938_i12_2_lut_rep_132_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n14326));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_938_i12_2_lut_rep_132_3_lut_4_lut.INIT = "0xefff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n434[1]), 
            .SP(n3041), .CK(Clock_Stable), .SR(n7378), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1127_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n434[2]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1127_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1134_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n434[3]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1134_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (C)+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i1_4_lut (.A(Receive_Byte[0]), 
            .B(n14322), .C(n9029), .D(SM_ADC_In), .Z(n10[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i1_4_lut.INIT = "0xa4a0";
    (* lut_function="((B)+!A)" *) LUT4 equal_993_i11_2_lut_rep_166 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n14360));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_993_i11_2_lut_rep_166.INIT = "0xdddd";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 equal_993_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n12_adj_1594));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_993_i12_2_lut_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 equal_936_i12_2_lut_rep_134_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n14328));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_936_i12_2_lut_rep_134_3_lut_4_lut.INIT = "0xdfff";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 equal_985_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[0]), .D(Receive_Bit[3]), 
            .Z(n12_adj_1593));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_985_i12_2_lut_3_lut_4_lut.INIT = "0xffdf";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_2_lut_3_lut_adj_490 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n9_adj_1590));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_adj_490.INIT = "0xfbfb";
    (* lut_function="(A+!(B (C)))" *) LUT4 i1_2_lut_3_lut_adj_491 (.A(Receive_Bit[2]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[0]), .Z(n9_adj_1591));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_3_lut_adj_491.INIT = "0xbfbf";
    (* lut_function="((B)+!A)" *) LUT4 equal_939_i10_2_lut_rep_170 (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .Z(n14364));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_939_i10_2_lut_rep_170.INIT = "0xdddd";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i1_2_lut_rep_137_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n14331));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i1_2_lut_rep_137_3_lut_4_lut.INIT = "0xdfff";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 equal_935_i12_2_lut_rep_135_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14329));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_935_i12_2_lut_rep_135_3_lut_4_lut.INIT = "0xffdf";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 equal_939_i12_2_lut_rep_129_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14323));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_939_i12_2_lut_rep_129_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 equal_937_i12_2_lut_rep_133_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(Receive_Byte[0]), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n14327));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_937_i12_2_lut_rep_133_3_lut_4_lut.INIT = "0xfdff";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut (.A(Clock_State), 
            .B(i_ADC_Clock_c), .C(reset_n_c), .Z(n11244));
    defparam i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut_adj_492 (.A(Data_State), 
            .B(i_ADC_Data_c), .C(reset_n_c), .Z(n11246));
    defparam i11_3_lut_adj_492.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i3_4_lut (.A(Receive_Byte[2]), 
            .B(n14347), .C(n9029), .D(n11347), .Z(n10[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i3_4_lut.INIT = "0xa6a0";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A !((C+!(D))+!B))" *) LUT4 Receive_Byte_i1_i2_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[0]), .C(n9029), .D(n11347), .Z(n10[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i1_i2_4_lut.INIT = "0xa6a0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11_3_lut_adj_493 (.A(CS_State), 
            .B(i_ADC_CS_c), .C(reset_n_c), .Z(n11248));
    defparam i11_3_lut_adj_493.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n434[2]), 
            .SP(n3041), .CK(Clock_Stable), .SR(n7378), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B ((D)+!C)+!B (D)))" *) LUT4 i6689_3_lut_4_lut (.A(n14308), 
            .B(n14307), .C(CS_Stable), .D(ADC_Data_Received), .Z(n3134));
    defparam i6689_3_lut_4_lut.INIT = "0xff04";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n434[3]), 
            .SP(n3041), .CK(Clock_Stable), .SR(n7378), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3619_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [4]), .C(n9_adj_1591), .D(n6608), .Z(n226[84]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3619_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(n226[0]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3617_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [3]), .C(n9_adj_1592), .D(n6608), .Z(n226[83]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3617_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3635_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [12]), .C(n9_adj_1591), .D(n6615), .Z(n226[92]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3635_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3633_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [11]), .C(n9_adj_1592), .D(n6615), .Z(n226[91]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3633_4_lut.INIT = "0xccca";
    (* lut_function="(!(A (B)))" *) LUT4 i10271_2_lut (.A(Receive_Bit[0]), 
            .B(SM_ADC_In), .Z(Receive_Bit_3__N_652[0]));
    defparam i10271_2_lut.INIT = "0x7777";
    (* lut_function="(!(A))" *) LUT4 i1029_1_lut (.A(CS_Stable), .Z(n3041));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1029_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3637_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [13]), .C(n9_adj_1590), .D(n6615), .Z(n226[93]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3637_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3639_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [14]), .C(n9), .D(n6615), .Z(n226[94]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3639_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3607_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][10] ), .C(n12_adj_1589), .D(n11386), .Z(n226[74]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3607_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3641_4_lut (.A(Data_State), 
            .B(\ADC_Data[5] [15]), .C(n14313), .D(n6545), .Z(n226[95]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3641_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3605_4_lut (.A(Data_State), 
            .B(\ADC_Data[4][9] ), .C(n12_adj_1589), .D(n11381), .Z(n226[73]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3605_4_lut.INIT = "0xccca";
    (* lut_function="(!(A))" *) LUT4 i7470_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i7470_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 i3643_4_lut (.A(Data_State), 
            .B(\ADC_Data[6][0] ), .C(n14331), .D(n6419), .Z(n226[96]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i3643_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=52, LSE_RLINE=66 *) FD1P3XZ \r_Bytes_In[0]__i88  (.D(n226[87]), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i88 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i88 .SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@14(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=23, LSE_RLINE=23 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@14(23[22],23[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (output [10:0]\Adder_Mult[0] , input Main_Clock, output \Scaler_Ready[0] , 
            input VCC_net, input [10:0]\Harmonic_Scale[0] , input Scaler_Reset, 
            input \Scaler_Start[0] , input [10:0]\Scale_Initial[0] , input GND_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@14(20[7],20[17])"*/
    wire [10:0]o_Mult_10__N_815;
    
    wire n6957, n11373, n11374, SM_Scale_Mult, n14344;
    wire [10:0]n1;
    wire [11:0]n67;
    
    wire cout, n10011, n14735, n10009, n14732, n10007, n14729, 
        n10005, n14726, n10003, n14723, n14720, GND_net_c, VCC_net_c;
    
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_Ready (.D(n11373), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ SM_Scale_Mult_c (.D(VCC_net), 
            .SP(n11374), .CK(Main_Clock), .SR(n14344), .Q(SM_Scale_Mult));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam SM_Scale_Mult_c.REGSET = "RESET";
    defparam SM_Scale_Mult_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_815[1]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[0] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[0] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_815[2]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_815[3]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_815[4]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_815[5]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_815[6]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_815[7]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_815[8]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_815[9]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [9]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_815[10]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [10]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1988_2_lut_rep_150 (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .Z(n14344));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1988_2_lut_rep_150.INIT = "0xeeee";
    (* lut_function="(A+(B+!((D)+!C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .C(\Scaler_Ready[0] ), .D(\Scaler_Start[0] ), 
            .Z(n11373));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xeefe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(SM_Scale_Mult), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .Z(n11374));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[0]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[0] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult), .Z(n6957));
    defparam i1_3_lut.INIT = "0xcece";
    FA2 add_1591_12 (.A0(GND_net), .B0(\Adder_Mult[0] [10]), .C0(n1[10]), 
        .D0(n10011), .CI0(n10011), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n14735), .CI1(n14735), .CO0(n14735), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1591_12.INIT0 = "0xc33c";
    defparam add_1591_12.INIT1 = "0xc33c";
    FA2 add_1591_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n10009), .CI0(n10009), .A1(GND_net), .B1(\Adder_Mult[0] [9]), 
        .C1(n1[9]), .D1(n14732), .CI1(n14732), .CO0(n14732), .CO1(n10011), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1591_10.INIT0 = "0xc33c";
    defparam add_1591_10.INIT1 = "0xc33c";
    FA2 add_1591_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n10007), .CI0(n10007), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n14729), .CI1(n14729), .CO0(n14729), .CO1(n10009), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1591_8.INIT0 = "0xc33c";
    defparam add_1591_8.INIT1 = "0xc33c";
    FA2 add_1591_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n10005), .CI0(n10005), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n14726), .CI1(n14726), .CO0(n14726), .CO1(n10007), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1591_6.INIT0 = "0xc33c";
    defparam add_1591_6.INIT1 = "0xc33c";
    FA2 add_1591_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n10003), .CI0(n10003), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n14723), .CI1(n14723), .CO0(n14723), .CO1(n10005), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1591_4.INIT0 = "0xc33c";
    defparam add_1591_4.INIT1 = "0xc33c";
    FA2 add_1591_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n14720), .CI1(n14720), .CO0(n14720), .CO1(n10003), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@12(40[18],40[34])"*/
    defparam add_1591_2.INIT0 = "0xc33c";
    defparam add_1591_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[1]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[2]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[3]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[4]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[5]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[6]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[7]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[8]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[0] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[9]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[0] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_815[10]));   /* synthesis lineinfo="@12(28[3],53[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=102, LSE_RLINE=110 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_815[0]), 
            .SP(n6957), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@12(27[9],54[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule
