// Seed: 2256107346
module module_0 (
    input  wand id_0,
    output wor  id_1
);
  genvar id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input wire id_4,
    input wor id_5,
    output tri0 id_6,
    input wire id_7,
    input tri id_8,
    input supply1 id_9,
    input uwire id_10,
    input tri id_11,
    output uwire id_12,
    input wand id_13,
    output wand id_14,
    input tri id_15
);
  module_0 modCall_1 (
      id_15,
      id_12
  );
  assign id_12 = -1;
  parameter id_17 = 1;
  logic id_18;
  assign id_0 = 1;
  wire id_19;
  wire [-1 'b0 /  1 : -1] id_20;
  wire id_21;
  wire id_22;
endmodule
