{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734073131541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734073131542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "switch 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"switch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734073131556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734073131597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734073131597 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734073131919 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734073131935 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734073132019 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1126 1126 " "No exact pin location assignment(s) for 1126 pins of 1126 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1734073132391 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "318 256 " "There are 318 IO input pads in the design, but only 256 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1734073132396 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "808 256 " "There are 808 IO output pads in the design, but only 256 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1734073132396 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734073132397 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "91 " "Following 91 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[40\] GND " "Pin sent_frame\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[40] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[41\] GND " "Pin sent_frame\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[41] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[42\] GND " "Pin sent_frame\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[42] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[43\] GND " "Pin sent_frame\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[43] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[44\] GND " "Pin sent_frame\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[44] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[45\] GND " "Pin sent_frame\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[45] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[46\] GND " "Pin sent_frame\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[46] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[47\] GND " "Pin sent_frame\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[47] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[48\] GND " "Pin sent_frame\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[48] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[49\] GND " "Pin sent_frame\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[49] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[50\] GND " "Pin sent_frame\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[50] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[52\] GND " "Pin sent_frame\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[52] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[53\] GND " "Pin sent_frame\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[53] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[54\] GND " "Pin sent_frame\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[54] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[55\] GND " "Pin sent_frame\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[55] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[154\] GND " "Pin sent_frame\[154\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[154] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[156\] GND " "Pin sent_frame\[156\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[156] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[158\] GND " "Pin sent_frame\[158\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[158] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[161\] GND " "Pin sent_frame\[161\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[161] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[163\] GND " "Pin sent_frame\[163\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[163] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[165\] GND " "Pin sent_frame\[165\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[165] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[167\] GND " "Pin sent_frame\[167\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[167] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_port\[1\] GND " "Pin dest_port\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_port[1] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_port\[2\] GND " "Pin dest_port\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_port[2] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_port\[3\] GND " "Pin dest_port\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_port[3] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[40\] GND " "Pin fa01_FrameOut\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[40] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[41\] GND " "Pin fa01_FrameOut\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[41] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[42\] GND " "Pin fa01_FrameOut\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[42] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[43\] GND " "Pin fa01_FrameOut\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[43] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[44\] GND " "Pin fa01_FrameOut\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[44] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[45\] GND " "Pin fa01_FrameOut\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[45] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[46\] GND " "Pin fa01_FrameOut\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[46] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[47\] GND " "Pin fa01_FrameOut\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[47] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[48\] GND " "Pin fa01_FrameOut\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[48] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[49\] GND " "Pin fa01_FrameOut\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[49] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[50\] GND " "Pin fa01_FrameOut\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[50] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[52\] GND " "Pin fa01_FrameOut\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[52] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[53\] GND " "Pin fa01_FrameOut\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[53] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[54\] GND " "Pin fa01_FrameOut\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[54] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[55\] GND " "Pin fa01_FrameOut\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[55] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[154\] GND " "Pin fa01_FrameOut\[154\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[154] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[156\] GND " "Pin fa01_FrameOut\[156\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[156] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[158\] GND " "Pin fa01_FrameOut\[158\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[158] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[161\] GND " "Pin fa01_FrameOut\[161\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[161] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[163\] GND " "Pin fa01_FrameOut\[163\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[163] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[165\] GND " "Pin fa01_FrameOut\[165\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[165] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[167\] GND " "Pin fa01_FrameOut\[167\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[167] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[40\] GND " "Pin fa02_FrameOut\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[40] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[41\] GND " "Pin fa02_FrameOut\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[41] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[42\] GND " "Pin fa02_FrameOut\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[42] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[43\] GND " "Pin fa02_FrameOut\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[43] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[44\] GND " "Pin fa02_FrameOut\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[44] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[45\] GND " "Pin fa02_FrameOut\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[45] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[46\] GND " "Pin fa02_FrameOut\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[46] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[47\] GND " "Pin fa02_FrameOut\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[47] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[48\] GND " "Pin fa02_FrameOut\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[48] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[49\] GND " "Pin fa02_FrameOut\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[49] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[50\] GND " "Pin fa02_FrameOut\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[50] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[52\] GND " "Pin fa02_FrameOut\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[52] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[53\] GND " "Pin fa02_FrameOut\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[53] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[54\] GND " "Pin fa02_FrameOut\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[54] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[55\] GND " "Pin fa02_FrameOut\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[55] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[154\] GND " "Pin fa02_FrameOut\[154\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[154] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[156\] GND " "Pin fa02_FrameOut\[156\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[156] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[158\] GND " "Pin fa02_FrameOut\[158\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[158] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[161\] GND " "Pin fa02_FrameOut\[161\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[161] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[163\] GND " "Pin fa02_FrameOut\[163\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[163] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[165\] GND " "Pin fa02_FrameOut\[165\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[165] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[167\] GND " "Pin fa02_FrameOut\[167\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[167] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[40\] GND " "Pin fa03_FrameOut\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[40] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[41\] GND " "Pin fa03_FrameOut\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[41] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[42\] GND " "Pin fa03_FrameOut\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[42] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[43\] GND " "Pin fa03_FrameOut\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[43] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[44\] GND " "Pin fa03_FrameOut\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[44] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[45\] GND " "Pin fa03_FrameOut\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[45] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[46\] GND " "Pin fa03_FrameOut\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[46] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[47\] GND " "Pin fa03_FrameOut\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[47] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[48\] GND " "Pin fa03_FrameOut\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[48] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[49\] GND " "Pin fa03_FrameOut\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[49] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[50\] GND " "Pin fa03_FrameOut\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[50] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[52\] GND " "Pin fa03_FrameOut\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[52] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[53\] GND " "Pin fa03_FrameOut\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[53] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[54\] GND " "Pin fa03_FrameOut\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[54] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[55\] GND " "Pin fa03_FrameOut\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[55] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[154\] GND " "Pin fa03_FrameOut\[154\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[154] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[156\] GND " "Pin fa03_FrameOut\[156\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[156] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[158\] GND " "Pin fa03_FrameOut\[158\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[158] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[161\] GND " "Pin fa03_FrameOut\[161\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[161] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[163\] GND " "Pin fa03_FrameOut\[163\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[163] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[165\] GND " "Pin fa03_FrameOut\[165\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[165] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[167\] GND " "Pin fa03_FrameOut\[167\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[167] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734073133415 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1734073133415 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1734073133418 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5132 " "Peak virtual memory: 5132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734073133629 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 13 13:58:53 2024 " "Processing ended: Fri Dec 13 13:58:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734073133629 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734073133629 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734073133629 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734073133629 ""}
