# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 18
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-5.10"
module \adder
  attribute \src "dut.sv:2.17-2.18"
  wire width 8 input 1 \a
  attribute \src "dut.sv:2.32-2.33"
  wire width 8 input 2 \b
  attribute \src "dut.sv:2.48-2.49"
  wire width 8 output 3 \y
  wire width 8 $auto$expression.cpp:2059:import_operation$1
  cell $add $add$dut.sv:4$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:2059:import_operation$1
  end
  connect \y $auto$expression.cpp:2059:import_operation$1
end
attribute \cells_not_processed 1
attribute \src "dut.sv:27.1-61.10"
module \alu
  attribute \src "dut.sv:28.8-28.11"
  wire input 1 \clk
  attribute \src "dut.sv:29.14-29.15"
  wire width 8 input 2 \A
  attribute \src "dut.sv:30.14-30.15"
  wire width 8 input 3 \B
  attribute \src "dut.sv:31.14-31.23"
  wire width 4 input 4 \operation
  attribute \src "dut.sv:32.19-32.25"
  wire width 8 output 5 \result
  attribute \src "dut.sv:33.13-33.15"
  wire output 6 \CF
  attribute \src "dut.sv:34.13-34.15"
  wire output 7 \ZF
  attribute \src "dut.sv:35.13-35.15"
  wire output 8 \SF
  attribute \src "dut.sv:41.12-41.15"
  attribute \reg 1
  wire width 9 \tmp
  attribute \src "dut.sv:42.12-42.17"
  wire width 8 \added
  attribute \src "dut.sv:49.4-50.17"
  wire $auto$process_helper.cpp:58:create_eq_cell$4
  attribute \src "dut.sv:50.5-50.16"
  wire width 9 $auto$process.cpp:5254:import_assignment_sync$6
  attribute \src "dut.sv:51.4-52.17"
  wire $auto$process_helper.cpp:58:create_eq_cell$8
  attribute \src "dut.sv:51.4-52.17"
  wire $auto$process_helper.cpp:78:create_or_cell$10
  wire width 8 $auto$expression.cpp:2085:import_operation$12
  attribute \src "dut.sv:52.5-52.16"
  wire width 9 $auto$process.cpp:5254:import_assignment_sync$14
  attribute \src "dut.sv:56.9-56.22"
  wire $eq$dut.sv:56$16_Y
  attribute \src "dut.sv:49.4-50.17"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \operation
    connect \B 4'0000
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$4
  end
  attribute \src "dut.sv:50.5-50.16"
  cell $mux $auto$process.cpp:5256:import_assignment_sync$7
    parameter \WIDTH 9
    connect \A \tmp
    connect \B { 1'0 \added }
    connect \S $auto$process_helper.cpp:58:create_eq_cell$4
    connect \Y $auto$process.cpp:5254:import_assignment_sync$6
  end
  attribute \src "dut.sv:51.4-52.17"
  cell $eq $auto$process_helper.cpp:61:create_eq_cell$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \operation
    connect \B 4'0001
    connect \Y $auto$process_helper.cpp:58:create_eq_cell$8
  end
  attribute \src "dut.sv:51.4-52.17"
  cell $or $auto$process_helper.cpp:81:create_or_cell$11
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process_helper.cpp:58:create_eq_cell$4
    connect \B $auto$process_helper.cpp:58:create_eq_cell$8
    connect \Y $auto$process_helper.cpp:78:create_or_cell$10
  end
  cell $sub $sub$dut.sv:52$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \A
    connect \B \B
    connect \Y $auto$expression.cpp:2085:import_operation$12
  end
  attribute \src "dut.sv:52.5-52.16"
  cell $mux $auto$process.cpp:5256:import_assignment_sync$15
    parameter \WIDTH 9
    connect \A $auto$process.cpp:5254:import_assignment_sync$6
    connect \B { 1'0 $auto$expression.cpp:2085:import_operation$12 }
    connect \S $auto$process_helper.cpp:58:create_eq_cell$8
    connect \Y $auto$process.cpp:5254:import_assignment_sync$14
  end
  attribute \src "dut.sv:56.9-56.22"
  cell $eq $eq$dut.sv:56$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \tmp [7:0]
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:56$16_Y
  end
  cell \adder \adder
    connect \a \A
    connect \b \B
    connect \y \added
  end
  attribute \src "dut.sv:46.2-60.5"
  attribute \always_ff 1
  process $proc$dut.sv:46$3
    sync posedge \clk
      update \CF \tmp [8]
      update \ZF $eq$dut.sv:56$16_Y
      update \SF \tmp [7]
      update \result \tmp [7:0]
      update \tmp $auto$process.cpp:5254:import_assignment_sync$14
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:7.1-25.10"
module \alu_sub
  attribute \src "dut.sv:8.8-8.11"
  wire input 1 \clk
  attribute \src "dut.sv:9.14-9.15"
  wire width 8 input 2 \A
  attribute \src "dut.sv:10.14-10.15"
  wire width 8 input 3 \B
  attribute \src "dut.sv:11.14-11.16"
  wire width 4 input 4 \op
  attribute \src "dut.sv:12.19-12.25"
  wire width 8 output 5 \result
  attribute \src "dut.sv:14.7-14.9"
  wire \CF
  attribute \src "dut.sv:14.11-14.13"
  wire \ZF
  attribute \src "dut.sv:14.15-14.17"
  wire \SF
  cell \alu \alu
    connect \clk \clk
    connect \A \A
    connect \B \B
    connect \operation \op
    connect \result \result
    connect \CF \CF
    connect \ZF \ZF
    connect \SF \SF
  end
end
