{
    "id": "1589621562",
    "title": "Modeling State in Software Debugging of VHDL-RTL Designs - A Model-Based Diagnosis Approach",
    "venue": "arXiv: Artificial Intelligence",
    "year": 2003,
    "authors": [
        {
            "name": "Bernhard Peischl",
            "id": "72475612",
            "org": "Graz University of Technology"
        },
        {
            "name": "Franz Wotawa",
            "id": "279117051",
            "org": "Graz University of Technology"
        }
    ],
    "fields_of_study": [
        "Scalability",
        "Sequential logic",
        "Theoretical computer science",
        "Erroneous component",
        "Software",
        "VHDL",
        "Computer science",
        "Data mining",
        "Algorithmic program debugging",
        "Computer engineering",
        "Suite",
        "Debugging"
    ],
    "references": [
        "178087257",
        "1482651513",
        "1496523200",
        "1500807015",
        "1596732274",
        "1597829571",
        "1607817027",
        "1986146602",
        "2025271293",
        "2070764664",
        "2073241739",
        "2108309071",
        "2124519203",
        "2141109493",
        "2144386448",
        "2293624369"
    ]
}