****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 5
        -report_by design
Design : UART
Version: O-2018.06-SP1
Date   : Wed Apr 24 18:23:23 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.31      0.31

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                   0.00      0.31 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/Q (SDFFARX1_RVT)
                                                   0.55      0.86 r
  U0_UART_RX/U0_data_sampling/U53/Y (INVX0_RVT)    0.12      0.98 f
  U0_UART_RX/U0_data_sampling/U52/Y (XOR2X1_RVT)   0.25      1.23 r
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)   0.13      1.35 r
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)
                                                   0.20      1.55 f
  U0_UART_RX/U0_data_sampling/U39/Y (AND4X1_RVT)   0.29      1.84 f
  U0_UART_RX/U0_data_sampling/U38/Y (AND4X1_RVT)   0.25      2.09 f
  U0_UART_RX/U0_data_sampling/U28/Y (NOR4X0_RVT)   0.29      2.37 r
  U0_UART_RX/U0_data_sampling/U27/Y (MUX21X1_RVT)
                                                   0.20      2.57 f
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/D (SDFFARX1_RVT)
                                                   0.01      2.58 f
  data arrival time                                          2.58

  clock SCAN_CLK (rise edge)                     100.00    100.00
  clock network delay (propagated)                 0.28    100.28
  clock reconvergence pessimism                    0.03    100.31
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)
                                                   0.00    100.31 r
  clock uncertainty                               -0.20    100.11
  library setup time                              -0.24     99.87
  data required time                                        99.87
  ------------------------------------------------------------------------
  data required time                                        99.87
  data arrival time                                         -2.58
  ------------------------------------------------------------------------
  slack (MET)                                               97.29



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.31      0.31

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                   0.00      0.31 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/Q (SDFFARX1_RVT)
                                                   0.55      0.86 r
  U0_UART_RX/U0_data_sampling/U53/Y (INVX0_RVT)    0.12      0.98 f
  U0_UART_RX/U0_data_sampling/U52/Y (XOR2X1_RVT)   0.25      1.23 r
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)   0.13      1.35 r
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)
                                                   0.20      1.55 f
  U0_UART_RX/U0_data_sampling/U39/Y (AND4X1_RVT)   0.29      1.84 f
  U0_UART_RX/U0_data_sampling/U38/Y (AND4X1_RVT)   0.25      2.09 f
  U0_UART_RX/U0_data_sampling/U37/Y (MUX21X1_RVT)
                                                   0.24      2.33 f
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/D (SDFFARX1_RVT)
                                                   0.00      2.33 f
  data arrival time                                          2.33

  clock SCAN_CLK (rise edge)                     100.00    100.00
  clock network delay (propagated)                 0.28    100.28
  clock reconvergence pessimism                    0.03    100.31
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)
                                                   0.00    100.31 r
  clock uncertainty                               -0.20    100.11
  library setup time                              -0.24     99.87
  data required time                                        99.87
  ------------------------------------------------------------------------
  data required time                                        99.87
  data arrival time                                         -2.33
  ------------------------------------------------------------------------
  slack (MET)                                               97.54



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.31      0.31

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                   0.00      0.31 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                   0.55      0.86 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)   0.29      1.15 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)   0.10      1.25 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)    0.33      1.58 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)    0.24      1.82 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)      0.25      2.07 r
  U0_UART_RX/U0_deserializer/U16/Y (AO22X1_RVT)    0.19      2.26 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/D (SDFFARX1_RVT)
                                                   0.00      2.26 r
  data arrival time                                          2.26

  clock SCAN_CLK (rise edge)                     100.00    100.00
  clock network delay (propagated)                 0.28    100.28
  clock reconvergence pessimism                    0.03    100.31
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)
                                                   0.00    100.31 r
  clock uncertainty                               -0.20    100.11
  library setup time                              -0.24     99.87
  data required time                                        99.87
  ------------------------------------------------------------------------
  data required time                                        99.87
  data arrival time                                         -2.26
  ------------------------------------------------------------------------
  slack (MET)                                               97.61



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.31      0.31

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                   0.00      0.31 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                   0.55      0.86 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)   0.29      1.15 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)   0.10      1.25 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)    0.33      1.58 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)    0.24      1.82 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)      0.25      2.07 r
  U0_UART_RX/U0_deserializer/U8/Y (AO22X1_RVT)     0.18      2.25 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/D (SDFFARX1_RVT)
                                                   0.01      2.25 r
  data arrival time                                          2.25

  clock SCAN_CLK (rise edge)                     100.00    100.00
  clock network delay (propagated)                 0.28    100.28
  clock reconvergence pessimism                    0.03    100.31
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)
                                                   0.00    100.31 r
  clock uncertainty                               -0.20    100.11
  library setup time                              -0.24     99.87
  data required time                                        99.87
  ------------------------------------------------------------------------
  data required time                                        99.87
  data arrival time                                         -2.25
  ------------------------------------------------------------------------
  slack (MET)                                               97.62



  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_ (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: SCAN_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.31      0.31

  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                   0.00      0.31 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                   0.55      0.86 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)   0.29      1.15 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)   0.10      1.25 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)    0.33      1.58 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)    0.24      1.82 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)      0.25      2.07 r
  U0_UART_RX/U0_deserializer/U14/Y (AO22X1_RVT)    0.17      2.24 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/D (SDFFARX1_RVT)
                                                   0.01      2.25 r
  data arrival time                                          2.25

  clock SCAN_CLK (rise edge)                     100.00    100.00
  clock network delay (propagated)                 0.28    100.28
  clock reconvergence pessimism                    0.03    100.31
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)
                                                   0.00    100.31 r
  clock uncertainty                               -0.20    100.11
  library setup time                              -0.24     99.87
  data required time                                        99.87
  ------------------------------------------------------------------------
  data required time                                        99.87
  data arrival time                                         -2.25
  ------------------------------------------------------------------------
  slack (MET)                                               97.62


1
