<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p111" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_111{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_111{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_111{left:727px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.56px;}
#t4_111{left:534px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.62px;}
#t5_111{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t6_111{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t7_111{left:69px;bottom:953px;}
#t8_111{left:95px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_111{left:69px;bottom:930px;}
#ta_111{left:95px;bottom:933px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_111{left:69px;bottom:907px;}
#tc_111{left:95px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_111{left:69px;bottom:884px;}
#te_111{left:95px;bottom:888px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_111{left:69px;bottom:861px;}
#tg_111{left:95px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_111{left:69px;bottom:838px;}
#ti_111{left:95px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tj_111{left:69px;bottom:815px;}
#tk_111{left:95px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tl_111{left:69px;bottom:792px;}
#tm_111{left:95px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_111{left:69px;bottom:770px;}
#to_111{left:95px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tp_111{left:69px;bottom:747px;}
#tq_111{left:95px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_111{left:69px;bottom:724px;}
#ts_111{left:95px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_111{left:69px;bottom:701px;}
#tu_111{left:95px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_111{left:69px;bottom:678px;}
#tw_111{left:95px;bottom:681px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tx_111{left:69px;bottom:655px;}
#ty_111{left:95px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_111{left:69px;bottom:632px;}
#t10_111{left:95px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t11_111{left:69px;bottom:609px;}
#t12_111{left:95px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_111{left:69px;bottom:586px;}
#t14_111{left:95px;bottom:590px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t15_111{left:69px;bottom:563px;}
#t16_111{left:95px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_111{left:69px;bottom:540px;}
#t18_111{left:95px;bottom:544px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t19_111{left:69px;bottom:517px;}
#t1a_111{left:95px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1b_111{left:69px;bottom:495px;}
#t1c_111{left:95px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_111{left:69px;bottom:472px;}
#t1e_111{left:95px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_111{left:69px;bottom:449px;}
#t1g_111{left:95px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_111{left:69px;bottom:426px;}
#t1i_111{left:95px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_111{left:69px;bottom:403px;}
#t1k_111{left:95px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_111{left:69px;bottom:380px;}
#t1m_111{left:95px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_111{left:69px;bottom:357px;}
#t1o_111{left:95px;bottom:360px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1p_111{left:69px;bottom:334px;}
#t1q_111{left:95px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_111{left:69px;bottom:311px;}
#t1s_111{left:95px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1t_111{left:69px;bottom:288px;}
#t1u_111{left:95px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1v_111{left:69px;bottom:267px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#t1w_111{left:69px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_111{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_111{font-size:24px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s3_111{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_111{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts111" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg111Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg111" style="-webkit-user-select: none;"><object width="935" height="1210" data="111/111.svg" type="image/svg+xml" id="pdf111" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_111" class="t s1_111">Vol. 1 </span><span id="t2_111" class="t s1_111">5-1 </span>
<span id="t3_111" class="t s2_111">CHAPTER 5 </span>
<span id="t4_111" class="t s2_111">INSTRUCTION SET SUMMARY </span>
<span id="t5_111" class="t s3_111">This chapter provides an abridged overview of Intel 64 and IA-32 instructions. Instructions are divided into the </span>
<span id="t6_111" class="t s3_111">following groups: </span>
<span id="t7_111" class="t s4_111">• </span><span id="t8_111" class="t s3_111">Section 5.1, “General-Purpose Instructions.” </span>
<span id="t9_111" class="t s4_111">• </span><span id="ta_111" class="t s3_111">Section 5.2, “x87 FPU Instructions.” </span>
<span id="tb_111" class="t s4_111">• </span><span id="tc_111" class="t s3_111">Section 5.3, “x87 FPU AND SIMD State Management Instructions.” </span>
<span id="td_111" class="t s4_111">• </span><span id="te_111" class="t s3_111">Section 5.4, “MMX Instructions.” </span>
<span id="tf_111" class="t s4_111">• </span><span id="tg_111" class="t s3_111">Section 5.5, “Intel® SSE Instructions.” </span>
<span id="th_111" class="t s4_111">• </span><span id="ti_111" class="t s3_111">Section 5.6, “Intel® SSE2 Instructions.” </span>
<span id="tj_111" class="t s4_111">• </span><span id="tk_111" class="t s3_111">Section 5.7, “Intel® SSE3 Instructions.” </span>
<span id="tl_111" class="t s4_111">• </span><span id="tm_111" class="t s3_111">Section 5.8, “Supplemental Streaming SIMD Extensions 3 (SSSE3) Instructions.” </span>
<span id="tn_111" class="t s4_111">• </span><span id="to_111" class="t s3_111">Section 5.9, “Intel® SSE4 Instructions.” </span>
<span id="tp_111" class="t s4_111">• </span><span id="tq_111" class="t s3_111">Section 5.10, “Intel® SSE4.1 Instructions.” </span>
<span id="tr_111" class="t s4_111">• </span><span id="ts_111" class="t s3_111">Section 5.11, “Intel® SSE4.2 Instruction Set.” </span>
<span id="tt_111" class="t s4_111">• </span><span id="tu_111" class="t s3_111">Section 5.12, “Intel® AES-NI and PCLMULQDQ.” </span>
<span id="tv_111" class="t s4_111">• </span><span id="tw_111" class="t s3_111">Section 5.13, “Intel® Advanced Vector Extensions (Intel® AVX).” </span>
<span id="tx_111" class="t s4_111">• </span><span id="ty_111" class="t s3_111">Section 5.14, “16-bit Floating-Point Conversion.” </span>
<span id="tz_111" class="t s4_111">• </span><span id="t10_111" class="t s3_111">Section 5.15, “Fused-Multiply-ADD (FMA).” </span>
<span id="t11_111" class="t s4_111">• </span><span id="t12_111" class="t s3_111">Section 5.16, “Intel® Advanced Vector Extensions 2 (Intel® AVX2).” </span>
<span id="t13_111" class="t s4_111">• </span><span id="t14_111" class="t s3_111">Section 5.17, “Intel® Transactional Synchronization Extensions (Intel® TSX).” </span>
<span id="t15_111" class="t s4_111">• </span><span id="t16_111" class="t s3_111">Section 5.18, “Intel® SHA Extensions.” </span>
<span id="t17_111" class="t s4_111">• </span><span id="t18_111" class="t s3_111">Section 5.19, “Intel® Advanced Vector Extensions 512 (Intel® AVX-512).” </span>
<span id="t19_111" class="t s4_111">• </span><span id="t1a_111" class="t s3_111">Section 5.20, “System Instructions.” </span>
<span id="t1b_111" class="t s4_111">• </span><span id="t1c_111" class="t s3_111">Section 5.21, “64-Bit Mode Instructions.” </span>
<span id="t1d_111" class="t s4_111">• </span><span id="t1e_111" class="t s3_111">Section 5.22, “Virtual-Machine Extensions.” </span>
<span id="t1f_111" class="t s4_111">• </span><span id="t1g_111" class="t s3_111">Section 5.23, “Safer Mode Extensions.” </span>
<span id="t1h_111" class="t s4_111">• </span><span id="t1i_111" class="t s3_111">Section 5.24, “Intel® Memory Protection Extensions.” </span>
<span id="t1j_111" class="t s4_111">• </span><span id="t1k_111" class="t s3_111">Section 5.25, “Intel® Software Guard Extensions.” </span>
<span id="t1l_111" class="t s4_111">• </span><span id="t1m_111" class="t s3_111">Section 5.26, “Shadow Stack Management Instructions.” </span>
<span id="t1n_111" class="t s4_111">• </span><span id="t1o_111" class="t s3_111">Section 5.27, “Control Transfer Terminating Instructions.” </span>
<span id="t1p_111" class="t s4_111">• </span><span id="t1q_111" class="t s3_111">Section 5.28, “Intel® AMX Instructions.” </span>
<span id="t1r_111" class="t s4_111">• </span><span id="t1s_111" class="t s3_111">Section 5.29, “User Interrupt Instructions.” </span>
<span id="t1t_111" class="t s4_111">• </span><span id="t1u_111" class="t s3_111">Section 5.30, “Enqueue Store Instructions.” </span>
<span id="t1v_111" class="t s3_111">Table 5-1 lists the groups and IA-32 processors that support each group. More recent instruction set extensions are </span>
<span id="t1w_111" class="t s3_111">listed in Table 5-2. Within these groups, most instructions are collected into functional subgroups. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
