#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar 20 11:12:48 2025
# Process ID: 24024
# Current directory: D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19972 D:\PracticeProject\CDD_VerilogProject\Lab3\lab3_MPadder\lab3_MPadder.xpr
# Log file: D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/vivado.log
# Journal file: D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.961 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.uart_rx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb_default
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=32)
Compiling module xil_defaultlib.uart_top(OPERAND_WIDTH=32,NBYTES...
Compiling module xil_defaultlib.tb_uart_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_top_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim/xsim.dir/tb_uart_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 20 14:04:49 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_uart_top_behav -key {Behavioral:sim_1:Functional:tb_uart_top} -tclbatch {tb_uart_top.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source tb_uart_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_uart_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1003.961 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_uart_top/uart_top_inst/wResult}} {{/tb_uart_top/uart_top_inst/regResult}} {{/tb_uart_top/uart_top_inst/realResult}} {{/tb_uart_top/uart_top_inst/rBuffer}} {{/tb_uart_top/uart_top_inst/rFSM}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.961 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/rFSM_current}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.961 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/iStart}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.961 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.961 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_uart_top/uart_top_inst/rA}} {{/tb_uart_top/uart_top_inst/rB}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.961 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/oRes}} {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/oDone}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.961 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4470 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 65
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.961 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.uart_rx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb_default
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=32)
Compiling module xil_defaultlib.uart_top(OPERAND_WIDTH=32,NBYTES...
Compiling module xil_defaultlib.tb_uart_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1597.961 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4470 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 65
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_uart_top_0_0
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.OPERAND_WIDTH')) / 8)" into user parameter "NBYTES".
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_0
Adding component instance block -- xilinx.com:module_ref:uart_top:1.0 - uart_top_0
Successfully read diagram <design_1> from BD file <D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_top_0_0 from uart_top_v1_0 1.0 to uart_top_v1_0 1.0
Wrote  : <D:\PracticeProject\CDD_VerilogProject\Lab3\lab3_MPadder\lab3_MPadder.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1661.684 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1661.684 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <D:\PracticeProject\CDD_VerilogProject\Lab3\lab3_MPadder\lab3_MPadder.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_top_0 .
Exporting to file D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Mar 20 15:54:14 2025] Launched design_1_uart_top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_top_0_0_synth_1: D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/design_1_uart_top_0_0_synth_1/runme.log
synth_1: D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/synth_1/runme.log
[Thu Mar 20 15:54:14 2025] Launched impl_1...
Run output will be captured here: D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1661.684 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1661.684 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2514.355 ; gain = 852.672
set_property PROGRAM.FILE {D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_bd_design [get_bd_designs design_1]
Wrote  : <D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.uart_rx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb_default
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=32)
Compiling module xil_defaultlib.uart_top(OPERAND_WIDTH=32,NBYTES...
Compiling module xil_defaultlib.tb_uart_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_uart_top_behav -key {Behavioral:sim_1:Functional:tb_uart_top} -tclbatch {tb_uart_top.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source tb_uart_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_uart_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2555.090 ; gain = 7.637
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_uart_top/uart_top_inst/wResult}} {{/tb_uart_top/uart_top_inst/rBuffer}} {{/tb_uart_top/uart_top_inst/rFSM}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2555.090 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4470 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 65
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_uart_top/uart_top_inst/adder_done}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2565.660 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4470 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 65
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/iStart}} {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/oRes}} {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/rFSM_current}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2981.887 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4470 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 65
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top mp_adder_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mp_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mp_adder_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_TB_behav xil_defaultlib.mp_adder_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_TB_behav xil_defaultlib.mp_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb_default
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=128)
Compiling module xil_defaultlib.mp_adder_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mp_adder_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim/xsim.dir/mp_adder_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 20 16:29:11 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mp_adder_TB_behav -key {Behavioral:sim_1:Functional:mp_adder_TB} -tclbatch {mp_adder_TB.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source mp_adder_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
362967858044340547546368345715952388360
362967858044340547546368345715952388360
Test Passed - Correct Addition
$stop called at time : 480 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/mp_adder_TB.v" Line 68
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mp_adder_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3558.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_uart_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_module_reference design_1_uart_top_0_0
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.OPERAND_WIDTH')) / 8)" into user parameter "NBYTES".
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_0
Adding component instance block -- xilinx.com:module_ref:uart_top:1.0 - uart_top_0
Successfully read diagram <design_1> from BD file <D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/design_1_uart_top_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_uart_top_0_0 from uart_top_v1_0 1.0 to uart_top_v1_0 1.0
Wrote  : <D:\PracticeProject\CDD_VerilogProject\Lab3\lab3_MPadder\lab3_MPadder.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <D:\PracticeProject\CDD_VerilogProject\Lab3\lab3_MPadder\lab3_MPadder.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_top_0 .
Exporting to file D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Mar 20 16:34:23 2025] Launched design_1_uart_top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_top_0_0_synth_1: D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/design_1_uart_top_0_0_synth_1/runme.log
synth_1: D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/synth_1/runme.log
[Thu Mar 20 16:34:23 2025] Launched impl_1...
Run output will be captured here: D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3558.605 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw_manager
close_bd_design [get_bd_designs design_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.uart_rx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb_default
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=32)
Compiling module xil_defaultlib.uart_top(OPERAND_WIDTH=32,NBYTES...
Compiling module xil_defaultlib.tb_uart_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_uart_top_behav -key {Behavioral:sim_1:Functional:tb_uart_top} -tclbatch {tb_uart_top.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source tb_uart_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_uart_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3558.605 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_uart_top/uart_top_inst/rBuffer}} {{/tb_uart_top/uart_top_inst/rFSM}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3558.605 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4480 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 65
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/oDone}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3558.605 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4480 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 65
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/oRes}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3558.605 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4480 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 65
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-4705] 'export_ip_user_files' task aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3558.605 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/imports/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3558.605 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.uart_rx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb_default
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=32)
Compiling module xil_defaultlib.uart_top(OPERAND_WIDTH=32,NBYTES...
Compiling module xil_defaultlib.tb_uart_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3558.605 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4480 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 70
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/iStart}} {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/iOpA}} {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/iOpB}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3558.605 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_uart_top/uart_top_inst/MP_ADDER_INST/rFSM_current}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_uart_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_uart_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim'
"xelab -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto acf559945e934dff9eed658e0fed875d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_top_behav xil_defaultlib.tb_uart_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3558.605 ; gain = 0.000
run 10 us
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
Now rBit is still smaller than NBYTES which is 0!
Now rBit is still smaller than NBYTES which is 1!
Now rBit is still smaller than NBYTES which is 2!
Now rBit is still smaller than NBYTES which is 3!
Reach the boundary
$stop called at time : 4480 ns : File "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.srcs/sim_1/new/uart_top_adder_TB.v" Line 70
set_property top mp_adder_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "D:/PracticeProject/CDD_VerilogProject/Lab3/lab3_MPadder/lab3_MPadder.sim/sim_1/behav/xsim/simulate.log"
set_property top tb_uart_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 17:24:22 2025...
