// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_108 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_284_p2;
reg   [0:0] icmp_ln86_reg_1227;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_1930_fu_290_p2;
reg   [0:0] icmp_ln86_1930_reg_1234;
wire   [0:0] icmp_ln86_1931_fu_296_p2;
reg   [0:0] icmp_ln86_1931_reg_1239;
wire   [0:0] icmp_ln86_1932_fu_302_p2;
reg   [0:0] icmp_ln86_1932_reg_1245;
wire   [0:0] icmp_ln86_1933_fu_308_p2;
reg   [0:0] icmp_ln86_1933_reg_1251;
reg   [0:0] icmp_ln86_1933_reg_1251_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1934_fu_314_p2;
reg   [0:0] icmp_ln86_1934_reg_1257;
wire   [0:0] icmp_ln86_1935_fu_320_p2;
reg   [0:0] icmp_ln86_1935_reg_1263;
reg   [0:0] icmp_ln86_1935_reg_1263_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1935_reg_1263_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1935_reg_1263_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1936_fu_326_p2;
reg   [0:0] icmp_ln86_1936_reg_1269;
reg   [0:0] icmp_ln86_1936_reg_1269_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1937_fu_332_p2;
reg   [0:0] icmp_ln86_1937_reg_1275;
reg   [0:0] icmp_ln86_1937_reg_1275_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1938_fu_338_p2;
reg   [0:0] icmp_ln86_1938_reg_1281;
reg   [0:0] icmp_ln86_1938_reg_1281_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1938_reg_1281_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1939_fu_344_p2;
reg   [0:0] icmp_ln86_1939_reg_1287;
reg   [0:0] icmp_ln86_1939_reg_1287_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1939_reg_1287_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1939_reg_1287_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1940_fu_350_p2;
reg   [0:0] icmp_ln86_1940_reg_1293;
wire   [0:0] icmp_ln86_1941_fu_356_p2;
reg   [0:0] icmp_ln86_1941_reg_1298;
reg   [0:0] icmp_ln86_1941_reg_1298_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1941_reg_1298_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1941_reg_1298_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1942_fu_362_p2;
reg   [0:0] icmp_ln86_1942_reg_1304;
reg   [0:0] icmp_ln86_1942_reg_1304_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1942_reg_1304_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1942_reg_1304_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1942_reg_1304_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1943_fu_368_p2;
reg   [0:0] icmp_ln86_1943_reg_1310;
reg   [0:0] icmp_ln86_1943_reg_1310_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1943_reg_1310_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1943_reg_1310_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1943_reg_1310_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1943_reg_1310_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1944_fu_374_p2;
reg   [0:0] icmp_ln86_1944_reg_1316;
wire   [0:0] icmp_ln86_1945_fu_380_p2;
reg   [0:0] icmp_ln86_1945_reg_1321;
reg   [0:0] icmp_ln86_1945_reg_1321_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1946_fu_386_p2;
reg   [0:0] icmp_ln86_1946_reg_1326;
reg   [0:0] icmp_ln86_1946_reg_1326_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1947_fu_392_p2;
reg   [0:0] icmp_ln86_1947_reg_1331;
reg   [0:0] icmp_ln86_1947_reg_1331_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1948_fu_398_p2;
reg   [0:0] icmp_ln86_1948_reg_1336;
reg   [0:0] icmp_ln86_1948_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1948_reg_1336_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1949_fu_404_p2;
reg   [0:0] icmp_ln86_1949_reg_1341;
reg   [0:0] icmp_ln86_1949_reg_1341_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1949_reg_1341_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1950_fu_410_p2;
reg   [0:0] icmp_ln86_1950_reg_1346;
reg   [0:0] icmp_ln86_1950_reg_1346_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1950_reg_1346_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1951_fu_416_p2;
reg   [0:0] icmp_ln86_1951_reg_1351;
reg   [0:0] icmp_ln86_1951_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1951_reg_1351_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1951_reg_1351_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1952_fu_422_p2;
reg   [0:0] icmp_ln86_1952_reg_1356;
reg   [0:0] icmp_ln86_1952_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1952_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1952_reg_1356_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1953_fu_428_p2;
reg   [0:0] icmp_ln86_1953_reg_1361;
reg   [0:0] icmp_ln86_1953_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1953_reg_1361_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1953_reg_1361_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1954_fu_434_p2;
reg   [0:0] icmp_ln86_1954_reg_1366;
reg   [0:0] icmp_ln86_1954_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1954_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1954_reg_1366_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1954_reg_1366_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1955_fu_440_p2;
reg   [0:0] icmp_ln86_1955_reg_1371;
reg   [0:0] icmp_ln86_1955_reg_1371_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1955_reg_1371_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1955_reg_1371_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1955_reg_1371_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1956_fu_446_p2;
reg   [0:0] icmp_ln86_1956_reg_1376;
reg   [0:0] icmp_ln86_1956_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1956_reg_1376_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1956_reg_1376_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1956_reg_1376_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1957_fu_452_p2;
reg   [0:0] icmp_ln86_1957_reg_1381;
reg   [0:0] icmp_ln86_1957_reg_1381_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1957_reg_1381_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1957_reg_1381_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1957_reg_1381_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1957_reg_1381_pp0_iter5_reg;
wire   [0:0] xor_ln104_fu_458_p2;
reg   [0:0] xor_ln104_reg_1386;
wire   [0:0] and_ln102_fu_464_p2;
reg   [0:0] and_ln102_reg_1392;
wire   [0:0] and_ln104_fu_475_p2;
reg   [0:0] and_ln104_reg_1399;
wire   [0:0] and_ln104_351_fu_489_p2;
reg   [0:0] and_ln104_351_reg_1405;
reg   [0:0] and_ln104_351_reg_1405_pp0_iter2_reg;
reg   [0:0] and_ln104_351_reg_1405_pp0_iter3_reg;
wire   [0:0] and_ln102_2167_fu_494_p2;
reg   [0:0] and_ln102_2167_reg_1411;
wire   [0:0] and_ln104_352_fu_503_p2;
reg   [0:0] and_ln104_352_reg_1416;
wire   [0:0] and_ln104_354_fu_518_p2;
reg   [0:0] and_ln104_354_reg_1421;
reg   [0:0] and_ln104_354_reg_1421_pp0_iter2_reg;
reg   [0:0] and_ln104_354_reg_1421_pp0_iter3_reg;
wire   [0:0] and_ln102_2172_fu_529_p2;
reg   [0:0] and_ln102_2172_reg_1427;
wire   [0:0] or_ln117_1701_fu_568_p2;
reg   [0:0] or_ln117_1701_reg_1433;
wire   [1:0] select_ln117_1875_fu_574_p3;
reg   [1:0] select_ln117_1875_reg_1439;
wire   [0:0] or_ln117_1703_fu_582_p2;
reg   [0:0] or_ln117_1703_reg_1444;
wire   [0:0] or_ln117_1707_fu_588_p2;
reg   [0:0] or_ln117_1707_reg_1451;
reg   [0:0] or_ln117_1707_reg_1451_pp0_iter2_reg;
wire   [0:0] or_ln117_1715_fu_593_p2;
reg   [0:0] or_ln117_1715_reg_1459;
reg   [0:0] or_ln117_1715_reg_1459_pp0_iter2_reg;
reg   [0:0] or_ln117_1715_reg_1459_pp0_iter3_reg;
wire   [0:0] or_ln117_1719_fu_598_p2;
reg   [0:0] or_ln117_1719_reg_1466;
reg   [0:0] or_ln117_1719_reg_1466_pp0_iter2_reg;
reg   [0:0] or_ln117_1719_reg_1466_pp0_iter3_reg;
reg   [0:0] or_ln117_1719_reg_1466_pp0_iter4_reg;
wire   [0:0] and_ln102_2168_fu_603_p2;
reg   [0:0] and_ln102_2168_reg_1474;
wire   [0:0] and_ln104_353_fu_612_p2;
reg   [0:0] and_ln104_353_reg_1480;
reg   [0:0] and_ln104_353_reg_1480_pp0_iter3_reg;
wire   [0:0] and_ln102_2173_fu_627_p2;
reg   [0:0] and_ln102_2173_reg_1486;
wire   [3:0] select_ln117_1882_fu_729_p3;
reg   [3:0] select_ln117_1882_reg_1491;
wire   [0:0] or_ln117_1709_fu_736_p2;
reg   [0:0] or_ln117_1709_reg_1496;
wire   [0:0] and_ln102_2176_fu_750_p2;
reg   [0:0] and_ln102_2176_reg_1502;
wire   [0:0] or_ln117_1713_fu_823_p2;
reg   [0:0] or_ln117_1713_reg_1508;
wire   [4:0] select_ln117_1888_fu_841_p3;
reg   [4:0] select_ln117_1888_reg_1513;
wire   [0:0] and_ln102_2170_fu_849_p2;
reg   [0:0] and_ln102_2170_reg_1518;
wire   [0:0] and_ln104_355_fu_858_p2;
reg   [0:0] and_ln104_355_reg_1524;
reg   [0:0] and_ln104_355_reg_1524_pp0_iter5_reg;
wire   [0:0] and_ln102_2177_fu_873_p2;
reg   [0:0] and_ln102_2177_reg_1530;
wire   [4:0] select_ln117_1894_fu_960_p3;
reg   [4:0] select_ln117_1894_reg_1535;
wire   [0:0] or_ln117_1721_fu_967_p2;
reg   [0:0] or_ln117_1721_reg_1540;
wire   [0:0] or_ln117_1725_fu_1050_p2;
reg   [0:0] or_ln117_1725_reg_1546;
wire   [4:0] select_ln117_1900_fu_1064_p3;
reg   [4:0] select_ln117_1900_reg_1551;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_915_fu_470_p2;
wire   [0:0] xor_ln104_916_fu_484_p2;
wire   [0:0] xor_ln104_917_fu_498_p2;
wire   [0:0] and_ln102_2166_fu_480_p2;
wire   [0:0] xor_ln104_919_fu_513_p2;
wire   [0:0] and_ln102_2169_fu_508_p2;
wire   [0:0] and_ln102_2171_fu_524_p2;
wire   [0:0] and_ln102_2175_fu_534_p2;
wire   [0:0] xor_ln117_fu_544_p2;
wire   [0:0] and_ln102_2179_fu_539_p2;
wire   [1:0] zext_ln117_fu_550_p1;
wire   [0:0] or_ln117_fu_554_p2;
wire   [1:0] select_ln117_fu_560_p3;
wire   [0:0] xor_ln104_918_fu_607_p2;
wire   [0:0] xor_ln104_921_fu_617_p2;
wire   [0:0] and_ln102_2180_fu_632_p2;
wire   [0:0] xor_ln104_922_fu_622_p2;
wire   [0:0] and_ln102_2183_fu_646_p2;
wire   [0:0] and_ln102_2181_fu_637_p2;
wire   [2:0] zext_ln117_199_fu_656_p1;
wire   [0:0] or_ln117_1702_fu_659_p2;
wire   [2:0] select_ln117_1876_fu_664_p3;
wire   [0:0] and_ln102_2182_fu_642_p2;
wire   [2:0] select_ln117_1877_fu_671_p3;
wire   [0:0] or_ln117_1704_fu_679_p2;
wire   [2:0] select_ln117_1878_fu_684_p3;
wire   [2:0] select_ln117_1879_fu_695_p3;
wire   [0:0] or_ln117_1705_fu_691_p2;
wire   [0:0] and_ln102_2184_fu_651_p2;
wire   [3:0] zext_ln117_200_fu_703_p1;
wire   [0:0] or_ln117_1706_fu_707_p2;
wire   [3:0] select_ln117_1880_fu_713_p3;
wire   [3:0] select_ln117_1881_fu_721_p3;
wire   [0:0] xor_ln104_923_fu_741_p2;
wire   [0:0] and_ln102_2186_fu_758_p2;
wire   [0:0] and_ln102_2174_fu_746_p2;
wire   [0:0] and_ln102_2185_fu_754_p2;
wire   [0:0] or_ln117_1708_fu_773_p2;
wire   [0:0] and_ln102_2187_fu_763_p2;
wire   [3:0] select_ln117_1883_fu_778_p3;
wire   [0:0] or_ln117_1710_fu_785_p2;
wire   [3:0] select_ln117_1884_fu_790_p3;
wire   [0:0] or_ln117_1711_fu_797_p2;
wire   [0:0] and_ln102_2188_fu_768_p2;
wire   [3:0] select_ln117_1885_fu_801_p3;
wire   [0:0] or_ln117_1712_fu_809_p2;
wire   [3:0] select_ln117_1886_fu_815_p3;
wire   [3:0] select_ln117_1887_fu_829_p3;
wire   [4:0] zext_ln117_201_fu_837_p1;
wire   [0:0] xor_ln104_920_fu_853_p2;
wire   [0:0] xor_ln104_924_fu_863_p2;
wire   [0:0] and_ln102_2189_fu_878_p2;
wire   [0:0] xor_ln104_925_fu_868_p2;
wire   [0:0] and_ln102_2192_fu_892_p2;
wire   [0:0] and_ln102_2190_fu_883_p2;
wire   [0:0] or_ln117_1714_fu_902_p2;
wire   [0:0] and_ln102_2191_fu_888_p2;
wire   [4:0] select_ln117_1889_fu_907_p3;
wire   [0:0] or_ln117_1716_fu_914_p2;
wire   [4:0] select_ln117_1890_fu_919_p3;
wire   [0:0] or_ln117_1717_fu_926_p2;
wire   [0:0] and_ln102_2193_fu_897_p2;
wire   [4:0] select_ln117_1891_fu_930_p3;
wire   [0:0] or_ln117_1718_fu_938_p2;
wire   [4:0] select_ln117_1892_fu_944_p3;
wire   [4:0] select_ln117_1893_fu_952_p3;
wire   [0:0] xor_ln104_926_fu_972_p2;
wire   [0:0] and_ln102_2195_fu_985_p2;
wire   [0:0] and_ln102_2178_fu_977_p2;
wire   [0:0] and_ln102_2194_fu_981_p2;
wire   [0:0] or_ln117_1720_fu_1000_p2;
wire   [0:0] and_ln102_2196_fu_990_p2;
wire   [4:0] select_ln117_1895_fu_1005_p3;
wire   [0:0] or_ln117_1722_fu_1012_p2;
wire   [4:0] select_ln117_1896_fu_1017_p3;
wire   [0:0] or_ln117_1723_fu_1024_p2;
wire   [0:0] and_ln102_2197_fu_995_p2;
wire   [4:0] select_ln117_1897_fu_1028_p3;
wire   [0:0] or_ln117_1724_fu_1036_p2;
wire   [4:0] select_ln117_1898_fu_1042_p3;
wire   [4:0] select_ln117_1899_fu_1056_p3;
wire   [0:0] xor_ln104_927_fu_1072_p2;
wire   [0:0] and_ln102_2198_fu_1077_p2;
wire   [0:0] and_ln102_2199_fu_1082_p2;
wire   [0:0] or_ln117_1726_fu_1087_p2;
wire   [11:0] agg_result_fu_1099_p61;
wire   [4:0] agg_result_fu_1099_p62;
wire   [11:0] agg_result_fu_1099_p63;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
wire   [4:0] agg_result_fu_1099_p1;
wire   [4:0] agg_result_fu_1099_p3;
wire   [4:0] agg_result_fu_1099_p5;
wire   [4:0] agg_result_fu_1099_p7;
wire   [4:0] agg_result_fu_1099_p9;
wire   [4:0] agg_result_fu_1099_p11;
wire   [4:0] agg_result_fu_1099_p13;
wire   [4:0] agg_result_fu_1099_p15;
wire   [4:0] agg_result_fu_1099_p17;
wire   [4:0] agg_result_fu_1099_p19;
wire   [4:0] agg_result_fu_1099_p21;
wire   [4:0] agg_result_fu_1099_p23;
wire   [4:0] agg_result_fu_1099_p25;
wire   [4:0] agg_result_fu_1099_p27;
wire   [4:0] agg_result_fu_1099_p29;
wire   [4:0] agg_result_fu_1099_p31;
wire  signed [4:0] agg_result_fu_1099_p33;
wire  signed [4:0] agg_result_fu_1099_p35;
wire  signed [4:0] agg_result_fu_1099_p37;
wire  signed [4:0] agg_result_fu_1099_p39;
wire  signed [4:0] agg_result_fu_1099_p41;
wire  signed [4:0] agg_result_fu_1099_p43;
wire  signed [4:0] agg_result_fu_1099_p45;
wire  signed [4:0] agg_result_fu_1099_p47;
wire  signed [4:0] agg_result_fu_1099_p49;
wire  signed [4:0] agg_result_fu_1099_p51;
wire  signed [4:0] agg_result_fu_1099_p53;
wire  signed [4:0] agg_result_fu_1099_p55;
wire  signed [4:0] agg_result_fu_1099_p57;
wire  signed [4:0] agg_result_fu_1099_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_12_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_61_5_12_1_1_x2_U1489(
    .din0(12'd167),
    .din1(12'd3370),
    .din2(12'd4092),
    .din3(12'd157),
    .din4(12'd3912),
    .din5(12'd4077),
    .din6(12'd3995),
    .din7(12'd3579),
    .din8(12'd244),
    .din9(12'd3873),
    .din10(12'd154),
    .din11(12'd1275),
    .din12(12'd3948),
    .din13(12'd55),
    .din14(12'd3745),
    .din15(12'd370),
    .din16(12'd3995),
    .din17(12'd67),
    .din18(12'd463),
    .din19(12'd3538),
    .din20(12'd132),
    .din21(12'd23),
    .din22(12'd7),
    .din23(12'd3337),
    .din24(12'd29),
    .din25(12'd129),
    .din26(12'd4051),
    .din27(12'd3610),
    .din28(12'd205),
    .din29(12'd4071),
    .def(agg_result_fu_1099_p61),
    .sel(agg_result_fu_1099_p62),
    .dout(agg_result_fu_1099_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2167_reg_1411 <= and_ln102_2167_fu_494_p2;
        and_ln102_2168_reg_1474 <= and_ln102_2168_fu_603_p2;
        and_ln102_2170_reg_1518 <= and_ln102_2170_fu_849_p2;
        and_ln102_2172_reg_1427 <= and_ln102_2172_fu_529_p2;
        and_ln102_2173_reg_1486 <= and_ln102_2173_fu_627_p2;
        and_ln102_2176_reg_1502 <= and_ln102_2176_fu_750_p2;
        and_ln102_2177_reg_1530 <= and_ln102_2177_fu_873_p2;
        and_ln102_reg_1392 <= and_ln102_fu_464_p2;
        and_ln104_351_reg_1405 <= and_ln104_351_fu_489_p2;
        and_ln104_351_reg_1405_pp0_iter2_reg <= and_ln104_351_reg_1405;
        and_ln104_351_reg_1405_pp0_iter3_reg <= and_ln104_351_reg_1405_pp0_iter2_reg;
        and_ln104_352_reg_1416 <= and_ln104_352_fu_503_p2;
        and_ln104_353_reg_1480 <= and_ln104_353_fu_612_p2;
        and_ln104_353_reg_1480_pp0_iter3_reg <= and_ln104_353_reg_1480;
        and_ln104_354_reg_1421 <= and_ln104_354_fu_518_p2;
        and_ln104_354_reg_1421_pp0_iter2_reg <= and_ln104_354_reg_1421;
        and_ln104_354_reg_1421_pp0_iter3_reg <= and_ln104_354_reg_1421_pp0_iter2_reg;
        and_ln104_355_reg_1524 <= and_ln104_355_fu_858_p2;
        and_ln104_355_reg_1524_pp0_iter5_reg <= and_ln104_355_reg_1524;
        and_ln104_reg_1399 <= and_ln104_fu_475_p2;
        icmp_ln86_1930_reg_1234 <= icmp_ln86_1930_fu_290_p2;
        icmp_ln86_1931_reg_1239 <= icmp_ln86_1931_fu_296_p2;
        icmp_ln86_1932_reg_1245 <= icmp_ln86_1932_fu_302_p2;
        icmp_ln86_1933_reg_1251 <= icmp_ln86_1933_fu_308_p2;
        icmp_ln86_1933_reg_1251_pp0_iter1_reg <= icmp_ln86_1933_reg_1251;
        icmp_ln86_1934_reg_1257 <= icmp_ln86_1934_fu_314_p2;
        icmp_ln86_1935_reg_1263 <= icmp_ln86_1935_fu_320_p2;
        icmp_ln86_1935_reg_1263_pp0_iter1_reg <= icmp_ln86_1935_reg_1263;
        icmp_ln86_1935_reg_1263_pp0_iter2_reg <= icmp_ln86_1935_reg_1263_pp0_iter1_reg;
        icmp_ln86_1935_reg_1263_pp0_iter3_reg <= icmp_ln86_1935_reg_1263_pp0_iter2_reg;
        icmp_ln86_1936_reg_1269 <= icmp_ln86_1936_fu_326_p2;
        icmp_ln86_1936_reg_1269_pp0_iter1_reg <= icmp_ln86_1936_reg_1269;
        icmp_ln86_1937_reg_1275 <= icmp_ln86_1937_fu_332_p2;
        icmp_ln86_1937_reg_1275_pp0_iter1_reg <= icmp_ln86_1937_reg_1275;
        icmp_ln86_1938_reg_1281 <= icmp_ln86_1938_fu_338_p2;
        icmp_ln86_1938_reg_1281_pp0_iter1_reg <= icmp_ln86_1938_reg_1281;
        icmp_ln86_1938_reg_1281_pp0_iter2_reg <= icmp_ln86_1938_reg_1281_pp0_iter1_reg;
        icmp_ln86_1939_reg_1287 <= icmp_ln86_1939_fu_344_p2;
        icmp_ln86_1939_reg_1287_pp0_iter1_reg <= icmp_ln86_1939_reg_1287;
        icmp_ln86_1939_reg_1287_pp0_iter2_reg <= icmp_ln86_1939_reg_1287_pp0_iter1_reg;
        icmp_ln86_1939_reg_1287_pp0_iter3_reg <= icmp_ln86_1939_reg_1287_pp0_iter2_reg;
        icmp_ln86_1940_reg_1293 <= icmp_ln86_1940_fu_350_p2;
        icmp_ln86_1941_reg_1298 <= icmp_ln86_1941_fu_356_p2;
        icmp_ln86_1941_reg_1298_pp0_iter1_reg <= icmp_ln86_1941_reg_1298;
        icmp_ln86_1941_reg_1298_pp0_iter2_reg <= icmp_ln86_1941_reg_1298_pp0_iter1_reg;
        icmp_ln86_1941_reg_1298_pp0_iter3_reg <= icmp_ln86_1941_reg_1298_pp0_iter2_reg;
        icmp_ln86_1942_reg_1304 <= icmp_ln86_1942_fu_362_p2;
        icmp_ln86_1942_reg_1304_pp0_iter1_reg <= icmp_ln86_1942_reg_1304;
        icmp_ln86_1942_reg_1304_pp0_iter2_reg <= icmp_ln86_1942_reg_1304_pp0_iter1_reg;
        icmp_ln86_1942_reg_1304_pp0_iter3_reg <= icmp_ln86_1942_reg_1304_pp0_iter2_reg;
        icmp_ln86_1942_reg_1304_pp0_iter4_reg <= icmp_ln86_1942_reg_1304_pp0_iter3_reg;
        icmp_ln86_1943_reg_1310 <= icmp_ln86_1943_fu_368_p2;
        icmp_ln86_1943_reg_1310_pp0_iter1_reg <= icmp_ln86_1943_reg_1310;
        icmp_ln86_1943_reg_1310_pp0_iter2_reg <= icmp_ln86_1943_reg_1310_pp0_iter1_reg;
        icmp_ln86_1943_reg_1310_pp0_iter3_reg <= icmp_ln86_1943_reg_1310_pp0_iter2_reg;
        icmp_ln86_1943_reg_1310_pp0_iter4_reg <= icmp_ln86_1943_reg_1310_pp0_iter3_reg;
        icmp_ln86_1943_reg_1310_pp0_iter5_reg <= icmp_ln86_1943_reg_1310_pp0_iter4_reg;
        icmp_ln86_1944_reg_1316 <= icmp_ln86_1944_fu_374_p2;
        icmp_ln86_1945_reg_1321 <= icmp_ln86_1945_fu_380_p2;
        icmp_ln86_1945_reg_1321_pp0_iter1_reg <= icmp_ln86_1945_reg_1321;
        icmp_ln86_1946_reg_1326 <= icmp_ln86_1946_fu_386_p2;
        icmp_ln86_1946_reg_1326_pp0_iter1_reg <= icmp_ln86_1946_reg_1326;
        icmp_ln86_1947_reg_1331 <= icmp_ln86_1947_fu_392_p2;
        icmp_ln86_1947_reg_1331_pp0_iter1_reg <= icmp_ln86_1947_reg_1331;
        icmp_ln86_1948_reg_1336 <= icmp_ln86_1948_fu_398_p2;
        icmp_ln86_1948_reg_1336_pp0_iter1_reg <= icmp_ln86_1948_reg_1336;
        icmp_ln86_1948_reg_1336_pp0_iter2_reg <= icmp_ln86_1948_reg_1336_pp0_iter1_reg;
        icmp_ln86_1949_reg_1341 <= icmp_ln86_1949_fu_404_p2;
        icmp_ln86_1949_reg_1341_pp0_iter1_reg <= icmp_ln86_1949_reg_1341;
        icmp_ln86_1949_reg_1341_pp0_iter2_reg <= icmp_ln86_1949_reg_1341_pp0_iter1_reg;
        icmp_ln86_1950_reg_1346 <= icmp_ln86_1950_fu_410_p2;
        icmp_ln86_1950_reg_1346_pp0_iter1_reg <= icmp_ln86_1950_reg_1346;
        icmp_ln86_1950_reg_1346_pp0_iter2_reg <= icmp_ln86_1950_reg_1346_pp0_iter1_reg;
        icmp_ln86_1951_reg_1351 <= icmp_ln86_1951_fu_416_p2;
        icmp_ln86_1951_reg_1351_pp0_iter1_reg <= icmp_ln86_1951_reg_1351;
        icmp_ln86_1951_reg_1351_pp0_iter2_reg <= icmp_ln86_1951_reg_1351_pp0_iter1_reg;
        icmp_ln86_1951_reg_1351_pp0_iter3_reg <= icmp_ln86_1951_reg_1351_pp0_iter2_reg;
        icmp_ln86_1952_reg_1356 <= icmp_ln86_1952_fu_422_p2;
        icmp_ln86_1952_reg_1356_pp0_iter1_reg <= icmp_ln86_1952_reg_1356;
        icmp_ln86_1952_reg_1356_pp0_iter2_reg <= icmp_ln86_1952_reg_1356_pp0_iter1_reg;
        icmp_ln86_1952_reg_1356_pp0_iter3_reg <= icmp_ln86_1952_reg_1356_pp0_iter2_reg;
        icmp_ln86_1953_reg_1361 <= icmp_ln86_1953_fu_428_p2;
        icmp_ln86_1953_reg_1361_pp0_iter1_reg <= icmp_ln86_1953_reg_1361;
        icmp_ln86_1953_reg_1361_pp0_iter2_reg <= icmp_ln86_1953_reg_1361_pp0_iter1_reg;
        icmp_ln86_1953_reg_1361_pp0_iter3_reg <= icmp_ln86_1953_reg_1361_pp0_iter2_reg;
        icmp_ln86_1954_reg_1366 <= icmp_ln86_1954_fu_434_p2;
        icmp_ln86_1954_reg_1366_pp0_iter1_reg <= icmp_ln86_1954_reg_1366;
        icmp_ln86_1954_reg_1366_pp0_iter2_reg <= icmp_ln86_1954_reg_1366_pp0_iter1_reg;
        icmp_ln86_1954_reg_1366_pp0_iter3_reg <= icmp_ln86_1954_reg_1366_pp0_iter2_reg;
        icmp_ln86_1954_reg_1366_pp0_iter4_reg <= icmp_ln86_1954_reg_1366_pp0_iter3_reg;
        icmp_ln86_1955_reg_1371 <= icmp_ln86_1955_fu_440_p2;
        icmp_ln86_1955_reg_1371_pp0_iter1_reg <= icmp_ln86_1955_reg_1371;
        icmp_ln86_1955_reg_1371_pp0_iter2_reg <= icmp_ln86_1955_reg_1371_pp0_iter1_reg;
        icmp_ln86_1955_reg_1371_pp0_iter3_reg <= icmp_ln86_1955_reg_1371_pp0_iter2_reg;
        icmp_ln86_1955_reg_1371_pp0_iter4_reg <= icmp_ln86_1955_reg_1371_pp0_iter3_reg;
        icmp_ln86_1956_reg_1376 <= icmp_ln86_1956_fu_446_p2;
        icmp_ln86_1956_reg_1376_pp0_iter1_reg <= icmp_ln86_1956_reg_1376;
        icmp_ln86_1956_reg_1376_pp0_iter2_reg <= icmp_ln86_1956_reg_1376_pp0_iter1_reg;
        icmp_ln86_1956_reg_1376_pp0_iter3_reg <= icmp_ln86_1956_reg_1376_pp0_iter2_reg;
        icmp_ln86_1956_reg_1376_pp0_iter4_reg <= icmp_ln86_1956_reg_1376_pp0_iter3_reg;
        icmp_ln86_1957_reg_1381 <= icmp_ln86_1957_fu_452_p2;
        icmp_ln86_1957_reg_1381_pp0_iter1_reg <= icmp_ln86_1957_reg_1381;
        icmp_ln86_1957_reg_1381_pp0_iter2_reg <= icmp_ln86_1957_reg_1381_pp0_iter1_reg;
        icmp_ln86_1957_reg_1381_pp0_iter3_reg <= icmp_ln86_1957_reg_1381_pp0_iter2_reg;
        icmp_ln86_1957_reg_1381_pp0_iter4_reg <= icmp_ln86_1957_reg_1381_pp0_iter3_reg;
        icmp_ln86_1957_reg_1381_pp0_iter5_reg <= icmp_ln86_1957_reg_1381_pp0_iter4_reg;
        icmp_ln86_reg_1227 <= icmp_ln86_fu_284_p2;
        or_ln117_1701_reg_1433 <= or_ln117_1701_fu_568_p2;
        or_ln117_1703_reg_1444 <= or_ln117_1703_fu_582_p2;
        or_ln117_1707_reg_1451 <= or_ln117_1707_fu_588_p2;
        or_ln117_1707_reg_1451_pp0_iter2_reg <= or_ln117_1707_reg_1451;
        or_ln117_1709_reg_1496 <= or_ln117_1709_fu_736_p2;
        or_ln117_1713_reg_1508 <= or_ln117_1713_fu_823_p2;
        or_ln117_1715_reg_1459 <= or_ln117_1715_fu_593_p2;
        or_ln117_1715_reg_1459_pp0_iter2_reg <= or_ln117_1715_reg_1459;
        or_ln117_1715_reg_1459_pp0_iter3_reg <= or_ln117_1715_reg_1459_pp0_iter2_reg;
        or_ln117_1719_reg_1466 <= or_ln117_1719_fu_598_p2;
        or_ln117_1719_reg_1466_pp0_iter2_reg <= or_ln117_1719_reg_1466;
        or_ln117_1719_reg_1466_pp0_iter3_reg <= or_ln117_1719_reg_1466_pp0_iter2_reg;
        or_ln117_1719_reg_1466_pp0_iter4_reg <= or_ln117_1719_reg_1466_pp0_iter3_reg;
        or_ln117_1721_reg_1540 <= or_ln117_1721_fu_967_p2;
        or_ln117_1725_reg_1546 <= or_ln117_1725_fu_1050_p2;
        select_ln117_1875_reg_1439 <= select_ln117_1875_fu_574_p3;
        select_ln117_1882_reg_1491 <= select_ln117_1882_fu_729_p3;
        select_ln117_1888_reg_1513 <= select_ln117_1888_fu_841_p3;
        select_ln117_1894_reg_1535 <= select_ln117_1894_fu_960_p3;
        select_ln117_1900_reg_1551 <= select_ln117_1900_fu_1064_p3;
        xor_ln104_reg_1386 <= xor_ln104_fu_458_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
    end
end

assign agg_result_fu_1099_p61 = 'bx;

assign agg_result_fu_1099_p62 = ((or_ln117_1726_fu_1087_p2[0:0] == 1'b1) ? select_ln117_1900_reg_1551 : 5'd29);

assign and_ln102_2166_fu_480_p2 = (xor_ln104_reg_1386 & icmp_ln86_1931_reg_1239);

assign and_ln102_2167_fu_494_p2 = (icmp_ln86_1932_reg_1245 & and_ln102_reg_1392);

assign and_ln102_2168_fu_603_p2 = (icmp_ln86_1933_reg_1251_pp0_iter1_reg & and_ln104_reg_1399);

assign and_ln102_2169_fu_508_p2 = (icmp_ln86_1934_reg_1257 & and_ln102_2166_fu_480_p2);

assign and_ln102_2170_fu_849_p2 = (icmp_ln86_1935_reg_1263_pp0_iter3_reg & and_ln104_351_reg_1405_pp0_iter3_reg);

assign and_ln102_2171_fu_524_p2 = (icmp_ln86_1936_reg_1269 & and_ln102_2167_fu_494_p2);

assign and_ln102_2172_fu_529_p2 = (icmp_ln86_1937_reg_1275 & and_ln104_352_fu_503_p2);

assign and_ln102_2173_fu_627_p2 = (icmp_ln86_1938_reg_1281_pp0_iter1_reg & and_ln102_2168_fu_603_p2);

assign and_ln102_2174_fu_746_p2 = (icmp_ln86_1939_reg_1287_pp0_iter2_reg & and_ln104_353_reg_1480);

assign and_ln102_2175_fu_534_p2 = (icmp_ln86_1940_reg_1293 & and_ln102_2169_fu_508_p2);

assign and_ln102_2176_fu_750_p2 = (icmp_ln86_1941_reg_1298_pp0_iter2_reg & and_ln104_354_reg_1421_pp0_iter2_reg);

assign and_ln102_2177_fu_873_p2 = (icmp_ln86_1942_reg_1304_pp0_iter3_reg & and_ln102_2170_fu_849_p2);

assign and_ln102_2178_fu_977_p2 = (icmp_ln86_1943_reg_1310_pp0_iter4_reg & and_ln104_355_reg_1524);

assign and_ln102_2179_fu_539_p2 = (icmp_ln86_1944_reg_1316 & and_ln102_2171_fu_524_p2);

assign and_ln102_2180_fu_632_p2 = (xor_ln104_921_fu_617_p2 & icmp_ln86_1945_reg_1321_pp0_iter1_reg);

assign and_ln102_2181_fu_637_p2 = (and_ln102_2180_fu_632_p2 & and_ln102_2167_reg_1411);

assign and_ln102_2182_fu_642_p2 = (icmp_ln86_1946_reg_1326_pp0_iter1_reg & and_ln102_2172_reg_1427);

assign and_ln102_2183_fu_646_p2 = (xor_ln104_922_fu_622_p2 & icmp_ln86_1947_reg_1331_pp0_iter1_reg);

assign and_ln102_2184_fu_651_p2 = (and_ln104_352_reg_1416 & and_ln102_2183_fu_646_p2);

assign and_ln102_2185_fu_754_p2 = (icmp_ln86_1948_reg_1336_pp0_iter2_reg & and_ln102_2173_reg_1486);

assign and_ln102_2186_fu_758_p2 = (xor_ln104_923_fu_741_p2 & icmp_ln86_1949_reg_1341_pp0_iter2_reg);

assign and_ln102_2187_fu_763_p2 = (and_ln102_2186_fu_758_p2 & and_ln102_2168_reg_1474);

assign and_ln102_2188_fu_768_p2 = (icmp_ln86_1950_reg_1346_pp0_iter2_reg & and_ln102_2174_fu_746_p2);

assign and_ln102_2189_fu_878_p2 = (xor_ln104_924_fu_863_p2 & icmp_ln86_1951_reg_1351_pp0_iter3_reg);

assign and_ln102_2190_fu_883_p2 = (and_ln104_353_reg_1480_pp0_iter3_reg & and_ln102_2189_fu_878_p2);

assign and_ln102_2191_fu_888_p2 = (icmp_ln86_1952_reg_1356_pp0_iter3_reg & and_ln102_2176_reg_1502);

assign and_ln102_2192_fu_892_p2 = (xor_ln104_925_fu_868_p2 & icmp_ln86_1953_reg_1361_pp0_iter3_reg);

assign and_ln102_2193_fu_897_p2 = (and_ln104_354_reg_1421_pp0_iter3_reg & and_ln102_2192_fu_892_p2);

assign and_ln102_2194_fu_981_p2 = (icmp_ln86_1954_reg_1366_pp0_iter4_reg & and_ln102_2177_reg_1530);

assign and_ln102_2195_fu_985_p2 = (xor_ln104_926_fu_972_p2 & icmp_ln86_1955_reg_1371_pp0_iter4_reg);

assign and_ln102_2196_fu_990_p2 = (and_ln102_2195_fu_985_p2 & and_ln102_2170_reg_1518);

assign and_ln102_2197_fu_995_p2 = (icmp_ln86_1956_reg_1376_pp0_iter4_reg & and_ln102_2178_fu_977_p2);

assign and_ln102_2198_fu_1077_p2 = (xor_ln104_927_fu_1072_p2 & icmp_ln86_1957_reg_1381_pp0_iter5_reg);

assign and_ln102_2199_fu_1082_p2 = (and_ln104_355_reg_1524_pp0_iter5_reg & and_ln102_2198_fu_1077_p2);

assign and_ln102_fu_464_p2 = (icmp_ln86_fu_284_p2 & icmp_ln86_1930_fu_290_p2);

assign and_ln104_351_fu_489_p2 = (xor_ln104_reg_1386 & xor_ln104_916_fu_484_p2);

assign and_ln104_352_fu_503_p2 = (xor_ln104_917_fu_498_p2 & and_ln102_reg_1392);

assign and_ln104_353_fu_612_p2 = (xor_ln104_918_fu_607_p2 & and_ln104_reg_1399);

assign and_ln104_354_fu_518_p2 = (xor_ln104_919_fu_513_p2 & and_ln102_2166_fu_480_p2);

assign and_ln104_355_fu_858_p2 = (xor_ln104_920_fu_853_p2 & and_ln104_351_reg_1405_pp0_iter3_reg);

assign and_ln104_fu_475_p2 = (xor_ln104_915_fu_470_p2 & icmp_ln86_reg_1227);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1099_p63;

assign icmp_ln86_1930_fu_290_p2 = (($signed(p_read8_int_reg) < $signed(18'd848)) ? 1'b1 : 1'b0);

assign icmp_ln86_1931_fu_296_p2 = (($signed(p_read3_int_reg) < $signed(18'd1270)) ? 1'b1 : 1'b0);

assign icmp_ln86_1932_fu_302_p2 = (($signed(p_read4_int_reg) < $signed(18'd657)) ? 1'b1 : 1'b0);

assign icmp_ln86_1933_fu_308_p2 = (($signed(p_read2_int_reg) < $signed(18'd71)) ? 1'b1 : 1'b0);

assign icmp_ln86_1934_fu_314_p2 = (($signed(p_read4_int_reg) < $signed(18'd671)) ? 1'b1 : 1'b0);

assign icmp_ln86_1935_fu_320_p2 = (($signed(p_read8_int_reg) < $signed(18'd1872)) ? 1'b1 : 1'b0);

assign icmp_ln86_1936_fu_326_p2 = (($signed(p_read8_int_reg) < $signed(18'd672)) ? 1'b1 : 1'b0);

assign icmp_ln86_1937_fu_332_p2 = (($signed(p_read8_int_reg) < $signed(18'd547)) ? 1'b1 : 1'b0);

assign icmp_ln86_1938_fu_338_p2 = (($signed(p_read3_int_reg) < $signed(18'd553)) ? 1'b1 : 1'b0);

assign icmp_ln86_1939_fu_344_p2 = (($signed(p_read4_int_reg) < $signed(18'd172)) ? 1'b1 : 1'b0);

assign icmp_ln86_1940_fu_350_p2 = (($signed(p_read4_int_reg) < $signed(18'd629)) ? 1'b1 : 1'b0);

assign icmp_ln86_1941_fu_356_p2 = (($signed(p_read2_int_reg) < $signed(18'd261727)) ? 1'b1 : 1'b0);

assign icmp_ln86_1942_fu_362_p2 = (($signed(p_read2_int_reg) < $signed(18'd894)) ? 1'b1 : 1'b0);

assign icmp_ln86_1943_fu_368_p2 = (($signed(p_read8_int_reg) < $signed(18'd2096)) ? 1'b1 : 1'b0);

assign icmp_ln86_1944_fu_374_p2 = (($signed(p_read4_int_reg) < $signed(18'd354)) ? 1'b1 : 1'b0);

assign icmp_ln86_1945_fu_380_p2 = (($signed(p_read4_int_reg) < $signed(18'd542)) ? 1'b1 : 1'b0);

assign icmp_ln86_1946_fu_386_p2 = (($signed(p_read7_int_reg) < $signed(18'd960)) ? 1'b1 : 1'b0);

assign icmp_ln86_1947_fu_392_p2 = (($signed(p_read4_int_reg) < $signed(18'd1105)) ? 1'b1 : 1'b0);

assign icmp_ln86_1948_fu_398_p2 = (($signed(p_read4_int_reg) < $signed(18'd979)) ? 1'b1 : 1'b0);

assign icmp_ln86_1949_fu_404_p2 = (($signed(p_read8_int_reg) < $signed(18'd927)) ? 1'b1 : 1'b0);

assign icmp_ln86_1950_fu_410_p2 = (($signed(p_read1_int_reg) < $signed(18'd260552)) ? 1'b1 : 1'b0);

assign icmp_ln86_1951_fu_416_p2 = (($signed(p_read8_int_reg) < $signed(18'd1641)) ? 1'b1 : 1'b0);

assign icmp_ln86_1952_fu_422_p2 = (($signed(p_read4_int_reg) < $signed(18'd1921)) ? 1'b1 : 1'b0);

assign icmp_ln86_1953_fu_428_p2 = (($signed(p_read8_int_reg) < $signed(18'd1292)) ? 1'b1 : 1'b0);

assign icmp_ln86_1954_fu_434_p2 = (($signed(p_read4_int_reg) < $signed(18'd3771)) ? 1'b1 : 1'b0);

assign icmp_ln86_1955_fu_440_p2 = (($signed(p_read5_int_reg) < $signed(18'd1552)) ? 1'b1 : 1'b0);

assign icmp_ln86_1956_fu_446_p2 = (($signed(p_read4_int_reg) < $signed(18'd3173)) ? 1'b1 : 1'b0);

assign icmp_ln86_1957_fu_452_p2 = (($signed(p_read6_int_reg) < $signed(18'd203)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_284_p2 = (($signed(p_read3_int_reg) < $signed(18'd1176)) ? 1'b1 : 1'b0);

assign or_ln117_1701_fu_568_p2 = (and_ln102_2171_fu_524_p2 | and_ln102_2169_fu_508_p2);

assign or_ln117_1702_fu_659_p2 = (or_ln117_1701_reg_1433 | and_ln102_2181_fu_637_p2);

assign or_ln117_1703_fu_582_p2 = (and_ln102_2169_fu_508_p2 | and_ln102_2167_fu_494_p2);

assign or_ln117_1704_fu_679_p2 = (or_ln117_1703_reg_1444 | and_ln102_2182_fu_642_p2);

assign or_ln117_1705_fu_691_p2 = (or_ln117_1703_reg_1444 | and_ln102_2172_reg_1427);

assign or_ln117_1706_fu_707_p2 = (or_ln117_1705_fu_691_p2 | and_ln102_2184_fu_651_p2);

assign or_ln117_1707_fu_588_p2 = (and_ln102_reg_1392 | and_ln102_2169_fu_508_p2);

assign or_ln117_1708_fu_773_p2 = (or_ln117_1707_reg_1451_pp0_iter2_reg | and_ln102_2185_fu_754_p2);

assign or_ln117_1709_fu_736_p2 = (or_ln117_1707_reg_1451 | and_ln102_2173_fu_627_p2);

assign or_ln117_1710_fu_785_p2 = (or_ln117_1709_reg_1496 | and_ln102_2187_fu_763_p2);

assign or_ln117_1711_fu_797_p2 = (or_ln117_1707_reg_1451_pp0_iter2_reg | and_ln102_2168_reg_1474);

assign or_ln117_1712_fu_809_p2 = (or_ln117_1711_fu_797_p2 | and_ln102_2188_fu_768_p2);

assign or_ln117_1713_fu_823_p2 = (or_ln117_1711_fu_797_p2 | and_ln102_2174_fu_746_p2);

assign or_ln117_1714_fu_902_p2 = (or_ln117_1713_reg_1508 | and_ln102_2190_fu_883_p2);

assign or_ln117_1715_fu_593_p2 = (icmp_ln86_reg_1227 | and_ln102_2169_fu_508_p2);

assign or_ln117_1716_fu_914_p2 = (or_ln117_1715_reg_1459_pp0_iter3_reg | and_ln102_2191_fu_888_p2);

assign or_ln117_1717_fu_926_p2 = (or_ln117_1715_reg_1459_pp0_iter3_reg | and_ln102_2176_reg_1502);

assign or_ln117_1718_fu_938_p2 = (or_ln117_1717_fu_926_p2 | and_ln102_2193_fu_897_p2);

assign or_ln117_1719_fu_598_p2 = (icmp_ln86_reg_1227 | and_ln102_2166_fu_480_p2);

assign or_ln117_1720_fu_1000_p2 = (or_ln117_1719_reg_1466_pp0_iter4_reg | and_ln102_2194_fu_981_p2);

assign or_ln117_1721_fu_967_p2 = (or_ln117_1719_reg_1466_pp0_iter3_reg | and_ln102_2177_fu_873_p2);

assign or_ln117_1722_fu_1012_p2 = (or_ln117_1721_reg_1540 | and_ln102_2196_fu_990_p2);

assign or_ln117_1723_fu_1024_p2 = (or_ln117_1719_reg_1466_pp0_iter4_reg | and_ln102_2170_reg_1518);

assign or_ln117_1724_fu_1036_p2 = (or_ln117_1723_fu_1024_p2 | and_ln102_2197_fu_995_p2);

assign or_ln117_1725_fu_1050_p2 = (or_ln117_1723_fu_1024_p2 | and_ln102_2178_fu_977_p2);

assign or_ln117_1726_fu_1087_p2 = (or_ln117_1725_reg_1546 | and_ln102_2199_fu_1082_p2);

assign or_ln117_fu_554_p2 = (and_ln102_2179_fu_539_p2 | and_ln102_2169_fu_508_p2);

assign select_ln117_1875_fu_574_p3 = ((or_ln117_fu_554_p2[0:0] == 1'b1) ? select_ln117_fu_560_p3 : 2'd3);

assign select_ln117_1876_fu_664_p3 = ((or_ln117_1701_reg_1433[0:0] == 1'b1) ? zext_ln117_199_fu_656_p1 : 3'd4);

assign select_ln117_1877_fu_671_p3 = ((or_ln117_1702_fu_659_p2[0:0] == 1'b1) ? select_ln117_1876_fu_664_p3 : 3'd5);

assign select_ln117_1878_fu_684_p3 = ((or_ln117_1703_reg_1444[0:0] == 1'b1) ? select_ln117_1877_fu_671_p3 : 3'd6);

assign select_ln117_1879_fu_695_p3 = ((or_ln117_1704_fu_679_p2[0:0] == 1'b1) ? select_ln117_1878_fu_684_p3 : 3'd7);

assign select_ln117_1880_fu_713_p3 = ((or_ln117_1705_fu_691_p2[0:0] == 1'b1) ? zext_ln117_200_fu_703_p1 : 4'd8);

assign select_ln117_1881_fu_721_p3 = ((or_ln117_1706_fu_707_p2[0:0] == 1'b1) ? select_ln117_1880_fu_713_p3 : 4'd9);

assign select_ln117_1882_fu_729_p3 = ((or_ln117_1707_reg_1451[0:0] == 1'b1) ? select_ln117_1881_fu_721_p3 : 4'd10);

assign select_ln117_1883_fu_778_p3 = ((or_ln117_1708_fu_773_p2[0:0] == 1'b1) ? select_ln117_1882_reg_1491 : 4'd11);

assign select_ln117_1884_fu_790_p3 = ((or_ln117_1709_reg_1496[0:0] == 1'b1) ? select_ln117_1883_fu_778_p3 : 4'd12);

assign select_ln117_1885_fu_801_p3 = ((or_ln117_1710_fu_785_p2[0:0] == 1'b1) ? select_ln117_1884_fu_790_p3 : 4'd13);

assign select_ln117_1886_fu_815_p3 = ((or_ln117_1711_fu_797_p2[0:0] == 1'b1) ? select_ln117_1885_fu_801_p3 : 4'd14);

assign select_ln117_1887_fu_829_p3 = ((or_ln117_1712_fu_809_p2[0:0] == 1'b1) ? select_ln117_1886_fu_815_p3 : 4'd15);

assign select_ln117_1888_fu_841_p3 = ((or_ln117_1713_fu_823_p2[0:0] == 1'b1) ? zext_ln117_201_fu_837_p1 : 5'd16);

assign select_ln117_1889_fu_907_p3 = ((or_ln117_1714_fu_902_p2[0:0] == 1'b1) ? select_ln117_1888_reg_1513 : 5'd17);

assign select_ln117_1890_fu_919_p3 = ((or_ln117_1715_reg_1459_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1889_fu_907_p3 : 5'd18);

assign select_ln117_1891_fu_930_p3 = ((or_ln117_1716_fu_914_p2[0:0] == 1'b1) ? select_ln117_1890_fu_919_p3 : 5'd19);

assign select_ln117_1892_fu_944_p3 = ((or_ln117_1717_fu_926_p2[0:0] == 1'b1) ? select_ln117_1891_fu_930_p3 : 5'd20);

assign select_ln117_1893_fu_952_p3 = ((or_ln117_1718_fu_938_p2[0:0] == 1'b1) ? select_ln117_1892_fu_944_p3 : 5'd21);

assign select_ln117_1894_fu_960_p3 = ((or_ln117_1719_reg_1466_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1893_fu_952_p3 : 5'd22);

assign select_ln117_1895_fu_1005_p3 = ((or_ln117_1720_fu_1000_p2[0:0] == 1'b1) ? select_ln117_1894_reg_1535 : 5'd23);

assign select_ln117_1896_fu_1017_p3 = ((or_ln117_1721_reg_1540[0:0] == 1'b1) ? select_ln117_1895_fu_1005_p3 : 5'd24);

assign select_ln117_1897_fu_1028_p3 = ((or_ln117_1722_fu_1012_p2[0:0] == 1'b1) ? select_ln117_1896_fu_1017_p3 : 5'd25);

assign select_ln117_1898_fu_1042_p3 = ((or_ln117_1723_fu_1024_p2[0:0] == 1'b1) ? select_ln117_1897_fu_1028_p3 : 5'd26);

assign select_ln117_1899_fu_1056_p3 = ((or_ln117_1724_fu_1036_p2[0:0] == 1'b1) ? select_ln117_1898_fu_1042_p3 : 5'd27);

assign select_ln117_1900_fu_1064_p3 = ((or_ln117_1725_fu_1050_p2[0:0] == 1'b1) ? select_ln117_1899_fu_1056_p3 : 5'd28);

assign select_ln117_fu_560_p3 = ((and_ln102_2169_fu_508_p2[0:0] == 1'b1) ? zext_ln117_fu_550_p1 : 2'd2);

assign xor_ln104_915_fu_470_p2 = (icmp_ln86_1930_reg_1234 ^ 1'd1);

assign xor_ln104_916_fu_484_p2 = (icmp_ln86_1931_reg_1239 ^ 1'd1);

assign xor_ln104_917_fu_498_p2 = (icmp_ln86_1932_reg_1245 ^ 1'd1);

assign xor_ln104_918_fu_607_p2 = (icmp_ln86_1933_reg_1251_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_919_fu_513_p2 = (icmp_ln86_1934_reg_1257 ^ 1'd1);

assign xor_ln104_920_fu_853_p2 = (icmp_ln86_1935_reg_1263_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_921_fu_617_p2 = (icmp_ln86_1936_reg_1269_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_922_fu_622_p2 = (icmp_ln86_1937_reg_1275_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_923_fu_741_p2 = (icmp_ln86_1938_reg_1281_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_924_fu_863_p2 = (icmp_ln86_1939_reg_1287_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_925_fu_868_p2 = (icmp_ln86_1941_reg_1298_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_926_fu_972_p2 = (icmp_ln86_1942_reg_1304_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_927_fu_1072_p2 = (icmp_ln86_1943_reg_1310_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_458_p2 = (icmp_ln86_fu_284_p2 ^ 1'd1);

assign xor_ln117_fu_544_p2 = (1'd1 ^ and_ln102_2175_fu_534_p2);

assign zext_ln117_199_fu_656_p1 = select_ln117_1875_reg_1439;

assign zext_ln117_200_fu_703_p1 = select_ln117_1879_fu_695_p3;

assign zext_ln117_201_fu_837_p1 = select_ln117_1887_fu_829_p3;

assign zext_ln117_fu_550_p1 = xor_ln117_fu_544_p2;

endmodule //conifer_jettag_accelerator_decision_function_108
