Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,126
design__inferred_latch__count,0
design__instance__count,8138
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0011260302271693945
power__switching__total,0.0005274545401334763
power__leakage__total,0.0000028718161502183648
power__total,0.0016563566168770194
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.46829030867420607
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.9690587495624333
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12241111248902128
timing__setup__ws__corner:nom_fast_1p32V_m40C,2.4016607160561234
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.122411
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,4.176288
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,1.429472358721063
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.9315181112352464
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6234932191461519
timing__setup__ws__corner:nom_slow_1p08V_125C,1.9112623136226923
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.623493
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,3.375214
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.8196670241214833
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,1.3208594591948062
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30669490037913005
timing__setup__ws__corner:nom_typ_1p20V_25C,2.2205917733137683
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.306695
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,3.886554
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,1.429472358721063
clock__skew__worst_setup,0.9690587495624333
timing__hold__ws,0.12241111248902128
timing__setup__ws,1.9112623136226923
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.122411
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.375214
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,49
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,3342
design__instance__area__stdcell,53419.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.572245
design__instance__utilization__stdcell,0.572245
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,2
design__instance__area__class:buffer,30.8448
design__instance__count__class:inverter,75
design__instance__area__class:inverter,451.786
design__instance__count__class:sequential_cell,415
design__instance__area__class:sequential_cell,20437.4
design__instance__count__class:multi_input_combinational_cell,2505
design__instance__area__class:multi_input_combinational_cell,25684.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,319
design__instance__area__class:timing_repair_buffer,6424.79
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,77402.7
design__violations,0
design__instance__count__class:clock_buffer,20
design__instance__area__class:clock_buffer,357.437
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,41
global_route__vias,21194
global_route__wirelength,131166
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3353
route__net__special,2
route__drc_errors__iter:0,655
route__wirelength__iter:0,88426
route__drc_errors__iter:1,155
route__wirelength__iter:1,87992
route__drc_errors__iter:2,92
route__wirelength__iter:2,87865
route__drc_errors__iter:3,0
route__wirelength__iter:3,87844
route__drc_errors,0
route__wirelength,87844
route__vias,19155
route__vias__singlecut,19155
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,484.01
design__instance__count__class:fill_cell,4796
design__instance__area__class:fill_cell,39931.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19934
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19986
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000657549
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000734916
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000141157
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000734916
design_powergrid__voltage__worst,0.000734916
design_powergrid__voltage__worst__net:VPWR,1.19934
design_powergrid__drop__worst,0.000734916
design_powergrid__drop__worst__net:VPWR,0.000657549
design_powergrid__voltage__worst__net:VGND,0.000734916
design_powergrid__drop__worst__net:VGND,0.000734916
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000143000000000000006446232436729815162834711372852325439453125
ir__drop__worst,0.00065799999999999994777788447919419922982342541217803955078125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
