--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Verilog\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml CECS460_top.twx CECS460_top.ncd -o CECS460_top.twr
CECS460_top.pcf -ucf Nexys4DDR_XC7A100T_ISE-Template.ucf

Design file:              CECS460_top.ncd
Physical constraint file: CECS460_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
button      |   -0.029(R)|      FAST  |    1.824(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |   -0.536(R)|      FAST  |    2.263(R)|      SLOW  |clk_BUFGP         |   0.000|
switch      |    2.771(R)|      SLOW  |   -0.653(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anode<0>    |        10.888(R)|      SLOW  |         3.890(R)|      FAST  |clk_BUFGP         |   0.000|
anode<1>    |        11.074(R)|      SLOW  |         3.980(R)|      FAST  |clk_BUFGP         |   0.000|
anode<2>    |        11.057(R)|      SLOW  |         4.354(R)|      FAST  |clk_BUFGP         |   0.000|
anode<3>    |        10.928(R)|      SLOW  |         4.248(R)|      FAST  |clk_BUFGP         |   0.000|
anode<4>    |        10.247(R)|      SLOW  |         3.841(R)|      FAST  |clk_BUFGP         |   0.000|
anode<5>    |        10.530(R)|      SLOW  |         3.997(R)|      FAST  |clk_BUFGP         |   0.000|
anode<6>    |        12.377(R)|      SLOW  |         4.754(R)|      FAST  |clk_BUFGP         |   0.000|
anode<7>    |        12.326(R)|      SLOW  |         4.720(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<0>  |        13.313(R)|      SLOW  |         4.034(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<1>  |        13.197(R)|      SLOW  |         4.112(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<2>  |        13.361(R)|      SLOW  |         4.060(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<3>  |        13.748(R)|      SLOW  |         4.251(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<4>  |        13.312(R)|      SLOW  |         4.102(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<5>  |        13.736(R)|      SLOW  |         4.358(R)|      FAST  |clk_BUFGP         |   0.000|
cathode<6>  |        13.908(R)|      SLOW  |         4.365(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.932|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 22 02:51:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 422 MB



