<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="batch_align2D" language="c" vlnv="xilinx.com:hls:batch_align2D:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_PYR" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_PATCHES" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_POS_R" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DEBUG" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTRL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_PARAM" mode="slave" range="0x1000" dataWidth="1" portType="addressable" base="0x00000000"/>
      <arg name="pyr_data_ptr" addressQualifier="1" id="0" port="M_AXI_PYR" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="uint8*"/>
      <arg name="img_w" addressQualifier="0" id="1" port="S_AXI_PARAM" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="uint16"/>
      <arg name="img_h" addressQualifier="0" id="2" port="S_AXI_PARAM" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="uint16"/>
      <arg name="ref_patch_with_border_ptr" addressQualifier="1" id="3" port="M_AXI_PATCHES" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="uint8[]"/>
      <arg name="cur_px_estimate_ptr" addressQualifier="1" id="4" port="M_AXI_POS_R" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="float[]"/>
      <arg name="levels" addressQualifier="0" id="5" port="S_AXI_PARAM" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="uint128"/>
      <arg name="converged" addressQualifier="0" id="6" port="S_AXI_PARAM" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="uint64*"/>
      <arg name="n_iter" addressQualifier="0" id="7" port="S_AXI_PARAM" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="transfer_pyr" addressQualifier="0" id="8" port="S_AXI_PARAM" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="uint1"/>
      <arg name="inv_out" addressQualifier="1" id="9" port="M_AXI_DEBUG" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="float[]"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
