open_project kernel_doitgen_1645756728_47595
set_top kernel_doitgen
add_files ../ML_in.cpp
open_solution "solution1"
set_part { xc7k70tfbv676-1 }
create_clock -period 10 -name default
source ML_directive_1645756728_47595

csynth_design

exit