EESchema Schematic File Version 4
LIBS:dlp_01-cache
EELAYER 29 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 10
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7700 2450 1800 4850
U 5CFD0906
F0 "dlp_controller" 50
F1 "dlp_controller.sch" 50
F2 "mDMD_HS_WDATAH_P" O R 9500 2800 50 
F3 "mDMD_HS_WDATAH_N" O R 9500 2850 50 
F4 "mDMD_HS_WDATAG_P" O R 9500 2950 50 
F5 "mDMD_HS_WDATAG_N" O R 9500 3000 50 
F6 "mDMD_HS_WDATAF_P" O R 9500 3100 50 
F7 "mDMD_HS_WDATAF_N" O R 9500 3150 50 
F8 "mDMD_HS_WDATAE_P" O R 9500 3250 50 
F9 "mDMD_HS_WDATAE_N" O R 9500 3300 50 
F10 "mDMD_HS_CLK_P" O R 9500 2650 50 
F11 "mDMD_HS_CLK_N" O R 9500 2700 50 
F12 "mDMD_HS_WDATAD_P" O R 9500 3400 50 
F13 "mDMD_HS_WDATAD_N" O R 9500 3450 50 
F14 "mDMD_HS_WDATAC_P" O R 9500 3550 50 
F15 "mDMD_HS_WDATAC_N" O R 9500 3600 50 
F16 "mDMD_HS_WDATAB_P" O R 9500 3700 50 
F17 "mDMD_HS_WDATAB_N" O R 9500 3750 50 
F18 "mDMD_HS_WDATAA_P" O R 9500 3850 50 
F19 "mDMD_HS_WDATAA_N" O R 9500 3900 50 
F20 "sDMD_HS_WDATAH_P" O R 9500 4250 50 
F21 "sDMD_HS_WDATAH_N" O R 9500 4300 50 
F22 "sDMD_HS_WDATAG_P" O R 9500 4400 50 
F23 "sDMD_HS_WDATAG_N" O R 9500 4450 50 
F24 "sDMD_HS_WDATAF_P" O R 9500 4550 50 
F25 "sDMD_HS_WDATAF_N" O R 9500 4600 50 
F26 "sDMD_HS_WDATAE_P" O R 9500 4700 50 
F27 "sDMD_HS_WDATAE_N" O R 9500 4750 50 
F28 "sDMD_HS_CLK_P" O R 9500 4100 50 
F29 "sDMD_HS_CLK_N" O R 9500 4150 50 
F30 "sDMD_HS_WDATAD_P" O R 9500 4850 50 
F31 "sDMD_HS_WDATAD_N" O R 9500 4900 50 
F32 "sDMD_HS_WDATAC_P" O R 9500 5000 50 
F33 "sDMD_HS_WDATAC_N" O R 9500 5050 50 
F34 "sDMD_HS_WDATAB_P" O R 9500 5150 50 
F35 "sDMD_HS_WDATAB_N" O R 9500 5200 50 
F36 "sDMD_HS_WDATAA_P" O R 9500 5300 50 
F37 "sDMD_HS_WDATAA_N" O R 9500 5350 50 
F38 "DMD_LS_CLK" O R 9500 5550 50 
F39 "DMD_LS_WDATA" O R 9500 5600 50 
F40 "DMD_DEN_ARSTZ" O R 9500 5900 50 
F41 "DMD_LS_RDATA" O R 9500 5650 50 
F42 "sDMD_LS_RDATA" O R 9500 5700 50 
F43 "SPI1_CSZ0" O L 7700 6550 50 
F44 "SPI1_DOUT" O L 7700 6500 50 
F45 "SPI1_CLK" O L 7700 6400 50 
F46 "SPI1_DIN" I L 7700 6450 50 
F47 "FPGA_RDY" I L 7700 5200 50 
F48 "ACT_SYNC" O L 7700 5150 50 
F49 "SUB_FRAME" I L 7700 5100 50 
F50 "RC_CHARGE" O L 7700 6850 50 
F51 "PROJ_ON" I L 7700 6750 50 
F52 "PCLK_B" I L 7700 4550 50 
F53 "PDM_CVS_TE_B" O L 7700 4850 50 
F54 "VSYNC_B" I L 7700 4650 50 
F55 "HSYNC_B" I L 7700 4700 50 
F56 "DATEN_B" I L 7700 4750 50 
F57 "PDAT_B_[23..0]" I L 7700 4600 50 
F58 "3DR_B" I L 7700 4800 50 
F59 "PCLK_A" I L 7700 4100 50 
F60 "PDM_CVS_TE_A" O L 7700 4400 50 
F61 "VSYNC_A" I L 7700 4200 50 
F62 "HSYNC_A" I L 7700 4250 50 
F63 "DATEN_A" I L 7700 4300 50 
F64 "PDAT_A_[23..0]" I L 7700 4150 50 
F65 "3DR_A" I L 7700 4350 50 
F66 "mHOST_IRQ" O L 7700 5650 50 
F67 "CMP_OUT" I L 7700 6900 50 
F68 "LED_SEL_0" O L 7700 7100 50 
F69 "LED_SEL_1" O L 7700 7150 50 
F70 "sHOST_IRQ" O L 7700 5700 50 
F71 "PARKZ" I L 7700 5250 50 
F72 "RESETZ" I L 7700 6800 50 
F73 "HOST_SCL" I L 7700 3000 50 
F74 "HOST_SDA" I L 7700 3050 50 
F75 "CONTR0_SCL" I L 7700 3350 50 
F76 "CONTR0_SDA" I L 7700 3400 50 
F77 "CONTR1_SCL" I L 7700 3550 50 
F78 "CONTR1_SDA" I L 7700 3600 50 
$EndSheet
$Sheet
S 5450 6200 1600 1700
U 5D712001
F0 "dlp_pmic" 50
F1 "dlp_pmic.sch" 50
F2 "ILLUM_5P5V" O L 5450 6450 50 
F3 "PWR_5P5V" O L 5450 6400 50 
F4 "LED_ANODE" O L 5450 7350 50 
F5 "LED1_CATHODE" O L 5450 7600 50 
F6 "LED2_CATHODE" O L 5450 7650 50 
F7 "LED3_CATHODE" O L 5450 7700 50 
F8 "VRST" I R 7050 7650 50 
F9 "VBIAS" I R 7050 7700 50 
F10 "VOFS" I R 7050 7750 50 
F11 "SPI1_CLK" I R 7050 6400 50 
F12 "SPI1_DIN" O R 7050 6450 50 
F13 "SPI1_CSZO" I R 7050 6550 50 
F14 "SPI1_DOUT" I R 7050 6500 50 
F15 "PROJ_ON" I R 7050 6750 50 
F16 "RESETZ" O R 7050 6800 50 
F17 "INTZ" O L 5450 6700 50 
F18 "LED_SEL_0" I R 7050 7100 50 
F19 "LED_SEL_1" I R 7050 7150 50 
F20 "RC_CHARGE" I R 7050 6850 50 
F21 "CMP_OUT" O R 7050 6900 50 
F22 "SENS_LABB" I L 5450 6800 50 
F23 "LABB_SAMPLE" I L 5450 7150 50 
F24 "SENS_FOCUS" I L 5450 6850 50 
F25 "SENS_THERM" I L 5450 6900 50 
F26 "SENS_WPC" I L 5450 6950 50 
$EndSheet
$Sheet
S 10150 2450 1050 5450
U 5EBD88DC
F0 "dmd" 50
F1 "dmd.sch" 50
F2 "VBIAS" I L 10150 7700 50 
F3 "VOFFSET" I L 10150 7750 50 
F4 "VRESET" I L 10150 7650 50 
F5 "mDMD_HS_WDATAH_P" O L 10150 2800 50 
F6 "mDMD_HS_WDATAH_N" O L 10150 2850 50 
F7 "mDMD_HS_WDATAG_P" O L 10150 2950 50 
F8 "mDMD_HS_WDATAG_N" O L 10150 3000 50 
F9 "mDMD_HS_WDATAF_P" O L 10150 3100 50 
F10 "mDMD_HS_WDATAF_N" O L 10150 3150 50 
F11 "mDMD_HS_WDATAE_P" O L 10150 3250 50 
F12 "mDMD_HS_WDATAE_N" O L 10150 3300 50 
F13 "mDMD_HS_CLK_P" O L 10150 2650 50 
F14 "mDMD_HS_CLK_N" O L 10150 2700 50 
F15 "mDMD_HS_WDATAD_P" O L 10150 3400 50 
F16 "mDMD_HS_WDATAD_N" O L 10150 3450 50 
F17 "mDMD_HS_WDATAC_P" O L 10150 3550 50 
F18 "mDMD_HS_WDATAC_N" O L 10150 3600 50 
F19 "mDMD_HS_WDATAB_P" O L 10150 3700 50 
F20 "mDMD_HS_WDATAB_N" O L 10150 3750 50 
F21 "mDMD_HS_WDATAA_P" O L 10150 3850 50 
F22 "mDMD_HS_WDATAA_N" O L 10150 3900 50 
F23 "sDMD_HS_WDATAH_P" O L 10150 4250 50 
F24 "sDMD_HS_WDATAH_N" O L 10150 4300 50 
F25 "sDMD_HS_WDATAG_P" O L 10150 4400 50 
F26 "sDMD_HS_WDATAG_N" O L 10150 4450 50 
F27 "sDMD_HS_WDATAF_P" O L 10150 4550 50 
F28 "sDMD_HS_WDATAF_N" O L 10150 4600 50 
F29 "sDMD_HS_WDATAE_P" O L 10150 4700 50 
F30 "sDMD_HS_WDATAE_N" O L 10150 4750 50 
F31 "sDMD_HS_CLK_P" O L 10150 4100 50 
F32 "sDMD_HS_CLK_N" O L 10150 4150 50 
F33 "sDMD_HS_WDATAD_P" O L 10150 4850 50 
F34 "sDMD_HS_WDATAD_N" O L 10150 4900 50 
F35 "sDMD_HS_WDATAC_P" O L 10150 5000 50 
F36 "sDMD_HS_WDATAC_N" O L 10150 5050 50 
F37 "sDMD_HS_WDATAB_P" O L 10150 5150 50 
F38 "sDMD_HS_WDATAB_N" O L 10150 5200 50 
F39 "sDMD_HS_WDATAA_P" O L 10150 5300 50 
F40 "sDMD_HS_WDATAA_N" O L 10150 5350 50 
F41 "DMD_LS_CLK" O L 10150 5550 50 
F42 "DMD_LS_WDATA" O L 10150 5600 50 
F43 "DMD_DEN_ARSTZ" O L 10150 5900 50 
F44 "DMD_LS_RDATA" O L 10150 5650 50 
F45 "sDMD_LS_RDATA" O L 10150 5700 50 
$EndSheet
$Comp
L power:GND #PWR?
U 1 1 5D377806
P 9400 10450
F 0 "#PWR?" H 9400 10200 50  0001 C CNN
F 1 "GND" H 9405 10277 50  0000 C CNN
F 2 "" H 9400 10450 50  0001 C CNN
F 3 "" H 9400 10450 50  0001 C CNN
	1    9400 10450
	1    0    0    -1  
$EndComp
$Comp
L Connector:Barrel_Jack_MountingPin J?
U 1 1 5D37681D
P 8850 10000
F 0 "J?" H 8907 10317 50  0000 C CNN
F 1 "Barrel_Jack_MountingPin" H 8907 10226 50  0000 C CNN
F 2 "Connectors:BARREL_JACK" H 8900 9960 50  0001 C CNN
F 3 "~" H 8900 9960 50  0001 C CNN
	1    8850 10000
	1    0    0    -1  
$EndComp
NoConn ~ 8850 10300
Wire Wire Line
	9400 10450 9400 10100
Wire Wire Line
	9400 10100 9150 10100
$Comp
L Device:C C?
U 1 1 5D37C4A4
P 9750 10150
F 0 "C?" H 9865 10222 50  0000 L CNN
F 1 "22u" H 9865 10131 50  0000 L CNN
F 2 "Capacitors_SMD:C_1206" H 9865 10059 25  0000 L CNN
F 3 "~" H 9750 10150 50  0001 C CNN
	1    9750 10150
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5D37E10E
P 9750 10450
F 0 "#PWR?" H 9750 10200 50  0001 C CNN
F 1 "GND" H 9755 10277 50  0000 C CNN
F 2 "" H 9750 10450 50  0001 C CNN
F 3 "" H 9750 10450 50  0001 C CNN
	1    9750 10450
	1    0    0    -1  
$EndComp
Wire Wire Line
	9750 10450 9750 10300
$Comp
L Device:R R?
U 1 1 5D37FD4D
P 10200 9900
F 0 "R?" V 9941 9900 50  0000 C CNN
F 1 "0R" V 10032 9900 50  0000 C CNN
F 2 "Resistors_SMD:R_1206" V 10104 9900 25  0000 C CNN
F 3 "~" H 10200 9900 50  0001 C CNN
	1    10200 9900
	0    1    1    0   
$EndComp
$Comp
L Device:C C?
U 1 1 5D3813F3
P 10600 10150
F 0 "C?" H 10715 10222 50  0000 L CNN
F 1 "22u" H 10715 10131 50  0000 L CNN
F 2 "Capacitors_SMD:C_1206" H 10715 10059 25  0000 L CNN
F 3 "~" H 10600 10150 50  0001 C CNN
	1    10600 10150
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5D3813FD
P 10600 10450
F 0 "#PWR?" H 10600 10200 50  0001 C CNN
F 1 "GND" H 10605 10277 50  0000 C CNN
F 2 "" H 10600 10450 50  0001 C CNN
F 3 "" H 10600 10450 50  0001 C CNN
	1    10600 10450
	1    0    0    -1  
$EndComp
Wire Wire Line
	10600 10450 10600 10300
Wire Wire Line
	10600 10000 10600 9900
Wire Wire Line
	10600 9900 10350 9900
Wire Wire Line
	10050 9900 9750 9900
Wire Wire Line
	9750 10000 9750 9900
Connection ~ 9750 9900
Wire Wire Line
	9750 9900 9150 9900
Wire Wire Line
	9500 2650 10150 2650
Wire Wire Line
	9500 2700 10150 2700
Wire Wire Line
	9500 2800 10150 2800
Wire Wire Line
	9500 2850 10150 2850
Wire Wire Line
	9500 2950 10150 2950
Wire Wire Line
	9500 3000 10150 3000
Wire Wire Line
	9500 3100 10150 3100
Wire Wire Line
	9500 3150 10150 3150
Wire Wire Line
	9500 3250 10150 3250
Wire Wire Line
	9500 3300 10150 3300
Wire Wire Line
	9500 3400 10150 3400
Wire Wire Line
	9500 3450 10150 3450
Wire Wire Line
	9500 3550 10150 3550
Wire Wire Line
	9500 3600 10150 3600
Wire Wire Line
	9500 3700 10150 3700
Wire Wire Line
	9500 3750 10150 3750
Wire Wire Line
	9500 3850 10150 3850
Wire Wire Line
	9500 3900 10150 3900
Wire Wire Line
	9500 4100 10150 4100
Wire Wire Line
	9500 4150 10150 4150
Wire Wire Line
	9500 4250 10150 4250
Wire Wire Line
	9500 4300 10150 4300
Wire Wire Line
	9500 4400 10150 4400
Wire Wire Line
	9500 4450 10150 4450
Wire Wire Line
	9500 4550 10150 4550
Wire Wire Line
	9500 4600 10150 4600
Wire Wire Line
	9500 4700 10150 4700
Wire Wire Line
	9500 4750 10150 4750
Wire Wire Line
	9500 4850 10150 4850
Wire Wire Line
	9500 4900 10150 4900
Wire Wire Line
	9500 5000 10150 5000
Wire Wire Line
	9500 5050 10150 5050
Wire Wire Line
	9500 5150 10150 5150
Wire Wire Line
	9500 5200 10150 5200
Wire Wire Line
	9500 5300 10150 5300
Wire Wire Line
	9500 5350 10150 5350
Wire Wire Line
	9500 5550 10150 5550
Wire Wire Line
	9500 5600 10150 5600
Wire Wire Line
	9500 5650 10150 5650
Wire Wire Line
	9500 5700 10150 5700
Wire Wire Line
	9500 5900 10150 5900
Wire Wire Line
	7050 7100 7700 7100
Wire Wire Line
	7050 7150 7700 7150
$Sheet
S 5450 2450 1600 3450
U 5EBD51A2
F0 "application_connectors" 50
F1 "application_connectors.sch" 50
F2 "PCLK_B" O R 7050 4550 50 
F3 "VSYNC_B" O R 7050 4650 50 
F4 "HSYNC_B" O R 7050 4700 50 
F5 "DATEN_B" O R 7050 4750 50 
F6 "PDAT_B_[23..0]" O R 7050 4600 50 
F7 "3DR_B" O R 7050 4800 50 
F8 "PCLK_A" O R 7050 4100 50 
F9 "VSYNC_A" O R 7050 4200 50 
F10 "HSYNC_A" O R 7050 4250 50 
F11 "DATEN_A" O R 7050 4300 50 
F12 "PDAT_A_[23..0]" O R 7050 4150 50 
F13 "3DR_A" O R 7050 4350 50 
F14 "PDM_CVS_TE_B" I R 7050 4850 50 
F15 "PDM_CVS_TE_A" I R 7050 4400 50 
F16 "HOST_SCL" O R 7050 3000 50 
F17 "HOST_SDA" B R 7050 3050 50 
F18 "CONTR0_SCL" O R 7050 3350 50 
$EndSheet
Wire Wire Line
	7050 6400 7700 6400
Wire Wire Line
	7050 6450 7700 6450
Wire Wire Line
	7050 6500 7700 6500
Wire Wire Line
	7050 6550 7700 6550
Wire Wire Line
	7050 6750 7700 6750
Wire Wire Line
	7050 6800 7700 6800
Wire Wire Line
	7050 6850 7700 6850
Wire Wire Line
	7050 6900 7700 6900
Wire Wire Line
	7050 7650 10150 7650
Wire Wire Line
	7050 7700 10150 7700
Wire Wire Line
	7050 7750 10150 7750
Wire Wire Line
	7050 4100 7700 4100
Wire Wire Line
	7050 4200 7700 4200
Wire Bus Line
	7050 4150 7700 4150
Wire Wire Line
	7050 4250 7700 4250
Wire Wire Line
	7050 4300 7700 4300
Wire Wire Line
	7050 4350 7700 4350
Wire Wire Line
	7050 4400 7700 4400
Wire Wire Line
	7050 4550 7700 4550
Wire Bus Line
	7050 4600 7700 4600
Wire Wire Line
	7050 4650 7700 4650
Wire Wire Line
	7050 4700 7700 4700
Wire Wire Line
	7050 4750 7700 4750
Wire Wire Line
	7050 4800 7700 4800
Wire Wire Line
	7050 4850 7700 4850
$EndSCHEMATC
