{"vcs1":{"timestamp_begin":1684275312.799646379, "rt":1.45, "ut":0.51, "st":0.24}}
{"vcselab":{"timestamp_begin":1684275314.340407971, "rt":1.32, "ut":0.49, "st":0.19}}
{"link":{"timestamp_begin":1684275315.737927555, "rt":0.52, "ut":0.26, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684275312.132925721}
{"VCS_COMP_START_TIME": 1684275312.132925721}
{"VCS_COMP_END_TIME": 1684275317.760931099}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331384}}
{"stitch_vcselab": {"peak_mem": 221008}}
