xmelab(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
  pad_frame pad_frame_i
                      |
xmelab: *W,CUVWSP (../rtl/pulp/pulp.sv,527|22): 9 output ports were not connected:
xmelab: (../rtl/pulp/pad_frame.sv,163): in_hyper_cs0n_o
xmelab: (../rtl/pulp/pad_frame.sv,164): in_hyper_cs1n_o
xmelab: (../rtl/pulp/pad_frame.sv,165): in_hyper_ck_o
xmelab: (../rtl/pulp/pad_frame.sv,166): in_hyper_ckn_o
xmelab: (../rtl/pulp/pad_frame.sv,167): in_hyper_rwds0_o
xmelab: (../rtl/pulp/pad_frame.sv,168): in_hyper_rwds1_o
xmelab: (../rtl/pulp/pad_frame.sv,169): in_hyper_dq0_o
xmelab: (../rtl/pulp/pad_frame.sv,170): in_hyper_dq1_o
xmelab: (../rtl/pulp/pad_frame.sv,171): in_hyper_resetn_o

  pad_frame pad_frame_i
                      |
xmelab: *W,CUVWSI (../rtl/pulp/pulp.sv,527|22): 18 input ports were not connected:
xmelab: (../rtl/pulp/pad_frame.sv,67): oe_hyper_cs0n_i
xmelab: (../rtl/pulp/pad_frame.sv,68): oe_hyper_cs1n_i
xmelab: (../rtl/pulp/pad_frame.sv,69): oe_hyper_ck_i
xmelab: (../rtl/pulp/pad_frame.sv,70): oe_hyper_ckn_i
xmelab: (../rtl/pulp/pad_frame.sv,71): oe_hyper_rwds0_i
xmelab: (../rtl/pulp/pad_frame.sv,72): oe_hyper_rwds1_i
xmelab: (../rtl/pulp/pad_frame.sv,73): oe_hyper_dq0_i
xmelab: (../rtl/pulp/pad_frame.sv,74): oe_hyper_dq1_i
xmelab: (../rtl/pulp/pad_frame.sv,75): oe_hyper_resetn_i
xmelab: (../rtl/pulp/pad_frame.sv,115): out_hyper_cs0n_i
xmelab: (../rtl/pulp/pad_frame.sv,116): out_hyper_cs1n_i
xmelab: (../rtl/pulp/pad_frame.sv,117): out_hyper_ck_i
xmelab: (../rtl/pulp/pad_frame.sv,118): out_hyper_ckn_i
xmelab: (../rtl/pulp/pad_frame.sv,119): out_hyper_rwds0_i
xmelab: (../rtl/pulp/pad_frame.sv,120): out_hyper_rwds1_i
xmelab: (../rtl/pulp/pad_frame.sv,121): out_hyper_dq0_i
xmelab: (../rtl/pulp/pad_frame.sv,122): out_hyper_dq1_i
xmelab: (../rtl/pulp/pad_frame.sv,123): out_hyper_resetn_i

  pad_frame pad_frame_i
                      |
xmelab: *W,CUVWSB (../rtl/pulp/pulp.sv,527|22): 9 inout ports were not connected:
xmelab: (../rtl/pulp/pad_frame.sv,214): pad_hyper_dq0
xmelab: (../rtl/pulp/pad_frame.sv,215): pad_hyper_dq1
xmelab: (../rtl/pulp/pad_frame.sv,216): pad_hyper_ck
xmelab: (../rtl/pulp/pad_frame.sv,217): pad_hyper_ckn
xmelab: (../rtl/pulp/pad_frame.sv,218): pad_hyper_csn0
xmelab: (../rtl/pulp/pad_frame.sv,219): pad_hyper_csn1
xmelab: (../rtl/pulp/pad_frame.sv,220): pad_hyper_rwds0
xmelab: (../rtl/pulp/pad_frame.sv,221): pad_hyper_rwds1
xmelab: (../rtl/pulp/pad_frame.sv,222): pad_hyper_reset

    FLL_BUS s_soc_fll_master ();
                           |
xmelab: *W,CUVWSI (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv,379|27): 1 input port was not connected:
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv,13): clk_i

    FLL_BUS s_per_fll_master ();
                           |
xmelab: *W,CUVWSI (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv,381|27): 1 input port was not connected:
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv,13): clk_i

    FLL_BUS s_cluster_fll_master ();
                               |
xmelab: *W,CUVWSI (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv,383|31): 1 input port was not connected:
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv,13): clk_i

            ) i_uart(
                   |
xmelab: *W,CUVWSP (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv,450|19): 2 output ports were not connected:
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_top.sv,32): rx_char_event_o
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_top.sv,33): err_event_o

                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                                                    LatencyMode: axi_pkg::CUT_MST_AX | axi_pkg::MuxW,
                                                                                     |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect.sv,279|85): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
    .term_evt_o                ( {term_event_pe_o,term_event_cl_o,term_event_o}     ),
                                 |
xmelab: *W,CUVMPW (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/dmac_wrap.sv,267|33): port sizes differ in port connection(6/10) for the instance(tb_pulp.i_dut.cluster_domain_i.cluster_i.dmac_wrap_i) .
    .term_int_o                ( {term_irq_pe_o,term_irq_cl_o,term_irq_o      }     ),
                                 |
xmelab: *W,CUVMPW (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/dmac_wrap.sv,268|33): port sizes differ in port connection(6/10) for the instance(tb_pulp.i_dut.cluster_domain_i.cluster_i.dmac_wrap_i) .
                  $readmemh(stimuli_file, stimuli);
                                                |
xmelab: *W,MEMODR (../rtl/tb/tb_pulp.sv,857|48): $readmem default memory order incompatible with IEEE1364.
                  $readmemh("./vectors/stim.txt", stimuli);
                                                        |
xmelab: *W,MEMODR (../rtl/tb/tb_pulp.sv,860|56): $readmem default memory order incompatible with IEEE1364.
        $readmemh(frame0_path, pixel_array0);
                                          |
xmelab: *W,MEMODR (../rtl/vip/camera/cam_vip.sv,88|42): $readmem default memory order incompatible with IEEE1364.
        $readmemh(frame1_path, pixel_array1);
                                          |
xmelab: *W,MEMODR (../rtl/vip/camera/cam_vip.sv,89|42): $readmem default memory order incompatible with IEEE1364.
     $readmemb(FILE_NAME, MEM);
                            |
xmelab: *W,MEMODR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/deprecated/generic_rom.sv,31|28): $readmem default memory order incompatible with IEEE1364.
