

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'
================================================================
* Date:           Thu Jul 14 12:54:52 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.770 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      101|     1976| 0.505 us | 9.880 us |  101|  1976|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495  |cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_534         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_540         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_546         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_552         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_558         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_564         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_570         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |op_V_assign_1_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_576   |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      100|     1975|  4 ~ 79  |          -|          -|    25|    no    |
        | + Loop 1.1  |       73|       73|         3|          1|          1|    72|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    7358|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      8|    1025|     512|    -|
|Memory           |        4|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     398|    -|
|Register         |        -|      -|    4018|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      8|    5043|    8268|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+
    |                               Instance                               |                        Module                        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s_fu_495  |cnnshift_arr_ap_fixed_ap_fixed_16_14_5_3_0_config2_s  |        0|      0|  1025|  512|    0|
    |tmpmult_0_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_534         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_1_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_540         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_2_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_546         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_3_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_552         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_4_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_558         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_5_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_564         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |tmpmult_6_V_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_570         |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    |op_V_assign_1_0_7_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_576   |product_dense_ap_fixed_ap_fixed_ap_fixed_s            |        0|      1|     0|    0|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                                 |                                                      |        0|      8|  1025|  512|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w2_V_U  |conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V  |        4|  0|   0|    0|    72|  115|     1|         8280|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                   |        4|  0|   0|    0|    72|  115|     1|         8280|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+------+------------+------------+
    |acc_0_V_fu_976_p2         |     +    |      0|  0|    23|          16|          16|
    |acc_1_V_fu_981_p2         |     +    |      0|  0|    23|          16|          16|
    |acc_2_V_fu_986_p2         |     +    |      0|  0|    23|          16|          16|
    |acc_3_V_fu_991_p2         |     +    |      0|  0|    23|          16|          16|
    |acc_4_V_fu_996_p2         |     +    |      0|  0|    23|          16|          16|
    |acc_5_V_fu_1001_p2        |     +    |      0|  0|    23|          16|          16|
    |acc_6_V_fu_1006_p2        |     +    |      0|  0|    23|          16|          16|
    |acc_7_V_fu_1011_p2        |     +    |      0|  0|    23|          16|          16|
    |add_ln323_fu_1081_p2      |     +    |      0|  0|    39|          32|           1|
    |add_ln325_fu_1093_p2      |     +    |      0|  0|    39|          32|           1|
    |add_ln328_fu_1022_p2      |     +    |      0|  0|    39|          32|           1|
    |add_ln330_fu_1034_p2      |     +    |      0|  0|    39|          32|           1|
    |i_fu_640_p2               |     +    |      0|  0|    15|           5|           1|
    |ir_fu_773_p2              |     +    |      0|  0|    15|           7|           1|
    |sub_ln83_1_fu_814_p2      |     -    |      0|  0|    18|          11|          11|
    |sub_ln83_2_fu_820_p2      |     -    |      0|  0|    18|          11|          11|
    |sub_ln83_3_fu_849_p2      |     -    |      0|  0|    18|          11|          11|
    |sub_ln83_fu_808_p2        |     -    |      0|  0|    18|          11|          11|
    |and_ln294_1_fu_755_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln294_2_fu_761_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln294_fu_749_p2       |    and   |      0|  0|     2|           1|           1|
    |and_ln83_fu_875_p2        |    and   |      0|  0|  1152|        1152|        1152|
    |ap_block_state8_io        |    and   |      0|  0|     2|           1|           1|
    |ap_condition_383          |    and   |      0|  0|     2|           1|           1|
    |io_acc_block_signal_op51  |    and   |      0|  0|     2|           1|           1|
    |icmp_ln277_fu_634_p2      |   icmp   |      0|  0|    11|           5|           4|
    |icmp_ln294_1_fu_711_p2    |   icmp   |      0|  0|    20|          32|           2|
    |icmp_ln294_2_fu_727_p2    |   icmp   |      0|  0|    20|          31|           1|
    |icmp_ln294_3_fu_743_p2    |   icmp   |      0|  0|    20|          31|           1|
    |icmp_ln294_fu_705_p2      |   icmp   |      0|  0|    20|          32|           2|
    |icmp_ln315_fu_1016_p2     |   icmp   |      0|  0|    20|          32|           3|
    |icmp_ln319_fu_1075_p2     |   icmp   |      0|  0|    20|          32|           3|
    |icmp_ln74_fu_767_p2       |   icmp   |      0|  0|    11|           7|           7|
    |icmp_ln83_fu_793_p2       |   icmp   |      0|  0|    13|          11|          11|
    |lshr_ln83_1_fu_869_p2     |   lshr   |      0|  0|  2171|           2|        1152|
    |lshr_ln83_fu_863_p2       |   lshr   |      0|  0|  2171|        1152|        1152|
    |ap_block_state1           |    or    |      0|  0|     2|           1|           1|
    |ap_block_state2           |    or    |      0|  0|     2|           1|           1|
    |empty_30_fu_787_p2        |    or    |      0|  0|    11|          11|           4|
    |select_ln325_fu_1099_p3   |  select  |      0|  0|    32|           1|           2|
    |select_ln330_fu_1040_p3   |  select  |      0|  0|    32|           1|           2|
    |select_ln83_1_fu_834_p3   |  select  |      0|  0|  1150|           1|        1152|
    |select_ln83_2_fu_841_p3   |  select  |      0|  0|    11|           1|          11|
    |select_ln83_fu_826_p3     |  select  |      0|  0|    11|           1|          11|
    |ap_enable_pp0             |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|     2|           2|           1|
    +--------------------------+----------+-------+---+------+------------+------------+
    |Total                     |          |      0|  0|  7358|        2858|        4861|
    +--------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+------+-----------+
    |            Name            | LUT| Input Size| Bits | Total Bits|
    +----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                   |  41|          8|     1|          8|
    |ap_done                     |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|     1|          2|
    |data_V_data_0_V_blk_n       |   9|          2|     1|          2|
    |data_V_data_1_V_blk_n       |   9|          2|     1|          2|
    |data_V_data_2_V_blk_n       |   9|          2|     1|          2|
    |data_V_data_3_V_blk_n       |   9|          2|     1|          2|
    |data_V_data_4_V_blk_n       |   9|          2|     1|          2|
    |data_V_data_5_V_blk_n       |   9|          2|     1|          2|
    |data_V_data_6_V_blk_n       |   9|          2|     1|          2|
    |data_V_data_7_V_blk_n       |   9|          2|     1|          2|
    |i_0_i_reg_369               |   9|          2|     5|         10|
    |in_index_reg_484            |   9|          2|     7|         14|
    |layer_in_V_loc_0_reg_359    |   9|          2|  1152|       2304|
    |pX                          |   9|          2|    32|         64|
    |pX_loc_0_fu_282             |  15|          3|    32|         96|
    |pY                          |   9|          2|    32|         64|
    |pY_loc_0_fu_290             |  15|          3|    32|         96|
    |res_V_data_0_V_TDATA_blk_n  |   9|          2|     1|          2|
    |res_V_data_1_V_TDATA_blk_n  |   9|          2|     1|          2|
    |res_V_data_2_V_TDATA_blk_n  |   9|          2|     1|          2|
    |res_V_data_3_V_TDATA_blk_n  |   9|          2|     1|          2|
    |res_V_data_4_V_TDATA_blk_n  |   9|          2|     1|          2|
    |res_V_data_5_V_TDATA_blk_n  |   9|          2|     1|          2|
    |res_V_data_6_V_TDATA_blk_n  |   9|          2|     1|          2|
    |res_V_data_7_V_TDATA_blk_n  |   9|          2|     1|          2|
    |sX                          |   9|          2|    32|         64|
    |sX_loc_0_fu_286             |  15|          3|    32|         96|
    |sY_loc_0_fu_294             |  15|          3|    32|         96|
    |tmp_data_0_V_reg_471        |   9|          2|    16|         32|
    |tmp_data_1_V_reg_458        |   9|          2|    16|         32|
    |tmp_data_2_V_reg_445        |   9|          2|    16|         32|
    |tmp_data_3_V_reg_432        |   9|          2|    16|         32|
    |tmp_data_4_V_reg_419        |   9|          2|    16|         32|
    |tmp_data_5_V_reg_406        |   9|          2|    16|         32|
    |tmp_data_6_V_reg_393        |   9|          2|    16|         32|
    |tmp_data_7_V_reg_380        |   9|          2|    16|         32|
    +----------------------------+----+-----------+------+-----------+
    |Total                       | 398|         86|  1536|       3206|
    +----------------------------+----+-----------+------+-----------+

    * Register: 
    +----------------------------------+------+----+------+-----------+
    |               Name               |  FF  | LUT| Bits | Const Bits|
    +----------------------------------+------+----+------+-----------+
    |and_ln294_2_reg_1210              |     1|   0|     1|          0|
    |ap_CS_fsm                         |     7|   0|     7|          0|
    |ap_done_reg                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2           |     1|   0|     1|          0|
    |call_ret_reg_1193                 |  1152|   0|  1152|          0|
    |i_0_i_reg_369                     |     5|   0|     5|          0|
    |i_reg_1188                        |     5|   0|     5|          0|
    |icmp_ln294_1_reg_1205             |     1|   0|     1|          0|
    |icmp_ln294_reg_1200               |     1|   0|     1|          0|
    |icmp_ln315_reg_1320               |     1|   0|     1|          0|
    |icmp_ln74_reg_1214                |     1|   0|     1|          0|
    |icmp_ln74_reg_1214_pp0_iter1_reg  |     1|   0|     1|          0|
    |in_index_reg_484                  |     7|   0|     7|          0|
    |layer_in_V                        |  1152|   0|  1152|          0|
    |layer_in_V_loc_0_reg_359          |  1152|   0|  1152|          0|
    |op_V_assign_1_0_7_reg_1275        |    16|   0|    16|          0|
    |pX                                |    32|   0|    32|          0|
    |pX_loc_0_fu_282                   |    32|   0|    32|          0|
    |pY                                |    32|   0|    32|          0|
    |pY_loc_0_fu_290                   |    32|   0|    32|          0|
    |sX                                |    32|   0|    32|          0|
    |sX_loc_0_fu_286                   |    32|   0|    32|          0|
    |sY                                |    32|   0|    32|          0|
    |sY_loc_0_fu_294                   |    32|   0|    32|          0|
    |tmp_data_0_V_reg_471              |    16|   0|    16|          0|
    |tmp_data_1_V_reg_458              |    16|   0|    16|          0|
    |tmp_data_2_V_reg_445              |    16|   0|    16|          0|
    |tmp_data_3_V_reg_432              |    16|   0|    16|          0|
    |tmp_data_4_V_reg_419              |    16|   0|    16|          0|
    |tmp_data_5_V_reg_406              |    16|   0|    16|          0|
    |tmp_data_6_V_reg_393              |    16|   0|    16|          0|
    |tmp_data_7_V_reg_380              |    16|   0|    16|          0|
    |tmpmult_0_V_reg_1240              |    16|   0|    16|          0|
    |tmpmult_1_V_reg_1245              |    16|   0|    16|          0|
    |tmpmult_2_V_reg_1250              |    16|   0|    16|          0|
    |tmpmult_3_V_reg_1255              |    16|   0|    16|          0|
    |tmpmult_4_V_reg_1260              |    16|   0|    16|          0|
    |tmpmult_5_V_reg_1265              |    16|   0|    16|          0|
    |tmpmult_6_V_reg_1270              |    16|   0|    16|          0|
    |trunc_ln83_reg_1223               |    16|   0|    16|          0|
    +----------------------------------+------+----+------+-----------+
    |Total                             |  4018|   0|  4018|          0|
    +----------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                data_V_data_0_V               |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_0_V               |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                data_V_data_0_V               |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                data_V_data_1_V               |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_1_V               |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                data_V_data_1_V               |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                data_V_data_2_V               |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_2_V               |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                data_V_data_2_V               |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                data_V_data_3_V               |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_3_V               |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                data_V_data_3_V               |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                data_V_data_4_V               |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_4_V               |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                data_V_data_4_V               |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                data_V_data_5_V               |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_5_V               |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                data_V_data_5_V               |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                data_V_data_6_V               |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_6_V               |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                data_V_data_6_V               |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                data_V_data_7_V               |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_7_V               |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                data_V_data_7_V               |    pointer   |
|res_V_data_0_V_TDATA     | out |   16|    axis    |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_TVALID    | out |    1|    axis    |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_TREADY    |  in |    1|    axis    |                res_V_data_0_V                |    pointer   |
|res_V_data_1_V_TDATA     | out |   16|    axis    |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_TVALID    | out |    1|    axis    |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_TREADY    |  in |    1|    axis    |                res_V_data_1_V                |    pointer   |
|res_V_data_2_V_TDATA     | out |   16|    axis    |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_TVALID    | out |    1|    axis    |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_TREADY    |  in |    1|    axis    |                res_V_data_2_V                |    pointer   |
|res_V_data_3_V_TDATA     | out |   16|    axis    |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_TVALID    | out |    1|    axis    |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_TREADY    |  in |    1|    axis    |                res_V_data_3_V                |    pointer   |
|res_V_data_4_V_TDATA     | out |   16|    axis    |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_TVALID    | out |    1|    axis    |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_TREADY    |  in |    1|    axis    |                res_V_data_4_V                |    pointer   |
|res_V_data_5_V_TDATA     | out |   16|    axis    |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_TVALID    | out |    1|    axis    |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_TREADY    |  in |    1|    axis    |                res_V_data_5_V                |    pointer   |
|res_V_data_6_V_TDATA     | out |   16|    axis    |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_TVALID    | out |    1|    axis    |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_TREADY    |  in |    1|    axis    |                res_V_data_6_V                |    pointer   |
|res_V_data_7_V_TDATA     | out |   16|    axis    |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_TVALID    | out |    1|    axis    |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_TREADY    |  in |    1|    axis    |                res_V_data_7_V                |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+

