// Seed: 2339019918
module module_0;
  assign id_1 = id_1;
  always id_1 = id_1;
  wand id_2, id_3;
  assign id_2 = 1;
  if (id_1) begin : LABEL_0
    wire id_4;
  end else begin : LABEL_0
    id_5(
        .id_0(1)
    );
  end
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri1 id_5
);
  module_0 modCall_1 ();
  initial #1;
  id_7(
      .id_0(id_8 > -id_8),
      .id_1(1),
      .id_2(id_3),
      .id_3(1),
      .id_4(1'b0),
      .id_5(1),
      .id_6(1),
      .id_7(id_4 == 1)
  );
endmodule
