Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 20 19:44:33 2023
| Host         : DESKTOP-SM94CAU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              59 |           16 |
| No           | Yes                   | No                     |              10 |            5 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |           Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+
|  sw/div/d_diff     | sw/div/last_state_i_1__0_n_0      |                                    |                1 |              1 |         1.00 |
|  deboun/div/CLK    |                                   |                                    |                1 |              1 |         1.00 |
|  deboun/div/d_diff | deboun/div/last_state_i_1__1_n_0  |                                    |                1 |              1 |         1.00 |
|  disp/div/d_diff   | disp/div/last_state_i_1_n_0       |                                    |                1 |              1 |         1.00 |
|  disp/div/mux_clk  |                                   |                                    |                2 |              2 |         1.00 |
|  sw/div/CLK        | sw/millis_01                      | sw/FSM_onehot_sw_state_reg_n_0_[1] |                2 |              4 |         2.00 |
|  sw/div/CLK        | sw/seconds_01                     | sw/FSM_onehot_sw_state_reg_n_0_[1] |                1 |              4 |         4.00 |
|  sw/div/CLK        | sw/millis_10                      | sw/FSM_onehot_sw_state_reg_n_0_[1] |                1 |              4 |         4.00 |
|  sw/div/CLK        | sw/seconds_10                     | sw/seconds_10[3]_i_1_n_0           |                2 |              4 |         2.00 |
|  deboun/CLK        | sw/FSM_onehot_sw_state[3]_i_1_n_0 | sw/FSM_onehot_sw_state[3]_i_2_n_0  |                1 |              4 |         4.00 |
|  deboun/div/CLK    |                                   | deboun/debounce_q[9]_i_1_n_0       |                5 |             10 |         2.00 |
|  disp/div/d_diff   |                                   | disp/div/p_0_in                    |                5 |             18 |         3.60 |
|  deboun/div/d_diff |                                   | deboun/div/d_q[0]_i_2__1_n_0       |                5 |             20 |         4.00 |
|  sw/div/d_diff     |                                   | sw/div/d_q[0]_i_2__0_n_0           |                6 |             21 |         3.50 |
+--------------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+


