irun: 11.10-s058: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	irun	11.10-s058: Started on Apr 25, 2014 at 14:54:00 IST
irun
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/testbench
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/generic
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/test_dir
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/assertion
	-incdir /home/arnabd/work/SV/UART_VERIFICATION/coverage
	../../design/Rev1.1/toplevel/gh_uart_16550_amba_apb_wrapper.vhd
	../../design/Rev1.1/uart/gh_baud_rate_gen.vhd
	../../design/Rev1.1/uart/gh_binary2gray.vhd
	../../design/Rev1.1/uart/gh_counter_down_ce_ld_tc.vhd
	../../design/Rev1.1/uart/gh_counter_down_ce_ld.vhd
	../../design/Rev1.1/uart/gh_counter_integer_down.vhd
	../../design/Rev1.1/uart/gh_DECODE_3to8.vhd
	../../design/Rev1.1/uart/gh_edge_det.vhd
	../../design/Rev1.1/uart/gh_edge_det_XCD.vhd
	../../design/Rev1.1/uart/gh_fifo_async16_rcsr_wf.vhd
	../../design/Rev1.1/uart/gh_fifo_async16_sr.vhd
	../../design/Rev1.1/uart/gh_gray2binary.vhd
	../../design/Rev1.1/uart/gh_jkff.vhd
	../../design/Rev1.1/uart/gh_parity_gen_Serial.vhd
	../../design/Rev1.1/uart/gh_register_ce.vhd
	../../design/Rev1.1/uart/gh_shift_reg_PL_sl.vhd
	../../design/Rev1.1/uart/gh_shift_reg_se_sl.vhd
	../../design/Rev1.1/uart/gh_uart_16550.vhd
	../../design/Rev1.1/uart/gh_uart_Rx_8bit.vhd
	../../design/Rev1.1/uart/gh_uart_Tx_8bit.vhd
	../../testbench/topsim.sv
	-access +rwc
	-sv
	-v93
	-input ncsim.tcl
	-shm_dyn_probe
	-noassert
	-svseed 5678
	-coverage all
	-covfile covfile.ccf
	-COVOVERWRITE
Recompiling... reason: file '/home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_defines.sv' is newer than expected.
	expected: Fri Apr 25 11:37:07 2014
	actual:   Fri Apr 25 15:03:34 2014
file: ../../testbench/topsim.sv
	reg  BR_CLK	;
	          |
ncvlog: *W,ILLPDX (/home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_clock_module.sv,28|11): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'BR_CLK') [12.3.4(IEEE-2001)].
(`include file: /home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_clock_module.sv line 184, file: ../../testbench/topsim.sv line 13)
	module worklib.monitor:sv
		errors: 0, warnings: 0
		sti.randomize() with
		            |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv,45|14): function called as a task without void'().
(`include file: /home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv line 45, file: ../../testbench/topsim.sv line 17)
		sti.randomize() with
		            |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv,62|14): function called as a task without void'().
(`include file: /home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv line 62, file: ../../testbench/topsim.sv line 17)
		sti.randomize() with
		            |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv,74|14): function called as a task without void'().
(`include file: /home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv line 74, file: ../../testbench/topsim.sv line 17)
		tx_fifo.push_fifo(reg_val);
		                |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_registers.sv,84|18): function called as a task without void'().
			tx_fifo.pop()	;
			          |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_registers.sv,121|13): function called as a task without void'().
		rx_fifo.push_fifo(reg_val);
		                |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_registers.sv,206|18): function called as a task without void'().
			rx_fifo.pop()	;
			          |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/testbench/uart_registers.sv,247|13): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/generic/generic_test.sv,53|15): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/generic/generic_test.sv,306|15): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_frame_transmit.sv,48|15): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_frame_transmit.sv,56|15): function called as a task without void'().
	unique_randomize(0, 15, 1);
	               |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_modem_control.sv,66|16): function called as a task without void'().
	unique_randomize(15, 0, 1);
	               |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_modem_control.sv,130|16): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_loopback.sv,60|15): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_loopback.sv,75|15): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_loopback.sv,88|15): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_loopback.sv,98|15): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_loopback.sv,109|15): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_loopback.sv,116|15): function called as a task without void'().
		temp_buf_reset();
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_timeout_test.sv,44|15): function called as a task without void'().
		temp_buf_reset();		
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_mode0.sv,37|15): function called as a task without void'().
		temp_buf_reset();		
		             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_mode1.sv,37|15): function called as a task without void'().
			temp_buf_reset();
			             |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_mode1.sv,72|16): function called as a task without void'().
	unique_randomize(3, 0, 1);
	               |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_rcvr_trigger_intr_check.sv,38|16): function called as a task without void'().
			create_test_object(random_object_id);
			                 |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_test.sv,83|20): function called as a task without void'().
				obj_queue.pop_front();
				                  |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/test_dir/uart_test.sv,95|22): function called as a task without void'().
		unique_randomize(1,MAX_TEST_COUNT,1);
		               |
ncvlog: *W,FUNTSK (/home/arnabd/work/SV/UART_VERIFICATION/testbench/Root_Test_Admin.sv,77|17): function called as a task without void'().
		mbx.put(sti);
		      |
ncvlog: *W,BADBIF (/home/arnabd/work/SV/UART_VERIFICATION/generic/generator.sv,23|8): a function cannot enable a task [10.3.4(IEEE)].
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 28
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		messagef_pkg
		$unit_0x68a90024
		testbench

	Extracting FSMs for coverage:
		WORKLIB.gh_jkff:a
		WORKLIB.gh_edge_det:a
		WORKLIB.gh_register_ce:a
		WORKLIB.gh_decode_3to8:a
		WORKLIB.gh_counter_down_ce_ld:a
		WORKLIB.gh_baud_rate_gen:a
		WORKLIB.gh_fifo_async16_sr:a
		WORKLIB.gh_counter_integer_down:a
		WORKLIB.gh_shift_reg_PL_sl:a
		WORKLIB.gh_parity_gen_Serial:a
		WORKLIB.gh_uart_Tx_8bit:a
			FSM extracted for state register T_state
		WORKLIB.gh_binary2gray:a
		WORKLIB.gh_gray2binary:a
		WORKLIB.gh_fifo_async16_rcsr_wf:a
		WORKLIB.gh_shift_reg_se_sl:a
		WORKLIB.gh_uart_Rx_8bit:a
			FSM extracted for state register R_state
		WORKLIB.gh_edge_det_XCD:a
		WORKLIB.gh_counter_down_ce_ld_tc:a
		WORKLIB.gh_uart_16550:a
		WORKLIB.gh_uart_16550_AMBA_APB_wrapper:a
		worklib.monitor
		worklib.Uart_Clock_Module
		worklib.uart_tx_bfm
		worklib.uart_rx_bfm
		worklib.Uart_Checker
		worklib.testbench
	Total FSMs extracted = 2
	Building instance overlay tables: ..........
ncelab: *W,COVFHT: FSM hold transitions (transitions to the current state) are not extracted for any FSM in default mode.
.......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators, and for expressions in assignment statements, use the "set_expr_scoring -all" coverage configuration command at elaboration.
	Generating native compiled code:
		worklib.Apb_Interface:sv <0x60bce8d3>
			streams:  16, words: 10506
		worklib.Event_Interface:sv <0x53f5169f>
			streams:   4, words:  1414
		worklib.Uart_Checker:sv <0x5567edd2>
			streams:  29, words:  6764
		worklib.Uart_Clock_Module:sv <0x1e0c1539>
			streams:  18, words: 22519
		worklib.Uart_Interface:sv <0x59a5bac4>
			streams:  20, words:  9537
		worklib.\$unit_0x68a90024 :compilation_unit <0x03c5b2f5>
			streams:  10, words: 13962
		worklib.\$unit_0x68a90024 :compilation_unit <0x08ec7c03>
			streams:  17, words: 40045
		worklib.\$unit_0x68a90024 :compilation_unit <0x0aabbffa>
			streams:   7, words:  4133
		worklib.\$unit_0x68a90024 :compilation_unit <0x0d58b7bf>
			streams:   6, words: 11067
		worklib.\$unit_0x68a90024 :compilation_unit <0x107a2221>
			streams:   7, words: 13990
		worklib.\$unit_0x68a90024 :compilation_unit <0x13158222>
			streams:   6, words: 27813
		worklib.\$unit_0x68a90024 :compilation_unit <0x1b8bc1af>
			streams:  10, words:  6655
		worklib.\$unit_0x68a90024 :compilation_unit <0x1b9727f1>
			streams:   7, words: 12319
		worklib.\$unit_0x68a90024 :compilation_unit <0x24b58fc1>
			streams:   6, words: 32108
		worklib.\$unit_0x68a90024 :compilation_unit <0x254b90a7>
			streams:   9, words: 13033
		worklib.\$unit_0x68a90024 :compilation_unit <0x2dabfe4e>
			streams:   6, words: 15517
		worklib.\$unit_0x68a90024 :compilation_unit <0x2fc8a0be>
			streams:   6, words: 28443
		worklib.\$unit_0x68a90024 :compilation_unit <0x32db99ef>
			streams:  24, words: 70469
		worklib.\$unit_0x68a90024 :compilation_unit <0x36d38c2a>
			streams:  12, words: 30832
		worklib.\$unit_0x68a90024 :compilation_unit <0x3fbe82eb>
			streams:  19, words: 34310
		worklib.\$unit_0x68a90024 :compilation_unit <0x42259ba3>
			streams:  10, words: 11399
		worklib.\$unit_0x68a90024 :compilation_unit <0x42506a75>
			streams:  16, words: 18081
		worklib.\$unit_0x68a90024 :compilation_unit <0x47139cb8>
			streams:  11, words: 48935
		worklib.\$unit_0x68a90024 :compilation_unit <0x47547419>
			streams:  17, words: 35343
		worklib.\$unit_0x68a90024 :compilation_unit <0x49c8e827>
			streams:   7, words: 15244
		worklib.\$unit_0x68a90024 :compilation_unit <0x4b0cf62c>
			streams:   7, words: 15268
		worklib.\$unit_0x68a90024 :compilation_unit <0x4d2e5a57>
			streams:   6, words: 22197
		worklib.\$unit_0x68a90024 :compilation_unit <0x501fdd97>
			streams:   7, words: 14431
		worklib.\$unit_0x68a90024 :compilation_unit <0x5204474e>
			streams:   0, words:     0
		worklib.\$unit_0x68a90024 :compilation_unit <0x54176c93>
			streams:   7, words:  2958
		worklib.\$unit_0x68a90024 :compilation_unit <0x56b23b38>
			streams:   8, words:  9254
		worklib.\$unit_0x68a90024 :compilation_unit <0x58a1d15c>
			streams:  11, words: 38868
		worklib.\$unit_0x68a90024 :compilation_unit <0x5b1b8c99>
			streams:   6, words: 30244
		worklib.\$unit_0x68a90024 :compilation_unit <0x61011aa3>
			streams:  17, words: 31709
		worklib.\$unit_0x68a90024 :compilation_unit <0x61e40c1b>
			streams:   6, words: 15801
		worklib.\$unit_0x68a90024 :compilation_unit <0x6a01e2eb>
			streams:   7, words: 14410
		worklib.\$unit_0x68a90024 :compilation_unit <0x6d0f768a>
			streams:   6, words: 29039
		worklib.\$unit_0x68a90024 :compilation_unit <0x701060fe>
			streams:   7, words: 14017
		worklib.\$unit_0x68a90024 :compilation_unit <0x72d01911>
			streams:   6, words: 53850
		worklib.\$unit_0x68a90024 :compilation_unit <0x72d364b2>
			streams:   7, words: 12323
		worklib.\$unit_0x68a90024 :compilation_unit <0x7347a54b>
			streams:   6, words: 10132
		worklib.\$unit_0x68a90024 :compilation_unit <0x7980a39e>
			streams:  15, words: 22196
		worklib.\$unit_0x68a90024 :compilation_unit <0x7e49692a>
			streams:   7, words: 14825
		worklib.monitor:sv <0x1ca9af2b>
			streams: 121, words: 110777
		worklib.testbench:sv <0x7920c9f3>
			streams:  31, words: 13462
		worklib.uart_rx_bfm:sv <0x761ff73d>
			streams:  16, words: 27620
		worklib.uart_tx_bfm:sv <0x09085246>
			streams:  18, words: 37169
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
ncelab: *W,CGDOGV: The target goal, by default, is set as 100.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Design hierarchy summary:
		                     Instances  Unique
	VHDL Design hierarchy:
		Components:                 67      20
		Default bindings:           66      41
		Processes:                 277     156
		Signals:                   267     211
	Verilog Design hierarchy:
		Modules:                     6       6
		Interfaces:                  3       3
		Verilog packages:            1       1
		Registers:                 678     923
		Scalar wires:               48       -
		Expanded wires:             19       3
		Vectored wires:             13       -
		Named events:               27      31
		Always blocks:             129     129
		Initial blocks:             87      87
		Clocking blocks:             4       4
		Clocking items:             23      23
		Parallel blocks:            18      18
		Cont. assignments:          31      31
		Pseudo assignments:         24      24
		Assertions:                 18      18
		Covergroup Instances:        0      31
		Compilation units:           1       1
		SV Class declarations:      37      37
		SV Class specializations:   37      37
	Writing initial simulation snapshot: worklib.testbench:sv
Loading snapshot worklib.testbench:sv .................... Done
SVSEED set from command line: 5678
ncsim> source /software/Cadence_tools/IUS111/tools/inca/files/ncsimrc
ncsim> database -open waves  -shm -into waves.shm -default
Created default SHM database waves
ncsim> #probe -create top -depth all -vcd -waveform
ncsim> probe -create testbench -depth all -shm -waveform
Created probe 1
ncsim> probe -create testbench.u_monitor -depth all -shm -waveform
Created probe 2
ncsim> #probe -create top -memories -all testbench.u_spi_slave.mem -shm -waveform
ncsim> #probe -create top -memories -all top.u_simple_spi_top.rfifo.mem top.u_simple_spi_top.wfifo.mem -shm -waveform
ncsim> #probe -create top -memories -all top.u_monitor.read_fifo top.u_monitor.write_fifo -shm -waveform
ncsim> run 
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_016 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_015 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_014 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_012 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_008 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_006 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_003 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_001 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in conversion function argument contains ('U', 'X', 'W', 'Z', '-') in an operand (treated as '0').
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_011 (architecture worklib.gh_fifo_async16_sr:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_008 (architecture worklib.gh_fifo_async16_sr:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_006 (architecture worklib.gh_fifo_async16_sr:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_003 (architecture worklib.gh_fifo_async16_sr:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U28:$PROCESS_001 (architecture worklib.gh_fifo_async16_sr:a)
Built-in conversion function argument contains ('U', 'X', 'W', 'Z', '-') in an operand (treated as '0').
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:u27:$PROCESS_007 (architecture worklib.gh_baud_rate_gen:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:u27:$PROCESS_006 (architecture worklib.gh_baud_rate_gen:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 0 FS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:u27:$PROCESS_000 (architecture worklib.gh_baud_rate_gen:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
DLL, DLM has changed                   0
INFO  @ 20ns : testbench	:	TEST-ENVIRONMENT STARTING
INFO  @ 20ns : $unit_0x68a90024.Root_Test_Admin.start	:	ROOT_TEST_ADMIN OBJECT ALIVE
random_object_id=          0                  20
INFO  @ 20ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =           1                  20
IIR_REG_VAL = 11000001                  20
IIR_REG_TEMP = 11000001                  20
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:u27:$PROCESS_006 (architecture worklib.gh_baud_rate_gen:a)
Built-in relational argument contains a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
ASSERT/WARNING (time 20 NS) from package ieee.STD_LOGIC_ARITH, this builtin function called  from process testbench.u_duv:U1:U31:$PROCESS_013 (architecture worklib.gh_fifo_async16_rcsr_wf:a)
Built-in function result set to 'X' due to a ('U', 'X', 'W', 'Z', '-') in an operand.
DCDn = x
CTSn = x
DSRn = x
RIn = x
R:DCDn = 0
R:CTSn = 0
R:DSRn = 0
R:RIn = 0
REG:DCDn = x
REG:CTSn = x
REG:DSRn = x
REG:RIn = x
random_object_id=          7                1404
INFO  @ 1404ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          7
QUEUE_SIZE =           2                1404
DCDn = x
CTSn = x
DSRn = x
RIn = x
R:DCDn = 0
R:CTSn = 0
R:DSRn = 0
R:RIn = 0
REG:DCDn = x
REG:CTSn = x
REG:DSRn = x
REG:RIn = x
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 1946
GEN_COUNTER =           1                1946
Data = 10000000                1946
Mask = 00011111                1946
config Data = 01001000                1946
config Data = 10001000                1946
BAUD_VALUE =       19200
GEN_COUNTER =           2                1946
Data = 00000110                1946
Mask = 00000000                1946
config Data = 10011011                1946
config Data = 00000110                1946
GEN_COUNTER =           3                1946
Data = 00000000                1946
Mask = 00000000                1946
config Data = 10100001                1946
config Data = 00000000                1946
GEN_COUNTER =           4                1946
Data = 00011111                1946
Mask = 00011111                1946
config Data = 10101101                1946
config Data = 00001101                1946
GEN_COUNTER =           5                1946
Data = 00000100                1946
Mask = 00011011                1946
config Data = 10100010                1946
config Data = 00000110                1946
GEN_COUNTER =           6                1946
Data = 00001101                1946
Mask = 11110010                1946
config Data = 10000111                1946
config Data = 10001111                1946
TESTBENCH: DIFF_COUNTER =           6                1946




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =           0                2070
SUCCESS APB: APB first cycle                 2121
SUCCESS APB: APB second cycle                 2221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at                 2320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001000
DLAB = 0
addr_offst = 00                2320
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields                2320
TESTBENCH: DIFF_COUNTER =           5                2320
LCR_REG_VAL = 10001000                2320
LCR_REG_TEMP = 10001000                2320
Driver counter =           1                2370
SUCCESS APB: APB first cycle                 2421
SUCCESS APB: APB second cycle                 2521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at                 2620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00                2620
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields                2620
TESTBENCH: DIFF_COUNTER =           4                2620
DLL_REG_VAL = 00000110                2620
DLL_REG_TEMP = 00000110                2620
DLL, DLM has changed                2620
Driver counter =           2                2670
SUCCESS APB: APB first cycle                 2721
SUCCESS APB: APB second cycle                 2821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at                 2920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00                2920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields                2920
TESTBENCH: DIFF_COUNTER =           3                2920
Driver counter =           3                2970
SUCCESS APB: APB first cycle                 3021
SUCCESS APB: APB second cycle                 3121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at                 3220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001101
DLAB = 1
addr_offst = 00                3220
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields                3220
TESTBENCH: DIFF_COUNTER =           2                3220
LCR_REG_VAL = 00001101                3220
LCR_REG_TEMP = 00001101                3220
Driver counter =           4                3270
SUCCESS APB: APB first cycle                 3321
SUCCESS APB: APB second cycle                 3421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at                 3520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00                3520
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields                3520
TESTBENCH: DIFF_COUNTER =           1                3520
LCR_REG_VAL = 00000110                3520
LCR_REG_TEMP = 00000110                3520
Driver counter =           5                3570
SUCCESS APB: APB first cycle                 3621
SUCCESS APB: APB second cycle                 3721
Updating Regmap at                 3820
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10001111
DLAB = 0
addr_offst = 00                3820
write_reg: wr_data	=	10001111
byte_en	=	0001
Update bit fields                3820
TESTBENCH: DIFF_COUNTER =           0                3820
FCR_REG_VAL = 10001111                3820
FCR_REG_TEMP = 10001111                3820
INFO  @ 4114ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 4114ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 4114ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =           7                4114
Data = 00001001                4114
Mask = 11110010                4114
config Data = 00000100                4114
config Data = 00001001                4114
TESTBENCH: DIFF_COUNTER =           1                4114




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =           6                4170
SUCCESS APB: APB first cycle                 4221
SUCCESS APB: APB second cycle                 4321
Updating Regmap at                 4420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00                4420
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields                4420
TESTBENCH: DIFF_COUNTER =           0                4420
FCR_REG_VAL = 00001001                4420
FCR_REG_TEMP = 00001001                4420
GEN_COUNTER =           8                4656
Data = 00000000                4656
Mask = 11111111                4656
config Data = 00110101                4656
config Data = 00110101                4656
INFO  @ 4656ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          -1
TESTBENCH: DIFF_COUNTER =           1                4656




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =           7                4770
SUCCESS APB: APB first cycle                 4821
SUCCESS APB: APB second cycle                 4921
Updating Regmap at                 5020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110101
DLAB = 0
addr_offst = 00                5020
write_reg: wr_data	=	00110101
byte_en	=	0001
Update bit fields                5020
data is 00110101
TESTBENCH: DIFF_COUNTER =           0                5020
LSR_REG_VAL = 00000000                5020
LSR_REG_TEMP = 00000000                5020
MODE1 FILL: XMIT_FIFO_COUNT	=	          0
GEN_COUNTER =           9                5198
Data = 00000000                5198
Mask = 11111111                5198
config Data = 01000110                5198
config Data = 01000110                5198
INFO  @ 5198ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           0
TESTBENCH: DIFF_COUNTER =           1                5198




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =           8                5270
SUCCESS APB: APB first cycle                 5321
SUCCESS APB: APB second cycle                 5421
Updating Regmap at                 5520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01000110
DLAB = 0
addr_offst = 00                5520
write_reg: wr_data	=	01000110
byte_en	=	0001
Update bit fields                5520
data is 01000110
TESTBENCH: DIFF_COUNTER =           0                5520
MODE1 FILL: XMIT_FIFO_COUNT	=	          1
GEN_COUNTER =          10                5740
Data = 00000000                5740
Mask = 11111111                5740
config Data = 10111100                5740
config Data = 10111100                5740
INFO  @ 5740ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           1
TESTBENCH: DIFF_COUNTER =           1                5740




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =           9                5870
SUCCESS APB: APB first cycle                 5921
SUCCESS APB: APB second cycle                 6021
Updating Regmap at                 6120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111100
DLAB = 0
addr_offst = 00                6120
write_reg: wr_data	=	10111100
byte_en	=	0001
Update bit fields                6120
data is 10111100
TESTBENCH: DIFF_COUNTER =           0                6120
MODE1 FILL: XMIT_FIFO_COUNT	=	          2
GEN_COUNTER =          11                6282
Data = 00000000                6282
Mask = 11111111                6282
config Data = 11001101                6282
config Data = 11001101                6282
INFO  @ 6282ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           2
TESTBENCH: DIFF_COUNTER =           1                6282




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          10                6370
SUCCESS APB: APB first cycle                 6421
SUCCESS APB: APB second cycle                 6521
Updating Regmap at                 6620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001101
DLAB = 0
addr_offst = 00                6620
write_reg: wr_data	=	11001101
byte_en	=	0001
Update bit fields                6620
data is 11001101
TESTBENCH: DIFF_COUNTER =           0                6620
MODE1 FILL: XMIT_FIFO_COUNT	=	          3
GEN_COUNTER =          12                6824
Data = 00000000                6824
Mask = 11111111                6824
config Data = 00001011                6824
config Data = 00001011                6824
INFO  @ 6824ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           3
TESTBENCH: DIFF_COUNTER =           1                6824




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          11                6970
SUCCESS APB: APB first cycle                 7021
SUCCESS APB: APB second cycle                 7121
Updating Regmap at                 7220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00                7220
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields                7220
data is 00001011
TESTBENCH: DIFF_COUNTER =           0                7220
MODE1 FILL: XMIT_FIFO_COUNT	=	          4
GEN_COUNTER =          13                7366
Data = 00000000                7366
Mask = 11111111                7366
config Data = 00010011                7366
config Data = 00010011                7366
INFO  @ 7366ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           4
TESTBENCH: DIFF_COUNTER =           1                7366




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          12                7470
SUCCESS APB: APB first cycle                 7521
SUCCESS APB: APB second cycle                 7621
Updating Regmap at                 7720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010011
DLAB = 0
addr_offst = 00                7720
write_reg: wr_data	=	00010011
byte_en	=	0001
Update bit fields                7720
data is 00010011
TESTBENCH: DIFF_COUNTER =           0                7720
MODE1 FILL: XMIT_FIFO_COUNT	=	          5
GEN_COUNTER =          14                7908
Data = 00000000                7908
Mask = 11111111                7908
config Data = 01001010                7908
config Data = 01001010                7908
INFO  @ 7908ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           5
TESTBENCH: DIFF_COUNTER =           1                7908




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          13                7970
SUCCESS APB: APB first cycle                 8021
SUCCESS APB: APB second cycle                 8121
Updating Regmap at                 8220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01001010
DLAB = 0
addr_offst = 00                8220
write_reg: wr_data	=	01001010
byte_en	=	0001
Update bit fields                8220
data is 01001010
TESTBENCH: DIFF_COUNTER =           0                8220
MODE1 FILL: XMIT_FIFO_COUNT	=	          6
GEN_COUNTER =          15                8450
Data = 00000000                8450
Mask = 11111111                8450
config Data = 10001110                8450
config Data = 10001110                8450
INFO  @ 8450ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           6
TESTBENCH: DIFF_COUNTER =           1                8450




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          14                8570
SUCCESS APB: APB first cycle                 8621
SUCCESS APB: APB second cycle                 8721
Updating Regmap at                 8820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001110
DLAB = 0
addr_offst = 00                8820
write_reg: wr_data	=	10001110
byte_en	=	0001
Update bit fields                8820
data is 10001110
TESTBENCH: DIFF_COUNTER =           0                8820
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =          16                8992
Data = 00000000                8992
Mask = 11111111                8992
config Data = 10110011                8992
config Data = 10110011                8992
INFO  @ 8992ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1                8992




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          15                9070
SUCCESS APB: APB first cycle                 9121
SUCCESS APB: APB second cycle                 9221
Updating Regmap at                 9320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110011
DLAB = 0
addr_offst = 00                9320
write_reg: wr_data	=	10110011
byte_en	=	0001
Update bit fields                9320
data is 10110011
TESTBENCH: DIFF_COUNTER =           0                9320
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =          17                9534
Data = 00000000                9534
Mask = 11111111                9534
config Data = 11010101                9534
config Data = 11010101                9534
INFO  @ 9534ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1                9534




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          16                9670
SUCCESS APB: APB first cycle                 9721
SUCCESS APB: APB second cycle                 9821
Updating Regmap at                 9920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11010101
DLAB = 0
addr_offst = 00                9920
write_reg: wr_data	=	11010101
byte_en	=	0001
Update bit fields                9920
data is 11010101
TESTBENCH: DIFF_COUNTER =           0                9920
MODE1 FILL: XMIT_FIFO_COUNT	=	          9
GEN_COUNTER =          18               10076
Data = 00000000               10076
Mask = 11111111               10076
config Data = 11001101               10076
config Data = 11001101               10076
INFO  @ 10076ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           9
TESTBENCH: DIFF_COUNTER =           1               10076




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          17               10170
SUCCESS APB: APB first cycle                10221
SUCCESS APB: APB second cycle                10321
Updating Regmap at                10420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001101
DLAB = 0
addr_offst = 00               10420
write_reg: wr_data	=	11001101
byte_en	=	0001
Update bit fields               10420
data is 11001101
TESTBENCH: DIFF_COUNTER =           0               10420
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =          19               10618
Data = 00000000               10618
Mask = 11111111               10618
config Data = 11110001               10618
config Data = 11110001               10618
INFO  @ 10618ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1               10618
INFO  @ 10618ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          18               10670
SUCCESS APB: APB first cycle                10721
SUCCESS APB: APB second cycle                10821
Updating Regmap at                10920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110001
DLAB = 0
addr_offst = 00               10920
write_reg: wr_data	=	11110001
byte_en	=	0001
Update bit fields               10920
data is 11110001
TESTBENCH: DIFF_COUNTER =           0               10920
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =          20               11160
Data = 00000000               11160
Mask = 11111111               11160
config Data = 01011000               11160
config Data = 01011000               11160
INFO  @ 11160ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1               11160




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          19               11270
SUCCESS APB: APB first cycle                11321
SUCCESS APB: APB second cycle                11421
Updating Regmap at                11520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011000
DLAB = 0
addr_offst = 00               11520
write_reg: wr_data	=	01011000
byte_en	=	0001
Update bit fields               11520
data is 01011000
TESTBENCH: DIFF_COUNTER =           0               11520
MODE1 FILL: XMIT_FIFO_COUNT	=	         11
GEN_COUNTER =          21               11702
Data = 00000000               11702
Mask = 11111111               11702
config Data = 00100000               11702
config Data = 00100000               11702
INFO  @ 11702ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          11
TESTBENCH: DIFF_COUNTER =           1               11702




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          20               11770
SUCCESS APB: APB first cycle                11821
SUCCESS APB: APB second cycle                11921
Updating Regmap at                12020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100000
DLAB = 0
addr_offst = 00               12020
write_reg: wr_data	=	00100000
byte_en	=	0001
Update bit fields               12020
data is 00100000
TESTBENCH: DIFF_COUNTER =           0               12020
MODE1 FILL: XMIT_FIFO_COUNT	=	         12
GEN_COUNTER =          22               12244
Data = 00000000               12244
Mask = 11111111               12244
config Data = 01100101               12244
config Data = 01100101               12244
INFO  @ 12244ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          12
TESTBENCH: DIFF_COUNTER =           1               12244




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          21               12370
SUCCESS APB: APB first cycle                12421
SUCCESS APB: APB second cycle                12521
Updating Regmap at                12620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100101
DLAB = 0
addr_offst = 00               12620
write_reg: wr_data	=	01100101
byte_en	=	0001
Update bit fields               12620
data is 01100101
TESTBENCH: DIFF_COUNTER =           0               12620
MODE1 FILL: XMIT_FIFO_COUNT	=	         13
GEN_COUNTER =          23               12786
Data = 00000000               12786
Mask = 11111111               12786
config Data = 10010011               12786
config Data = 10010011               12786
INFO  @ 12786ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          13
TESTBENCH: DIFF_COUNTER =           1               12786




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          22               12870
SUCCESS APB: APB first cycle                12921
SUCCESS APB: APB second cycle                13021
Updating Regmap at                13120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010011
DLAB = 0
addr_offst = 00               13120
write_reg: wr_data	=	10010011
byte_en	=	0001
Update bit fields               13120
data is 10010011
TESTBENCH: DIFF_COUNTER =           0               13120
MODE1 FILL: XMIT_FIFO_COUNT	=	         14
GEN_COUNTER =          24               13328
Data = 00000000               13328
Mask = 11111111               13328
config Data = 10100101               13328
config Data = 10100101               13328
INFO  @ 13328ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          14
TESTBENCH: DIFF_COUNTER =           1               13328




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          23               13470
SUCCESS APB: APB first cycle                13521
SUCCESS APB: APB second cycle                13621
Updating Regmap at                13720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10100101
DLAB = 0
addr_offst = 00               13720
write_reg: wr_data	=	10100101
byte_en	=	0001
Update bit fields               13720
data is 10100101
TESTBENCH: DIFF_COUNTER =           0               13720
MODE1 FILL: XMIT_FIFO_COUNT	=	         15
INFO  @ 14954ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn InActive for XMIT_FIFO count =          15, indicating FIFO FULL
Wait for character transmission               14954
SUCCESS: tx_Start bit detected after 8 cycles36634
INFO  @ 36634ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->               400858
INFO  @ 504922ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 530938ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01101010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 530938ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 530938ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01101010
INFO  @ 530938ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	106
INFO  @ 530938ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01101010
INFO  @ 530938ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	106
INFO  @ 530938ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission              534190
MODE1: XMIT_FIFO_COUNT	=	         14
Wait for character transmission              534190
SUCCESS: tx_Start bit detected after 8 cycles556954
INFO  @ 556954ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->               921178
INFO  @ 1025242ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 1051258ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10001100
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 1051258ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 1051258ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10001100
INFO  @ 1051258ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	140
INFO  @ 1051258ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10001100
INFO  @ 1051258ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	140
INFO  @ 1051258ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             1054510
MODE1: XMIT_FIFO_COUNT	=	         13
Wait for character transmission             1054510
SUCCESS: tx_Start bit detected after 8 cycles1077274
INFO  @ 1077274ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              1441498
INFO  @ 1545562ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 1571578ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01111000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 1571578ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 1571578ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01111000
INFO  @ 1571578ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	120
INFO  @ 1571578ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01111000
INFO  @ 1571578ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	120
INFO  @ 1571578ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             1574830
MODE1: XMIT_FIFO_COUNT	=	         12
Wait for character transmission             1574830
SUCCESS: tx_Start bit detected after 8 cycles1597594
INFO  @ 1597594ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              1961818
INFO  @ 2065882ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 2091898ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10011010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 2091898ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 2091898ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10011010
INFO  @ 2091898ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	154
INFO  @ 2091898ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10011010
INFO  @ 2091898ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	154
INFO  @ 2091898ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             2095150
MODE1: XMIT_FIFO_COUNT	=	         11
Wait for character transmission             2095150
SUCCESS: tx_Start bit detected after 8 cycles2117914
INFO  @ 2117914ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              2482138
INFO  @ 2586202ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 2612218ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00010110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 2612218ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 2612218ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00010110
INFO  @ 2612218ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 22
INFO  @ 2612218ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00010110
INFO  @ 2612218ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 22
INFO  @ 2612218ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             2615470
MODE1: XMIT_FIFO_COUNT	=	         10
Wait for character transmission             2615470
SUCCESS: tx_Start bit detected after 8 cycles2638234
INFO  @ 2638234ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              3002458
INFO  @ 3106522ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 3132538ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00100110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 3132538ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 3132538ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00100110
INFO  @ 3132538ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 38
INFO  @ 3132538ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00100110
INFO  @ 3132538ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 38
INFO  @ 3132538ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             3135790
MODE1: XMIT_FIFO_COUNT	=	          9
Wait for character transmission             3135790
SUCCESS: tx_Start bit detected after 8 cycles3158554
INFO  @ 3158554ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              3522778
INFO  @ 3626842ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 3652858ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10010100
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 3652858ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 3652858ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10010100
INFO  @ 3652858ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	148
INFO  @ 3652858ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10010100
INFO  @ 3652858ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	148
INFO  @ 3652858ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             3656110
MODE1: XMIT_FIFO_COUNT	=	          8
Wait for character transmission             3656110
SUCCESS: tx_Start bit detected after 8 cycles3678874
INFO  @ 3678874ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              4043098
INFO  @ 4147162ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 4173178ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00011100
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 4173178ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 4173178ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00011100
INFO  @ 4173178ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 28
INFO  @ 4173178ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00011100
INFO  @ 4173178ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 28
INFO  @ 4173178ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             4176430
MODE1: XMIT_FIFO_COUNT	=	          7
Wait for character transmission             4176430
SUCCESS: tx_Start bit detected after 8 cycles4199194
INFO  @ 4199194ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              4563418
INFO  @ 4667482ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 4693498ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01100110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 4693498ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 4693498ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01100110
INFO  @ 4693498ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	102
INFO  @ 4693498ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01100110
INFO  @ 4693498ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	102
INFO  @ 4693498ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             4696750
MODE1: XMIT_FIFO_COUNT	=	          6
Wait for character transmission             4696750
SUCCESS: tx_Start bit detected after 8 cycles4719514
INFO  @ 4719514ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              5083738
INFO  @ 5187802ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 5213818ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10101010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 5213818ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 5213818ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10101010
INFO  @ 5213818ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	170
INFO  @ 5213818ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10101010
INFO  @ 5213818ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	170
INFO  @ 5213818ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             5217070
MODE1: XMIT_FIFO_COUNT	=	          5
Wait for character transmission             5217070
SUCCESS: tx_Start bit detected after 8 cycles5239834
INFO  @ 5239834ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              5604058
INFO  @ 5708122ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 5734138ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10011010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 5734138ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 5734138ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10011010
INFO  @ 5734138ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	154
INFO  @ 5734138ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10011010
INFO  @ 5734138ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	154
INFO  @ 5734138ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             5737390
MODE1: XMIT_FIFO_COUNT	=	          4
Wait for character transmission             5737390
SUCCESS: tx_Start bit detected after 8 cycles5760154
INFO  @ 5760154ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              6124378
INFO  @ 6228442ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 6254458ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11100010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 6254458ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 6254458ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11100010
INFO  @ 6254458ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	226
INFO  @ 6254458ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11100010
INFO  @ 6254458ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	226
INFO  @ 6254458ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             6257710
MODE1: XMIT_FIFO_COUNT	=	          3
Wait for character transmission             6257710
SUCCESS: tx_Start bit detected after 8 cycles6280474
INFO  @ 6280474ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              6644698
INFO  @ 6748762ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 6774778ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10110000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 6774778ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 6774778ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10110000
INFO  @ 6774778ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	176
INFO  @ 6774778ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10110000
INFO  @ 6774778ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	176
INFO  @ 6774778ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             6778030
MODE1: XMIT_FIFO_COUNT	=	          2
Wait for character transmission             6778030
SUCCESS: tx_Start bit detected after 8 cycles6800794
INFO  @ 6800794ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              7165018
INFO  @ 7269082ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 7295098ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01000000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 7295098ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 7295098ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01000000
INFO  @ 7295098ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 64
INFO  @ 7295098ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01000000
INFO  @ 7295098ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 64
INFO  @ 7295098ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             7298350
MODE1: XMIT_FIFO_COUNT	=	          1
Wait for character transmission             7298350
SUCCESS: tx_Start bit detected after 8 cycles7321114
INFO  @ 7321114ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              7685338
INFO  @ 7789402ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 7815418ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11001010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 7815418ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 7815418ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11001010
INFO  @ 7815418ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	202
INFO  @ 7815418ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11001010
INFO  @ 7815418ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	202
INFO  @ 7815418ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission             7818670
MODE1: XMIT_FIFO_COUNT	=	          0
Wait for character transmission             7818670
SUCCESS: tx_Start bit detected after 8 cycles7841434
INFO  @ 7841434ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->              8205658
INFO  @ 8309722ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 8335738ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00100110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 8335738ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 8335738ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00100110
INFO  @ 8335738ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 38
INFO  @ 8335738ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00100110
INFO  @ 8335738ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 38
INFO  @ 8335738ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000             8336280
LSR_REG_TEMP = 00100000             8336280
Release for character transmission             8338990
MODE1: XMIT_FIFO_COUNT	=	         -1
INFO  @ 8340074ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: MODE1: TXRDYn Active since TXFIFO CLEARED by TRANSMISSION
random_object_id=          4             8341158
INFO  @ 8341158ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =           3             8341158
GEN_COUNTER =          25             8341158
Data = 00001111             8341158
Mask = 11110000             8341158
config Data = 01101001             8341158
config Data = 01101111             8341158
GEN_COUNTER =          26             8341158
GEN_COUNTER =          27             8341158
Data = 00000000             8341158
Mask = 00000000             8341158
config Data = 01100000             8341158
config Data = 00000000             8341158
TESTBENCH: DIFF_COUNTER =           3             8341158




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =          24             8341270
SUCCESS APB: APB first cycle              8341321
SUCCESS APB: APB second cycle              8341421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8341520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 01101111
DLAB = 0
addr_offst = 00             8341520
write_reg: wr_data	=	01101111
byte_en	=	0001
Update bit fields             8341520
TESTBENCH: DIFF_COUNTER =           2             8341520
IER_REG_VAL = 00001111             8341520
IER_REG_TEMP = 00001111             8341520
IIR_REG_VAL = 11000010             8341520
IIR_REG_TEMP = 11000010             8341520
COLLECTING IIR COVERAGE             8341520
IIR[3:1] = 001             8341520
Driver counter =          25             8341570
SUCCESS APB: APB first cycle              8341621
SUCCESS APB: APB second cycle              8341721
READ: reg_val =   0             8341820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000             8341820
ACTUAL DATA = 00000000             8341820




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1             8341821
Driver counter =          26             8341870
SUCCESS APB: APB first cycle              8341921
SUCCESS APB: APB second cycle              8342021
Updating Regmap at              8342120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00             8342120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8342120
TESTBENCH: DIFF_COUNTER =           0             8342120
SUCCESS : Default values output control pins of Modem Control Logic is identified             8342120
GEN_COUNTER =          28             8342120
Data = 00001000             8342120
Mask = 00000000             8342120
config Data = 01101101             8342120
config Data = 00001000             8342120
TESTBENCH: DIFF_COUNTER =           1             8342120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          27             8342270
SUCCESS APB: APB first cycle              8342321
SUCCESS APB: APB second cycle              8342421
Updating Regmap at              8342520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001000
DLAB = 0
addr_offst = 00             8342520
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields             8342520
TESTBENCH: DIFF_COUNTER =           0             8342520
MCR_REG_VAL = 00001000             8342520
MCR_REG_TEMP = 00001000             8342520
CHECK_DATA = 00001000	TEMP_DATA = 00001000             8342520
SUCCESS : MCR configured output control pins to correct values             8342520
GEN_COUNTER =          29             8342520
Data = 00000000             8342520
Mask = 00000000             8342520
config Data = 00100111             8342520
config Data = 00000000             8342520
TESTBENCH: DIFF_COUNTER =           1             8342520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          28             8342670
SUCCESS APB: APB first cycle              8342721
SUCCESS APB: APB second cycle              8342821
Updating Regmap at              8342920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00             8342920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8342920
TESTBENCH: DIFF_COUNTER =           0             8342920
MCR_REG_VAL = 00000000             8342920
MCR_REG_TEMP = 00000000             8342920
CHECK_DATA = 00000000	TEMP_DATA = 00000000             8342920
SUCCESS : MCR configured output control pins to correct values             8342920
GEN_COUNTER =          30             8342920
Data = 00001101             8342920
Mask = 00000000             8342920
config Data = 00100101             8342920
config Data = 00001101             8342920
TESTBENCH: DIFF_COUNTER =           1             8342920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          29             8343070
SUCCESS APB: APB first cycle              8343121
SUCCESS APB: APB second cycle              8343221
Updating Regmap at              8343320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00             8343320
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields             8343320
TESTBENCH: DIFF_COUNTER =           0             8343320
MCR_REG_VAL = 00001101             8343320
MCR_REG_TEMP = 00001101             8343320
CHECK_DATA = 00001101	TEMP_DATA = 00001101             8343320
SUCCESS : MCR configured output control pins to correct values             8343320
GEN_COUNTER =          31             8343320
Data = 00001000             8343320
Mask = 00000000             8343320
config Data = 10010110             8343320
config Data = 00001000             8343320
TESTBENCH: DIFF_COUNTER =           1             8343320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          30             8343470
SUCCESS APB: APB first cycle              8343521
SUCCESS APB: APB second cycle              8343621
Updating Regmap at              8343720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001000
DLAB = 0
addr_offst = 00             8343720
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields             8343720
TESTBENCH: DIFF_COUNTER =           0             8343720
MCR_REG_VAL = 00001000             8343720
MCR_REG_TEMP = 00001000             8343720
CHECK_DATA = 00001000	TEMP_DATA = 00001000             8343720
SUCCESS : MCR configured output control pins to correct values             8343720
GEN_COUNTER =          32             8343720
Data = 00000000             8343720
Mask = 00000000             8343720
config Data = 00101000             8343720
config Data = 00000000             8343720
TESTBENCH: DIFF_COUNTER =           1             8343720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          31             8343870
SUCCESS APB: APB first cycle              8343921
SUCCESS APB: APB second cycle              8344021
Updating Regmap at              8344120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00             8344120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8344120
TESTBENCH: DIFF_COUNTER =           0             8344120
MCR_REG_VAL = 00000000             8344120
MCR_REG_TEMP = 00000000             8344120
CHECK_DATA = 00000000	TEMP_DATA = 00000000             8344120
SUCCESS : MCR configured output control pins to correct values             8344120
GEN_COUNTER =          33             8344120
Data = 00000100             8344120
Mask = 00000000             8344120
config Data = 11111011             8344120
config Data = 00000100             8344120
TESTBENCH: DIFF_COUNTER =           1             8344120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          32             8344270
SUCCESS APB: APB first cycle              8344321
SUCCESS APB: APB second cycle              8344421
Updating Regmap at              8344520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00             8344520
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields             8344520
TESTBENCH: DIFF_COUNTER =           0             8344520
MCR_REG_VAL = 00000100             8344520
MCR_REG_TEMP = 00000100             8344520
CHECK_DATA = 00000100	TEMP_DATA = 00000100             8344520
SUCCESS : MCR configured output control pins to correct values             8344520
GEN_COUNTER =          34             8344520
Data = 00000101             8344520
Mask = 00000000             8344520
config Data = 10111001             8344520
config Data = 00000101             8344520
TESTBENCH: DIFF_COUNTER =           1             8344520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          33             8344670
SUCCESS APB: APB first cycle              8344721
SUCCESS APB: APB second cycle              8344821
Updating Regmap at              8344920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00             8344920
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields             8344920
TESTBENCH: DIFF_COUNTER =           0             8344920
MCR_REG_VAL = 00000101             8344920
MCR_REG_TEMP = 00000101             8344920
CHECK_DATA = 00000101	TEMP_DATA = 00000101             8344920
SUCCESS : MCR configured output control pins to correct values             8344920
GEN_COUNTER =          35             8344920
Data = 00000010             8344920
Mask = 00000000             8344920
config Data = 01111110             8344920
config Data = 00000010             8344920
TESTBENCH: DIFF_COUNTER =           1             8344920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          34             8345070
SUCCESS APB: APB first cycle              8345121
SUCCESS APB: APB second cycle              8345221
Updating Regmap at              8345320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000010
DLAB = 0
addr_offst = 00             8345320
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields             8345320
TESTBENCH: DIFF_COUNTER =           0             8345320
MCR_REG_VAL = 00000010             8345320
MCR_REG_TEMP = 00000010             8345320
CHECK_DATA = 00000010	TEMP_DATA = 00000010             8345320
SUCCESS : MCR configured output control pins to correct values             8345320
GEN_COUNTER =          36             8345320
Data = 00001000             8345320
Mask = 00000000             8345320
config Data = 01010110             8345320
config Data = 00001000             8345320
TESTBENCH: DIFF_COUNTER =           1             8345320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          35             8345470
SUCCESS APB: APB first cycle              8345521
SUCCESS APB: APB second cycle              8345621
Updating Regmap at              8345720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001000
DLAB = 0
addr_offst = 00             8345720
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields             8345720
TESTBENCH: DIFF_COUNTER =           0             8345720
MCR_REG_VAL = 00001000             8345720
MCR_REG_TEMP = 00001000             8345720
CHECK_DATA = 00001000	TEMP_DATA = 00001000             8345720
SUCCESS : MCR configured output control pins to correct values             8345720
GEN_COUNTER =          37             8345720
Data = 00000000             8345720
Mask = 00000000             8345720
config Data = 11101001             8345720
config Data = 00000000             8345720
TESTBENCH: DIFF_COUNTER =           1             8345720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          36             8345870
SUCCESS APB: APB first cycle              8345921
SUCCESS APB: APB second cycle              8346021
Updating Regmap at              8346120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00             8346120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8346120
TESTBENCH: DIFF_COUNTER =           0             8346120
MCR_REG_VAL = 00000000             8346120
MCR_REG_TEMP = 00000000             8346120
CHECK_DATA = 00000000	TEMP_DATA = 00000000             8346120
SUCCESS : MCR configured output control pins to correct values             8346120
GEN_COUNTER =          38             8346120
Data = 00001000             8346120
Mask = 00000000             8346120
config Data = 00101010             8346120
config Data = 00001000             8346120
TESTBENCH: DIFF_COUNTER =           1             8346120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          37             8346270
SUCCESS APB: APB first cycle              8346321
SUCCESS APB: APB second cycle              8346421
Updating Regmap at              8346520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001000
DLAB = 0
addr_offst = 00             8346520
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields             8346520
TESTBENCH: DIFF_COUNTER =           0             8346520
MCR_REG_VAL = 00001000             8346520
MCR_REG_TEMP = 00001000             8346520
CHECK_DATA = 00001000	TEMP_DATA = 00001000             8346520
SUCCESS : MCR configured output control pins to correct values             8346520
GEN_COUNTER =          39             8346520
Data = 00001101             8346520
Mask = 00000000             8346520
config Data = 10100111             8346520
config Data = 00001101             8346520
TESTBENCH: DIFF_COUNTER =           1             8346520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          38             8346670
SUCCESS APB: APB first cycle              8346721
SUCCESS APB: APB second cycle              8346821
Updating Regmap at              8346920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00             8346920
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields             8346920
TESTBENCH: DIFF_COUNTER =           0             8346920
MCR_REG_VAL = 00001101             8346920
MCR_REG_TEMP = 00001101             8346920
CHECK_DATA = 00001101	TEMP_DATA = 00001101             8346920
SUCCESS : MCR configured output control pins to correct values             8346920
GEN_COUNTER =          40             8346920
Data = 00000111             8346920
Mask = 00000000             8346920
config Data = 01111110             8346920
config Data = 00000111             8346920
TESTBENCH: DIFF_COUNTER =           1             8346920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          39             8347070
SUCCESS APB: APB first cycle              8347121
SUCCESS APB: APB second cycle              8347221
Updating Regmap at              8347320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000111
DLAB = 0
addr_offst = 00             8347320
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields             8347320
TESTBENCH: DIFF_COUNTER =           0             8347320
MCR_REG_VAL = 00000111             8347320
MCR_REG_TEMP = 00000111             8347320
CHECK_DATA = 00000111	TEMP_DATA = 00000111             8347320
SUCCESS : MCR configured output control pins to correct values             8347320
GEN_COUNTER =          41             8347320
Data = 00001010             8347320
Mask = 00000000             8347320
config Data = 00011010             8347320
config Data = 00001010             8347320
TESTBENCH: DIFF_COUNTER =           1             8347320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          40             8347470
SUCCESS APB: APB first cycle              8347521
SUCCESS APB: APB second cycle              8347621
Updating Regmap at              8347720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00             8347720
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields             8347720
TESTBENCH: DIFF_COUNTER =           0             8347720
MCR_REG_VAL = 00001010             8347720
MCR_REG_TEMP = 00001010             8347720
CHECK_DATA = 00001010	TEMP_DATA = 00001010             8347720
SUCCESS : MCR configured output control pins to correct values             8347720
GEN_COUNTER =          42             8347720
Data = 00000011             8347720
Mask = 00000000             8347720
config Data = 01111000             8347720
config Data = 00000011             8347720
TESTBENCH: DIFF_COUNTER =           1             8347720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          41             8347870
SUCCESS APB: APB first cycle              8347921
SUCCESS APB: APB second cycle              8348021
Updating Regmap at              8348120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00             8348120
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields             8348120
TESTBENCH: DIFF_COUNTER =           0             8348120
MCR_REG_VAL = 00000011             8348120
MCR_REG_TEMP = 00000011             8348120
CHECK_DATA = 00000011	TEMP_DATA = 00000011             8348120
SUCCESS : MCR configured output control pins to correct values             8348120
GEN_COUNTER =          43             8348204
TESTBENCH: DIFF_COUNTER =           1             8348204
MSR_REG_VAL = 11011001             8348204
MSR_REG_TEMP = 11011001             8348204




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          42             8348270
SUCCESS APB: APB first cycle              8348321
SUCCESS APB: APB second cycle              8348421
READ: reg_val = 217             8348520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011001             8348520
ACTUAL DATA = 11011001             8348520
MSR_REG_VAL = 11010000             8348520
MSR_REG_TEMP = 11010000             8348520
TESTBENCH: DIFF_COUNTER =           0             8348521
1. PR_DATA = 11011001	PSEL = 1             8348521
2. PR_DATA = 11011001	PSEL = 0             8348620
CONFIG_BIT = 0010             8348620
SUCCESS  : Model control inputs getting reflected in MSR             8348620
GEN_COUNTER =          44             8348746
TESTBENCH: DIFF_COUNTER =           1             8348746




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          43             8348870
SUCCESS APB: APB first cycle              8348921
SUCCESS APB: APB second cycle              8349021
READ: reg_val = 208             8349120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010000             8349120
ACTUAL DATA = 11010000             8349120
TESTBENCH: DIFF_COUNTER =           0             8349121
1. PR_DATA = 11010000	PSEL = 1             8349121
2. PR_DATA = 11010000	PSEL = 0             8349220
CONFIG_BIT = 0010             8349220
SUCCESS  : Model control inputs getting reflected in MSR             8349220
GEN_COUNTER =          45             8349288
TESTBENCH: DIFF_COUNTER =           1             8349288
MSR_REG_VAL = 01011000             8349288
MSR_REG_TEMP = 01011000             8349288




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          44             8349370
SUCCESS APB: APB first cycle              8349421
SUCCESS APB: APB second cycle              8349521
READ: reg_val =  88             8349620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01011000             8349620
ACTUAL DATA = 01011000             8349620
MSR_REG_VAL = 01010000             8349620
MSR_REG_TEMP = 01010000             8349620
TESTBENCH: DIFF_COUNTER =           0             8349621
1. PR_DATA = 01011000	PSEL = 1             8349621
2. PR_DATA = 01011000	PSEL = 0             8349720
CONFIG_BIT = 1010             8349720
SUCCESS  : Model control inputs getting reflected in MSR             8349720
GEN_COUNTER =          46             8349830
TESTBENCH: DIFF_COUNTER =           1             8349830
MSR_REG_VAL = 11011000             8349830
MSR_REG_TEMP = 11011000             8349830




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          45             8349970
SUCCESS APB: APB first cycle              8350021
SUCCESS APB: APB second cycle              8350121
READ: reg_val = 216             8350220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011000             8350220
ACTUAL DATA = 11011000             8350220
MSR_REG_VAL = 11010000             8350220
MSR_REG_TEMP = 11010000             8350220
TESTBENCH: DIFF_COUNTER =           0             8350221
1. PR_DATA = 11011000	PSEL = 1             8350221
2. PR_DATA = 11011000	PSEL = 0             8350320
CONFIG_BIT = 0010             8350320
SUCCESS  : Model control inputs getting reflected in MSR             8350320
GEN_COUNTER =          47             8350372
TESTBENCH: DIFF_COUNTER =           1             8350372
MSR_REG_VAL = 01011000             8350372
MSR_REG_TEMP = 01011000             8350372




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          46             8350470
SUCCESS APB: APB first cycle              8350521
SUCCESS APB: APB second cycle              8350621
READ: reg_val =  88             8350720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01011000             8350720
ACTUAL DATA = 01011000             8350720
MSR_REG_VAL = 01010000             8350720
MSR_REG_TEMP = 01010000             8350720
TESTBENCH: DIFF_COUNTER =           0             8350721
1. PR_DATA = 01011000	PSEL = 1             8350721
2. PR_DATA = 01011000	PSEL = 0             8350820
CONFIG_BIT = 1010             8350820
SUCCESS  : Model control inputs getting reflected in MSR             8350820
GEN_COUNTER =          48             8350914
TESTBENCH: DIFF_COUNTER =           1             8350914
MSR_REG_VAL = 00110110             8350914
MSR_REG_TEMP = 00110110             8350914




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          47             8350970
SUCCESS APB: APB first cycle              8351021
SUCCESS APB: APB second cycle              8351121
READ: reg_val =  54             8351220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00110110             8351220
ACTUAL DATA = 00110110             8351220
MSR_REG_VAL = 00110000             8351220
MSR_REG_TEMP = 00110000             8351220
TESTBENCH: DIFF_COUNTER =           0             8351221
1. PR_DATA = 00110110	PSEL = 1             8351221
2. PR_DATA = 00110110	PSEL = 0             8351320
CONFIG_BIT = 1100             8351320
SUCCESS  : Model control inputs getting reflected in MSR             8351320
GEN_COUNTER =          49             8351456
TESTBENCH: DIFF_COUNTER =           1             8351456
MSR_REG_VAL = 01100001             8351456
MSR_REG_TEMP = 01100001             8351456




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          48             8351570
SUCCESS APB: APB first cycle              8351621
SUCCESS APB: APB second cycle              8351721
READ: reg_val =  97             8351820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01100001             8351820
ACTUAL DATA = 01100001             8351820
MSR_REG_VAL = 01100000             8351820
MSR_REG_TEMP = 01100000             8351820
TESTBENCH: DIFF_COUNTER =           0             8351821
1. PR_DATA = 01100001	PSEL = 1             8351821
2. PR_DATA = 01100001	PSEL = 0             8351920
CONFIG_BIT = 1001             8351920
SUCCESS  : Model control inputs getting reflected in MSR             8351920
GEN_COUNTER =          50             8351998
TESTBENCH: DIFF_COUNTER =           1             8351998
MSR_REG_VAL = 11101000             8351998
MSR_REG_TEMP = 11101000             8351998




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          49             8352070
SUCCESS APB: APB first cycle              8352121
SUCCESS APB: APB second cycle              8352221
READ: reg_val = 232             8352320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11101000             8352320
ACTUAL DATA = 11101000             8352320
MSR_REG_VAL = 11100000             8352320
MSR_REG_TEMP = 11100000             8352320
TESTBENCH: DIFF_COUNTER =           0             8352321
1. PR_DATA = 11101000	PSEL = 1             8352321
2. PR_DATA = 11101000	PSEL = 0             8352420
CONFIG_BIT = 0001             8352420
SUCCESS  : Model control inputs getting reflected in MSR             8352420
GEN_COUNTER =          51             8352540
TESTBENCH: DIFF_COUNTER =           1             8352540
MSR_REG_VAL = 00001110             8352540
MSR_REG_TEMP = 00001110             8352540




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          50             8352670
SUCCESS APB: APB first cycle              8352721
SUCCESS APB: APB second cycle              8352821
READ: reg_val =  14             8352920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001110             8352920
ACTUAL DATA = 00001110             8352920
MSR_REG_VAL = 00000000             8352920
MSR_REG_TEMP = 00000000             8352920
TESTBENCH: DIFF_COUNTER =           0             8352921
1. PR_DATA = 00001110	PSEL = 1             8352921
2. PR_DATA = 00001110	PSEL = 0             8353020
CONFIG_BIT = 1111             8353020
SUCCESS  : Model control inputs getting reflected in MSR             8353020
GEN_COUNTER =          52             8353082
TESTBENCH: DIFF_COUNTER =           1             8353082
MSR_REG_VAL = 01000000             8353082
MSR_REG_TEMP = 01000000             8353082




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          51             8353170
SUCCESS APB: APB first cycle              8353221
SUCCESS APB: APB second cycle              8353321
READ: reg_val =  64             8353420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01000000             8353420
ACTUAL DATA = 01000000             8353420
TESTBENCH: DIFF_COUNTER =           0             8353421
1. PR_DATA = 01000000	PSEL = 1             8353421
2. PR_DATA = 01000000	PSEL = 0             8353520
CONFIG_BIT = 1011             8353520
SUCCESS  : Model control inputs getting reflected in MSR             8353520
GEN_COUNTER =          53             8353624
TESTBENCH: DIFF_COUNTER =           1             8353624
MSR_REG_VAL = 00000100             8353624
MSR_REG_TEMP = 00000100             8353624




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          52             8353770
SUCCESS APB: APB first cycle              8353821
SUCCESS APB: APB second cycle              8353921
READ: reg_val =   4             8354020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000100             8354020
ACTUAL DATA = 00000100             8354020
MSR_REG_VAL = 00000000             8354020
MSR_REG_TEMP = 00000000             8354020
TESTBENCH: DIFF_COUNTER =           0             8354021
1. PR_DATA = 00000100	PSEL = 1             8354021
2. PR_DATA = 00000100	PSEL = 0             8354120
CONFIG_BIT = 1111             8354120
SUCCESS  : Model control inputs getting reflected in MSR             8354120
GEN_COUNTER =          54             8354166
TESTBENCH: DIFF_COUNTER =           1             8354166
MSR_REG_VAL = 01110011             8354166
MSR_REG_TEMP = 01110011             8354166




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          53             8354270
SUCCESS APB: APB first cycle              8354321
SUCCESS APB: APB second cycle              8354421
READ: reg_val = 115             8354520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110011             8354520
ACTUAL DATA = 01110011             8354520
MSR_REG_VAL = 01110000             8354520
MSR_REG_TEMP = 01110000             8354520
TESTBENCH: DIFF_COUNTER =           0             8354521
1. PR_DATA = 01110011	PSEL = 1             8354521
2. PR_DATA = 01110011	PSEL = 0             8354620
CONFIG_BIT = 1000             8354620
SUCCESS  : Model control inputs getting reflected in MSR             8354620
GEN_COUNTER =          55             8354708
TESTBENCH: DIFF_COUNTER =           1             8354708
MSR_REG_VAL = 11111000             8354708
MSR_REG_TEMP = 11111000             8354708




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          54             8354770
SUCCESS APB: APB first cycle              8354821
SUCCESS APB: APB second cycle              8354921
READ: reg_val = 248             8355020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111000             8355020
ACTUAL DATA = 11111000             8355020
MSR_REG_VAL = 11110000             8355020
MSR_REG_TEMP = 11110000             8355020
TESTBENCH: DIFF_COUNTER =           0             8355021
1. PR_DATA = 11111000	PSEL = 1             8355021
2. PR_DATA = 11111000	PSEL = 0             8355120
CONFIG_BIT = 0000             8355120
SUCCESS  : Model control inputs getting reflected in MSR             8355120
GEN_COUNTER =          56             8355250
TESTBENCH: DIFF_COUNTER =           1             8355250
MSR_REG_VAL = 10110100             8355250
MSR_REG_TEMP = 10110100             8355250




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          55             8355370
SUCCESS APB: APB first cycle              8355421
SUCCESS APB: APB second cycle              8355521
READ: reg_val = 180             8355620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10110100             8355620
ACTUAL DATA = 10110100             8355620
MSR_REG_VAL = 10110000             8355620
MSR_REG_TEMP = 10110000             8355620
TESTBENCH: DIFF_COUNTER =           0             8355621
1. PR_DATA = 10110100	PSEL = 1             8355621
2. PR_DATA = 10110100	PSEL = 0             8355720
CONFIG_BIT = 0100             8355720
SUCCESS  : Model control inputs getting reflected in MSR             8355720
GEN_COUNTER =          57             8355792
TESTBENCH: DIFF_COUNTER =           1             8355792
MSR_REG_VAL = 00111000             8355792
MSR_REG_TEMP = 00111000             8355792




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          56             8355870
SUCCESS APB: APB first cycle              8355921
SUCCESS APB: APB second cycle              8356021
READ: reg_val =  56             8356120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111000             8356120
ACTUAL DATA = 00111000             8356120
MSR_REG_VAL = 00110000             8356120
MSR_REG_TEMP = 00110000             8356120
TESTBENCH: DIFF_COUNTER =           0             8356121
1. PR_DATA = 00111000	PSEL = 1             8356121
2. PR_DATA = 00111000	PSEL = 0             8356220
CONFIG_BIT = 1100             8356220
SUCCESS  : Model control inputs getting reflected in MSR             8356220
GEN_COUNTER =          58             8356220
TESTBENCH: DIFF_COUNTER =           1             8356220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          57             8356370
SUCCESS APB: APB first cycle              8356421
SUCCESS APB: APB second cycle              8356521
READ: reg_val =  48             8356620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00110000             8356620
ACTUAL DATA = 00110000             8356620
TESTBENCH: DIFF_COUNTER =           0             8356621
SUCCESS : Delta fields are getting default values (Low) afret MSR Read             8356621
GEN_COUNTER =          59             8356621
TESTBENCH: DIFF_COUNTER =           1             8356621
MSR_REG_VAL = 11111000             8356621
MSR_REG_TEMP = 11111000             8356621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          58             8356770
SUCCESS APB: APB first cycle              8356821
SUCCESS APB: APB second cycle              8356921
READ: reg_val = 248             8357020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111000             8357020
ACTUAL DATA = 11111000             8357020
MSR_REG_VAL = 11110000             8357020
MSR_REG_TEMP = 11110000             8357020
TESTBENCH: DIFF_COUNTER =           0             8357021
GEN_COUNTER =          60             8357021
TESTBENCH: DIFF_COUNTER =           1             8357021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          59             8357170
SUCCESS APB: APB first cycle              8357221
SUCCESS APB: APB second cycle              8357321
READ: reg_val = 240             8357420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000             8357420
ACTUAL DATA = 11110000             8357420
TESTBENCH: DIFF_COUNTER =           0             8357421
MSR_REG_VAL = 00001111             8357421
MSR_REG_TEMP = 00001111             8357421
GEN_COUNTER =          61             8357431
TESTBENCH: DIFF_COUNTER =           1             8357431




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          60             8357570
SUCCESS APB: APB first cycle              8357621
SUCCESS APB: APB second cycle              8357721
READ: reg_val =  15             8357820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111             8357820
ACTUAL DATA = 00001111             8357820
MSR_REG_VAL = 00000000             8357820
MSR_REG_TEMP = 00000000             8357820
TESTBENCH: DIFF_COUNTER =           0             8357821
GEN_COUNTER =          62             8357821
TESTBENCH: DIFF_COUNTER =           1             8357821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          61             8357970
SUCCESS APB: APB first cycle              8358021
SUCCESS APB: APB second cycle              8358121
READ: reg_val =   0             8358220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000             8358220
ACTUAL DATA = 00000000             8358220
TESTBENCH: DIFF_COUNTER =           0             8358221
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines             8358221
GEN_COUNTER =          63             8358221
TESTBENCH: DIFF_COUNTER =           1             8358221
MSR_REG_VAL = 11111011             8358221
MSR_REG_TEMP = 11111011             8358221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          62             8358370
SUCCESS APB: APB first cycle              8358421
SUCCESS APB: APB second cycle              8358521
READ: reg_val = 251             8358620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011             8358620
ACTUAL DATA = 11111011             8358620
MSR_REG_VAL = 11110000             8358620
MSR_REG_TEMP = 11110000             8358620
TESTBENCH: DIFF_COUNTER =           0             8358621
GEN_COUNTER =          64             8358621
TESTBENCH: DIFF_COUNTER =           1             8358621
MSR_REG_VAL = 00001111             8358621
MSR_REG_TEMP = 00001111             8358621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          63             8358770
SUCCESS APB: APB first cycle              8358821
SUCCESS APB: APB second cycle              8358921
READ: reg_val =  15             8359020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111             8359020
ACTUAL DATA = 00001111             8359020
MSR_REG_VAL = 00000000             8359020
MSR_REG_TEMP = 00000000             8359020
TESTBENCH: DIFF_COUNTER =           0             8359021
GEN_COUNTER =          65             8359021
TESTBENCH: DIFF_COUNTER =           1             8359021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          64             8359170
SUCCESS APB: APB first cycle              8359221
SUCCESS APB: APB second cycle              8359321
READ: reg_val =   0             8359420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000             8359420
ACTUAL DATA = 00000000             8359420
TESTBENCH: DIFF_COUNTER =           0             8359421
GEN_COUNTER =          66             8359421
TESTBENCH: DIFF_COUNTER =           1             8359421
MSR_REG_VAL = 11111011             8359421
MSR_REG_TEMP = 11111011             8359421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          65             8359570
SUCCESS APB: APB first cycle              8359621
SUCCESS APB: APB second cycle              8359721
READ: reg_val = 251             8359820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011             8359820
ACTUAL DATA = 11111011             8359820
MSR_REG_VAL = 11110000             8359820
MSR_REG_TEMP = 11110000             8359820
TESTBENCH: DIFF_COUNTER =           0             8359821
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines             8359821
random_object_id=         10             8360670
INFO  @ 8360670ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =           4             8360670
random_object_id=          2             8361754
INFO  @ 8361754ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =           5             8361754
SUCCESS: tx_Start bit detected after 8 cycles8361754
INFO  @ 8361754ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
LCR_REG_VAL = 00000000             8361820
LCR_REG_TEMP = 00000000             8361820
LSR_REG_VAL = 01100000             8361820
LSR_REG_TEMP = 01100000             8361820
FCR_REG_VAL = 00000001             8361820
FCR_REG_TEMP = 00000001             8361820
IIR_REG_VAL = 11000001             8361820
IIR_REG_TEMP = 11000001             8361820
COLLECTING IIR COVERAGE             8361820
IIR[3:1] = 000             8361820
IER_REG_VAL = 00000000             8361820
IER_REG_TEMP = 00000000             8361820
MCR_REG_VAL = 00000000             8361820
MCR_REG_TEMP = 00000000             8361820
MSR_REG_VAL = 00000000             8361820
MSR_REG_TEMP = 00000000             8361820
DLL_REG_VAL = 00000000             8361820
DLL_REG_TEMP = 00000000             8361820
DLL, DLM has changed             8361820
GEN_COUNTER =          67             8361920
Data = 10000000             8361920
Mask = 00011111             8361920
config Data = 00001101             8361920
config Data = 10001101             8361920
BAUD_VALUE =       19200
GEN_COUNTER =          68             8361920
Data = 00000110             8361920
Mask = 00000000             8361920
config Data = 11000110             8361920
config Data = 00000110             8361920
GEN_COUNTER =          69             8361920
Data = 00000000             8361920
Mask = 00000000             8361920
config Data = 11111110             8361920
config Data = 00000000             8361920
GEN_COUNTER =          70             8361920
Data = 00011111             8361920
Mask = 00011111             8361920
config Data = 10101111             8361920
config Data = 00001111             8361920
TESTBENCH: DIFF_COUNTER =           4             8361920




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =          71             8362020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           5             8362020
MSR_REG_VAL = 11111011             8362020
MSR_REG_TEMP = 11111011             8362020
Driver counter =          66             8362070
SUCCESS APB: APB first cycle              8362121
SUCCESS APB: APB second cycle              8362221




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              8362320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001101
DLAB = 0
addr_offst = 00             8362320
write_reg: wr_data	=	10001101
byte_en	=	0001
Update bit fields             8362320
TESTBENCH: DIFF_COUNTER =           4             8362320
LCR_REG_VAL = 10001101             8362320
LCR_REG_TEMP = 10001101             8362320
Driver counter =          67             8362370
SUCCESS APB: APB first cycle              8362421
SUCCESS APB: APB second cycle              8362521




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              8362620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             8362620
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             8362620
TESTBENCH: DIFF_COUNTER =           3             8362620
DLL_REG_VAL = 00000110             8362620
DLL_REG_TEMP = 00000110             8362620
DLL, DLM has changed             8362620
Driver counter =          68             8362670
SUCCESS APB: APB first cycle              8362721
SUCCESS APB: APB second cycle              8362821




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8362920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             8362920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8362920
TESTBENCH: DIFF_COUNTER =           2             8362920
Driver counter =          69             8362970
SUCCESS APB: APB first cycle              8363021
SUCCESS APB: APB second cycle              8363121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8363220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001111
DLAB = 1
addr_offst = 00             8363220
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields             8363220
TESTBENCH: DIFF_COUNTER =           1             8363220
LCR_REG_VAL = 00001111             8363220
LCR_REG_TEMP = 00001111             8363220
Driver counter =          70             8363270
SUCCESS APB: APB first cycle              8363321
SUCCESS APB: APB second cycle              8363421
READ: reg_val = 193             8363520
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001             8363520
ACTUAL DATA = 11000001             8363520
TESTBENCH: DIFF_COUNTER =           0             8363521
I am here
GEN_COUNTER =          72             8363521
Data = 00011111             8363521
Mask = 00011111             8363521
config Data = 00111001             8363521
config Data = 00011001             8363521
GEN_COUNTER =          73             8363521
Data = 00000010             8363521
Mask = 11111000             8363521
config Data = 01010011             8363521
config Data = 01010010             8363521
GEN_COUNTER =          74             8363521
Data = 11111011             8363521
Mask = 11111011             8363521
config Data = 10001010             8363521
config Data = 10001010             8363521
GEN_COUNTER =          75             8363521
Data = 11000111             8363521
Mask = 00111000             8363521
config Data = 11000110             8363521
config Data = 11000111             8363521
TESTBENCH: DIFF_COUNTER =           4             8363521




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =          71             8363670
SUCCESS APB: APB first cycle              8363721
SUCCESS APB: APB second cycle              8363821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              8363920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011001
DLAB = 0
addr_offst = 00             8363920
write_reg: wr_data	=	00011001
byte_en	=	0001
Update bit fields             8363920
TESTBENCH: DIFF_COUNTER =           3             8363920
LCR_REG_VAL = 00011001             8363920
LCR_REG_TEMP = 00011001             8363920
Driver counter =          72             8363970
SUCCESS APB: APB first cycle              8364021
SUCCESS APB: APB second cycle              8364121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8364220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 01010010
DLAB = 0
addr_offst = 00             8364220
write_reg: wr_data	=	01010010
byte_en	=	0001
Update bit fields             8364220
TESTBENCH: DIFF_COUNTER =           2             8364220
IER_REG_VAL = 00000010             8364220
IER_REG_TEMP = 00000010             8364220
IIR_REG_VAL = 11000010             8364220
IIR_REG_TEMP = 11000010             8364220
COLLECTING IIR COVERAGE             8364220
IIR[3:1] = 001             8364220
Driver counter =          73             8364270
SUCCESS APB: APB first cycle              8364321
SUCCESS APB: APB second cycle              8364421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8364520
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10001010
DLAB = 0
addr_offst = 00             8364520
write_reg: wr_data	=	10001010
byte_en	=	0001
Update bit fields             8364520
TESTBENCH: DIFF_COUNTER =           1             8364520
FCR_REG_VAL = 10001011             8364520
FCR_REG_TEMP = 10001011             8364520
Driver counter =          74             8364570
SUCCESS APB: APB first cycle              8364621
SUCCESS APB: APB second cycle              8364721
Updating Regmap at              8364820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11000111
DLAB = 0
addr_offst = 00             8364820
write_reg: wr_data	=	11000111
byte_en	=	0001
Update bit fields             8364820
data is 11000111
TESTBENCH: DIFF_COUNTER =           0             8364820
LSR_REG_VAL = 00000000             8364820
LSR_REG_TEMP = 00000000             8364820
IIR_REG_VAL = 11000011             8364820
IIR_REG_TEMP = 11000011             8364820
INFO  @ 8370426ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000             8370968
LSR_REG_TEMP = 00100000             8370968
IIR_REG_VAL = 11000010             8370968
IIR_REG_TEMP = 11000010             8370968
SUCCESS: tx_Start bit detected after 8 cycles8396442
INFO  @ 8396442ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 8760666ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 8812698ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 8838714ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00011100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 0
INFO  @ 8838714ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 8838714ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00011100
INFO  @ 8838714ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 28
INFO  @ 8838714ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00011100
INFO  @ 8838714ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 28
LSR_REG_VAL = 01100000             8838714
LSR_REG_TEMP = 01100000             8838714
GEN_COUNTER =          76             8988316
TESTBENCH: DIFF_COUNTER =           1             8988316




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          75             8988370
SUCCESS APB: APB first cycle              8988421
SUCCESS APB: APB second cycle              8988521
READ: reg_val = 194             8988620
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010             8988620
ACTUAL DATA = 11000010             8988620
TESTBENCH: DIFF_COUNTER =           0             8988621
SUCCESS: THRE successfully detected in IIR             8988621
SUCCESS: THRE interrupt observed at the IRQ pin             8988621
GEN_COUNTER =          77             8988621
TESTBENCH: DIFF_COUNTER =           1             8988621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          76             8988770
SUCCESS APB: APB first cycle              8988821
SUCCESS APB: APB second cycle              8988921
READ: reg_val = 194             8989020
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010             8989020
ACTUAL DATA = 11000010             8989020
TESTBENCH: DIFF_COUNTER =           0             8989021
GEN_COUNTER =          78             8989021
Data = 01100110             8989021
Mask = 10011001             8989021
config Data = 10011101             8989021
config Data = 11111111             8989021
GEN_COUNTER =          79             8989021
TESTBENCH: DIFF_COUNTER =           2             8989021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =          77             8989170
SUCCESS APB: APB first cycle              8989221
SUCCESS APB: APB second cycle              8989321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8989420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00             8989420
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields             8989420
data is 11111111
TESTBENCH: DIFF_COUNTER =           1             8989420
LSR_REG_VAL = 00000000             8989420
LSR_REG_TEMP = 00000000             8989420
IIR_REG_VAL = 11000011             8989420
IIR_REG_TEMP = 11000011             8989420
Driver counter =          78             8989470
SUCCESS APB: APB first cycle              8989521
SUCCESS APB: APB second cycle              8989621
READ: reg_val = 195             8989720
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000011             8989720
ACTUAL DATA = 11000001             8989720
TESTBENCH: DIFF_COUNTER =           0             8989721
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO             8989721
random_object_id=         10             8990474
INFO  @ 8990474ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =           6             8990474
random_object_id=          3             8991558
INFO  @ 8991558ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 8991558ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 8991558ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =           7             8991558
LCR_REG_VAL = 00000000             8991620
LCR_REG_TEMP = 00000000             8991620
LSR_REG_VAL = 01100000             8991620
LSR_REG_TEMP = 01100000             8991620
FCR_REG_VAL = 00000001             8991620
FCR_REG_TEMP = 00000001             8991620
IIR_REG_VAL = 11000001             8991620
IIR_REG_TEMP = 11000001             8991620
COLLECTING IIR COVERAGE             8991620
IIR[3:1] = 000             8991620
IER_REG_VAL = 00000000             8991620
IER_REG_TEMP = 00000000             8991620
MSR_REG_VAL = 00000000             8991620
MSR_REG_TEMP = 00000000             8991620
DLL_REG_VAL = 00000000             8991620
DLL_REG_TEMP = 00000000             8991620
DLL, DLM has changed             8991620
GEN_COUNTER =          80             8991820
Data = 10000000             8991820
Mask = 00011111             8991820
config Data = 10011101             8991820
config Data = 10011101             8991820
BAUD_VALUE =       19200
GEN_COUNTER =          81             8991820
Data = 00000110             8991820
Mask = 00000000             8991820
config Data = 11111100             8991820
config Data = 00000110             8991820
GEN_COUNTER =          82             8991820
Data = 00000000             8991820
Mask = 00000000             8991820
config Data = 00101011             8991820
config Data = 00000000             8991820
GEN_COUNTER =          83             8991820
Data = 00011111             8991820
Mask = 00011111             8991820
config Data = 10111110             8991820
config Data = 00011110             8991820
LSR[0] is not Set after Reset -> 8991820
GEN_COUNTER =          84             8991820
Data = 01011111             8991820
Mask = 01011111             8991820
config Data = 01000001             8991820
config Data = 01000001             8991820
GEN_COUNTER =          85             8991820
Data = 00000101             8991820
Mask = 11111010             8991820
config Data = 11111001             8991820
config Data = 11111101             8991820
Trigger-level = 10000000             8991820
GEN_COUNTER =          86             8991820
Data = 10000001             8991820
Mask = 00111100             8991820
config Data = 10101000             8991820
config Data = 10101001             8991820
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           7             8991820
MSR_REG_VAL = 11111011             8991820
MSR_REG_TEMP = 11111011             8991820




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7             8991920
Driver counter =          79             8991970
SUCCESS APB: APB first cycle              8992021
SUCCESS APB: APB second cycle              8992121




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at              8992220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011101
DLAB = 0
addr_offst = 00             8992220
write_reg: wr_data	=	10011101
byte_en	=	0001
Update bit fields             8992220
TESTBENCH: DIFF_COUNTER =           6             8992220
LCR_REG_VAL = 10011101             8992220
LCR_REG_TEMP = 10011101             8992220
Driver counter =          80             8992270
SUCCESS APB: APB first cycle              8992321
SUCCESS APB: APB second cycle              8992421




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at              8992520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00             8992520
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields             8992520
TESTBENCH: DIFF_COUNTER =           5             8992520
DLL_REG_VAL = 00000110             8992520
DLL_REG_TEMP = 00000110             8992520
DLL, DLM has changed             8992520
Driver counter =          81             8992570
SUCCESS APB: APB first cycle              8992621
SUCCESS APB: APB second cycle              8992721




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at              8992820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00             8992820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields             8992820
TESTBENCH: DIFF_COUNTER =           4             8992820
Driver counter =          82             8992870
SUCCESS APB: APB first cycle              8992921
SUCCESS APB: APB second cycle              8993021




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at              8993120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 1
addr_offst = 00             8993120
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields             8993120
TESTBENCH: DIFF_COUNTER =           3             8993120
LCR_REG_VAL = 00011110             8993120
LCR_REG_TEMP = 00011110             8993120
Driver counter =          83             8993170
SUCCESS APB: APB first cycle              8993221
SUCCESS APB: APB second cycle              8993321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at              8993420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000001
DLAB = 0
addr_offst = 00             8993420
write_reg: wr_data	=	01000001
byte_en	=	0001
Update bit fields             8993420
TESTBENCH: DIFF_COUNTER =           2             8993420
LCR_REG_VAL = 01000001             8993420
LCR_REG_TEMP = 01000001             8993420
Driver counter =          84             8993470
SUCCESS APB: APB first cycle              8993521
SUCCESS APB: APB second cycle              8993621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at              8993720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11111101
DLAB = 0
addr_offst = 00             8993720
write_reg: wr_data	=	11111101
byte_en	=	0001
Update bit fields             8993720
TESTBENCH: DIFF_COUNTER =           1             8993720
IER_REG_VAL = 00001101             8993720
IER_REG_TEMP = 00001101             8993720
IIR_REG_VAL = 11000000             8993720
IIR_REG_TEMP = 11000000             8993720
Driver counter =          85             8993770
SUCCESS APB: APB first cycle              8993821
SUCCESS APB: APB second cycle              8993921
Updating Regmap at              8994020
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10101001
DLAB = 0
addr_offst = 00             8994020
write_reg: wr_data	=	10101001
byte_en	=	0001
Update bit fields             8994020
TESTBENCH: DIFF_COUNTER =           0             8994020
FCR_REG_VAL = 10001001             8994020
FCR_REG_TEMP = 10001001             8994020
REGMAP: CHAR_LENGTH =           8             8994020
TESTCASE TRIGGER_DEPTH =           8             8994020
TIMEOUT WAIT,           1 ->              8994020
FRAME_COUNT =           1             8994020
PAR_VAL = 0             8994020
CHARACTER FRAME TIME =           8             8994020
CHARACTER LENGTH = 01             8994020
***** Starting detection on Receiver side *****8994020
TIMEOUT WAIT,           2 ->              8996978
TIMEOUT WAIT,           3 ->              9000230
TIMEOUT WAIT,           4 ->              9003482
TIMEOUT WAIT,           5 ->              9006734
TIMEOUT WAIT,           6 ->              9009986
TIMEOUT WAIT,           7 ->              9013238
TIMEOUT WAIT,           8 ->              9016490
TIMEOUT WAIT,           9 ->              9019742
SUCCESS: rx_Start bit detected after 8 cycles9019742
**** Initiate capturing frame bits ***********9019742
TIMEOUT WAIT,          10 ->              9022994
TIMEOUT WAIT,          11 ->              9026246
TIMEOUT WAIT,          12 ->              9029498
TIMEOUT WAIT,          13 ->              9032750
TIMEOUT WAIT,          14 ->              9036002
TIMEOUT WAIT,          15 ->              9039254
TIMEOUT WAIT,          16 ->              9042506
TIMEOUT WAIT,          17 ->              9045758
TIMEOUT WAIT,          18 ->              9049010
TIMEOUT WAIT,          19 ->              9052262
TIMEOUT WAIT,          20 ->              9055514
TIMEOUT WAIT,          21 ->              9058766
TIMEOUT WAIT,          22 ->              9062018
TIMEOUT WAIT,          23 ->              9065270
TIMEOUT WAIT,          24 ->              9068522
TIMEOUT WAIT,          25 ->              9071774
TIMEOUT WAIT,          26 ->              9075026
TIMEOUT WAIT,          27 ->              9078278
TIMEOUT WAIT,          28 ->              9081530
TIMEOUT WAIT,          29 ->              9084782
TIMEOUT WAIT,          30 ->              9088034
TIMEOUT WAIT,          31 ->              9091286
TIMEOUT WAIT,          32 ->              9094538
TIMEOUT WAIT,          33 ->              9097790
TIMEOUT WAIT,          34 ->              9101042
TIMEOUT WAIT,          35 ->              9104294
TIMEOUT WAIT,          36 ->              9107546
TIMEOUT WAIT,          37 ->              9110798
TIMEOUT WAIT,          38 ->              9114050
TIMEOUT WAIT,          39 ->              9117302
TIMEOUT WAIT,          40 ->              9120554
TIMEOUT WAIT,          41 ->              9123806
TIMEOUT WAIT,          42 ->              9127058
TIMEOUT WAIT,          43 ->              9130310
TIMEOUT WAIT,          44 ->              9133562
TIMEOUT WAIT,          45 ->              9136814
TIMEOUT WAIT,          46 ->              9140066
TIMEOUT WAIT,          47 ->              9143318
TIMEOUT WAIT,          48 ->              9146570
TIMEOUT WAIT,          49 ->              9149822
TIMEOUT WAIT,          50 ->              9153074
TIMEOUT WAIT,          51 ->              9156326
TIMEOUT WAIT,          52 ->              9159578
TIMEOUT WAIT,          53 ->              9162830
TIMEOUT WAIT,          54 ->              9166082
TIMEOUT WAIT,          55 ->              9169334
TIMEOUT WAIT,          56 ->              9172586
TIMEOUT WAIT,          57 ->              9175838
TIMEOUT WAIT,          58 ->              9179090
TIMEOUT WAIT,          59 ->              9182342
TIMEOUT WAIT,          60 ->              9185594
TIMEOUT WAIT,          61 ->              9188846
TIMEOUT WAIT,          62 ->              9192098
TIMEOUT WAIT,          63 ->              9195350
TIMEOUT WAIT,          64 ->              9198602
TIMEOUT WAIT,          65 ->              9201854
TIMEOUT WAIT,          66 ->              9205106
TIMEOUT WAIT,          67 ->              9208358
TIMEOUT WAIT,          68 ->              9211610
TIMEOUT WAIT,          69 ->              9214862
TIMEOUT WAIT,          70 ->              9218114
TIMEOUT WAIT,          71 ->              9221366
TIMEOUT WAIT,          72 ->              9224618
TIMEOUT WAIT,          73 ->              9227870
TIMEOUT WAIT,          74 ->              9231122
TIMEOUT WAIT,          75 ->              9234374
TIMEOUT WAIT,          76 ->              9237626
TIMEOUT WAIT,          77 ->              9240878
TIMEOUT WAIT,          78 ->              9244130
TIMEOUT WAIT,          79 ->              9247382
TIMEOUT WAIT,          80 ->              9250634
TIMEOUT WAIT,          81 ->              9253886
TIMEOUT WAIT,          82 ->              9257138
TIMEOUT WAIT,          83 ->              9260390
TIMEOUT WAIT,          84 ->              9263642
TIMEOUT WAIT,          85 ->              9266894
TIMEOUT WAIT,          86 ->              9270146
TIMEOUT WAIT,          87 ->              9273398
TIMEOUT WAIT,          88 ->              9276650
TIMEOUT WAIT,          89 ->              9279902
TIMEOUT WAIT,          90 ->              9283154
TIMEOUT WAIT,          91 ->              9286406
TIMEOUT WAIT,          92 ->              9289658
TIMEOUT WAIT,          93 ->              9292910
TIMEOUT WAIT,          94 ->              9296162
TIMEOUT WAIT,          95 ->              9299414
TIMEOUT WAIT,          96 ->              9302666
TIMEOUT WAIT,          97 ->              9305918
TIMEOUT WAIT,          98 ->              9309170
TIMEOUT WAIT,          99 ->              9312422
TIMEOUT WAIT,         100 ->              9315674
TIMEOUT WAIT,         101 ->              9318926
TIMEOUT WAIT,         102 ->              9322178
TIMEOUT WAIT,         103 ->              9325430
TIMEOUT WAIT,         104 ->              9328682
TIMEOUT WAIT,         105 ->              9331934
Receiving frame without parity	->	9331934
TIMEOUT WAIT,         106 ->              9335186
TIMEOUT WAIT,         107 ->              9338438
TIMEOUT WAIT,         108 ->              9341690
TIMEOUT WAIT,         109 ->              9344942
TIMEOUT WAIT,         110 ->              9348194
TIMEOUT WAIT,         111 ->              9351446
TIMEOUT WAIT,         112 ->              9354698
TIMEOUT WAIT,         113 ->              9357950
TIMEOUT WAIT,         114 ->              9361202
TIMEOUT WAIT,         115 ->              9364454
TIMEOUT WAIT,         116 ->              9367706
TIMEOUT WAIT,         117 ->              9370958
TIMEOUT WAIT,         118 ->              9374210
TIMEOUT WAIT,         119 ->              9377462
TIMEOUT WAIT,         120 ->              9380714
TIMEOUT WAIT,         121 ->              9383966
SUCCESS: STOP bit detected             9383966
addr_offst = 00             9383966
write_reg: wr_data	=	01001000
byte_en	=	0001
Update bit fields             9383966
data is 01001000

LSR_REG_VAL = 01100001             9384508
LSR_REG_TEMP = 01100001             9384508
TIMEOUT WAIT,         122 ->              9387218
TIMEOUT WAIT,         123 ->              9390470
TIMEOUT WAIT,         124 ->              9393722
TIMEOUT WAIT,         125 ->              9396974
TIMEOUT WAIT,         126 ->              9400226
TIMEOUT WAIT,         127 ->              9403478
TIMEOUT WAIT,         128 ->              9406730
TIMEOUT WAIT,         129 ->              9409982
FRAME_COUNT =           2             9409982
PAR_VAL = 1             9409982
CHARACTER FRAME TIME =           8             9409982
CHARACTER LENGTH = 01             9409982
***** Starting detection on Receiver side *****9409982
TIMEOUT WAIT,         130 ->              9413234
TIMEOUT WAIT,         131 ->              9416486
TIMEOUT WAIT,         132 ->              9419738
TIMEOUT WAIT,         133 ->              9422990
TIMEOUT WAIT,         134 ->              9426242
TIMEOUT WAIT,         135 ->              9429494
TIMEOUT WAIT,         136 ->              9432746
TIMEOUT WAIT,         137 ->              9435998
SUCCESS: rx_Start bit detected after 8 cycles9435998
**** Initiate capturing frame bits ***********9435998
TIMEOUT WAIT,         138 ->              9439250
TIMEOUT WAIT,         139 ->              9442502
TIMEOUT WAIT,         140 ->              9445754
TIMEOUT WAIT,         141 ->              9449006
TIMEOUT WAIT,         142 ->              9452258
TIMEOUT WAIT,         143 ->              9455510
TIMEOUT WAIT,         144 ->              9458762
TIMEOUT WAIT,         145 ->              9462014
TIMEOUT WAIT,         146 ->              9465266
TIMEOUT WAIT,         147 ->              9468518
TIMEOUT WAIT,         148 ->              9471770
TIMEOUT WAIT,         149 ->              9475022
TIMEOUT WAIT,         150 ->              9478274
TIMEOUT WAIT,         151 ->              9481526
TIMEOUT WAIT,         152 ->              9484778
TIMEOUT WAIT,         153 ->              9488030
TIMEOUT WAIT,         154 ->              9491282
TIMEOUT WAIT,         155 ->              9494534
TIMEOUT WAIT,         156 ->              9497786
TIMEOUT WAIT,         157 ->              9501038
TIMEOUT WAIT,         158 ->              9504290
TIMEOUT WAIT,         159 ->              9507542
TIMEOUT WAIT,         160 ->              9510794
TIMEOUT WAIT,         161 ->              9514046
TIMEOUT WAIT,         162 ->              9517298
TIMEOUT WAIT,         163 ->              9520550
TIMEOUT WAIT,         164 ->              9523802
TIMEOUT WAIT,         165 ->              9527054
TIMEOUT WAIT,         166 ->              9530306
TIMEOUT WAIT,         167 ->              9533558
TIMEOUT WAIT,         168 ->              9536810
TIMEOUT WAIT,         169 ->              9540062
TIMEOUT WAIT,         170 ->              9543314
TIMEOUT WAIT,         171 ->              9546566
TIMEOUT WAIT,         172 ->              9549818
TIMEOUT WAIT,         173 ->              9553070
TIMEOUT WAIT,         174 ->              9556322
TIMEOUT WAIT,         175 ->              9559574
TIMEOUT WAIT,         176 ->              9562826
TIMEOUT WAIT,         177 ->              9566078
TIMEOUT WAIT,         178 ->              9569330
TIMEOUT WAIT,         179 ->              9572582
TIMEOUT WAIT,         180 ->              9575834
TIMEOUT WAIT,         181 ->              9579086
TIMEOUT WAIT,         182 ->              9582338
TIMEOUT WAIT,         183 ->              9585590
TIMEOUT WAIT,         184 ->              9588842
TIMEOUT WAIT,         185 ->              9592094
TIMEOUT WAIT,         186 ->              9595346
TIMEOUT WAIT,         187 ->              9598598
TIMEOUT WAIT,         188 ->              9601850
TIMEOUT WAIT,         189 ->              9605102
TIMEOUT WAIT,         190 ->              9608354
TIMEOUT WAIT,         191 ->              9611606
TIMEOUT WAIT,         192 ->              9614858
TIMEOUT WAIT,         193 ->              9618110
TIMEOUT WAIT,         194 ->              9621362
TIMEOUT WAIT,         195 ->              9624614
TIMEOUT WAIT,         196 ->              9627866
TIMEOUT WAIT,         197 ->              9631118
TIMEOUT WAIT,         198 ->              9634370
TIMEOUT WAIT,         199 ->              9637622
TIMEOUT WAIT,         200 ->              9640874
TIMEOUT WAIT,         201 ->              9644126
TIMEOUT WAIT,         202 ->              9647378
TIMEOUT WAIT,         203 ->              9650630
TIMEOUT WAIT,         204 ->              9653882
TIMEOUT WAIT,         205 ->              9657134
TIMEOUT WAIT,         206 ->              9660386
TIMEOUT WAIT,         207 ->              9663638
TIMEOUT WAIT,         208 ->              9666890
TIMEOUT WAIT,         209 ->              9670142
TIMEOUT WAIT,         210 ->              9673394
TIMEOUT WAIT,         211 ->              9676646
TIMEOUT WAIT,         212 ->              9679898
TIMEOUT WAIT,         213 ->              9683150
TIMEOUT WAIT,         214 ->              9686402
TIMEOUT WAIT,         215 ->              9689654
TIMEOUT WAIT,         216 ->              9692906
TIMEOUT WAIT,         217 ->              9696158
TIMEOUT WAIT,         218 ->              9699410
TIMEOUT WAIT,         219 ->              9702662
TIMEOUT WAIT,         220 ->              9705914
TIMEOUT WAIT,         221 ->              9709166
TIMEOUT WAIT,         222 ->              9712418
TIMEOUT WAIT,         223 ->              9715670
TIMEOUT WAIT,         224 ->              9718922
TIMEOUT WAIT,         225 ->              9722174
TIMEOUT WAIT,         226 ->              9725426
TIMEOUT WAIT,         227 ->              9728678
TIMEOUT WAIT,         228 ->              9731930
TIMEOUT WAIT,         229 ->              9735182
TIMEOUT WAIT,         230 ->              9738434
TIMEOUT WAIT,         231 ->              9741686
TIMEOUT WAIT,         232 ->              9744938
TIMEOUT WAIT,         233 ->              9748190
Receiving frame without parity	->	9748190
TIMEOUT WAIT,         234 ->              9751442
TIMEOUT WAIT,         235 ->              9754694
TIMEOUT WAIT,         236 ->              9757946
TIMEOUT WAIT,         237 ->              9761198
TIMEOUT WAIT,         238 ->              9764450
TIMEOUT WAIT,         239 ->              9767702
TIMEOUT WAIT,         240 ->              9770954
TIMEOUT WAIT,         241 ->              9774206
TIMEOUT WAIT,         242 ->              9777458
TIMEOUT WAIT,         243 ->              9780710
TIMEOUT WAIT,         244 ->              9783962
TIMEOUT WAIT,         245 ->              9787214
TIMEOUT WAIT,         246 ->              9790466
TIMEOUT WAIT,         247 ->              9793718
TIMEOUT WAIT,         248 ->              9796970
TIMEOUT WAIT,         249 ->              9800222
SUCCESS: STOP bit detected             9800222
addr_offst = 00             9800222
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields             9800222
data is 00000100

TIMEOUT WAIT,         250 ->              9803474
TIMEOUT WAIT,         251 ->              9806726
TIMEOUT WAIT,         252 ->              9809978
TIMEOUT WAIT,         253 ->              9813230
TIMEOUT WAIT,         254 ->              9816482
TIMEOUT WAIT,         255 ->              9819734
TIMEOUT WAIT,         256 ->              9822986
TIMEOUT WAIT,         257 ->              9826238
FRAME_COUNT =           3             9826238
PAR_VAL = 1             9826238
CHARACTER FRAME TIME =           8             9826238
CHARACTER LENGTH = 01             9826238
***** Starting detection on Receiver side *****9826238
TIMEOUT WAIT,         258 ->              9829490
TIMEOUT WAIT,         259 ->              9832742
TIMEOUT WAIT,         260 ->              9835994
TIMEOUT WAIT,         261 ->              9839246
TIMEOUT WAIT,         262 ->              9842498
TIMEOUT WAIT,         263 ->              9845750
TIMEOUT WAIT,         264 ->              9849002
TIMEOUT WAIT,         265 ->              9852254
SUCCESS: rx_Start bit detected after 8 cycles9852254
**** Initiate capturing frame bits ***********9852254
TIMEOUT WAIT,         266 ->              9855506
TIMEOUT WAIT,         267 ->              9858758
TIMEOUT WAIT,         268 ->              9862010
TIMEOUT WAIT,         269 ->              9865262
TIMEOUT WAIT,         270 ->              9868514
TIMEOUT WAIT,         271 ->              9871766
TIMEOUT WAIT,         272 ->              9875018
TIMEOUT WAIT,         273 ->              9878270
TIMEOUT WAIT,         274 ->              9881522
TIMEOUT WAIT,         275 ->              9884774
TIMEOUT WAIT,         276 ->              9888026
TIMEOUT WAIT,         277 ->              9891278
TIMEOUT WAIT,         278 ->              9894530
TIMEOUT WAIT,         279 ->              9897782
TIMEOUT WAIT,         280 ->              9901034
TIMEOUT WAIT,         281 ->              9904286
TIMEOUT WAIT,         282 ->              9907538
TIMEOUT WAIT,         283 ->              9910790
TIMEOUT WAIT,         284 ->              9914042
TIMEOUT WAIT,         285 ->              9917294
TIMEOUT WAIT,         286 ->              9920546
TIMEOUT WAIT,         287 ->              9923798
TIMEOUT WAIT,         288 ->              9927050
TIMEOUT WAIT,         289 ->              9930302
TIMEOUT WAIT,         290 ->              9933554
TIMEOUT WAIT,         291 ->              9936806
TIMEOUT WAIT,         292 ->              9940058
TIMEOUT WAIT,         293 ->              9943310
TIMEOUT WAIT,         294 ->              9946562
TIMEOUT WAIT,         295 ->              9949814
TIMEOUT WAIT,         296 ->              9953066
TIMEOUT WAIT,         297 ->              9956318
TIMEOUT WAIT,         298 ->              9959570
TIMEOUT WAIT,         299 ->              9962822
TIMEOUT WAIT,         300 ->              9966074
TIMEOUT WAIT,         301 ->              9969326
TIMEOUT WAIT,         302 ->              9972578
TIMEOUT WAIT,         303 ->              9975830
TIMEOUT WAIT,         304 ->              9979082
TIMEOUT WAIT,         305 ->              9982334
TIMEOUT WAIT,         306 ->              9985586
TIMEOUT WAIT,         307 ->              9988838
TIMEOUT WAIT,         308 ->              9992090
TIMEOUT WAIT,         309 ->              9995342
TIMEOUT WAIT,         310 ->              9998594
TIMEOUT WAIT,         311 ->             10001846
TIMEOUT WAIT,         312 ->             10005098
TIMEOUT WAIT,         313 ->             10008350
TIMEOUT WAIT,         314 ->             10011602
TIMEOUT WAIT,         315 ->             10014854
TIMEOUT WAIT,         316 ->             10018106
TIMEOUT WAIT,         317 ->             10021358
TIMEOUT WAIT,         318 ->             10024610
TIMEOUT WAIT,         319 ->             10027862
TIMEOUT WAIT,         320 ->             10031114
TIMEOUT WAIT,         321 ->             10034366
TIMEOUT WAIT,         322 ->             10037618
TIMEOUT WAIT,         323 ->             10040870
TIMEOUT WAIT,         324 ->             10044122
TIMEOUT WAIT,         325 ->             10047374
TIMEOUT WAIT,         326 ->             10050626
TIMEOUT WAIT,         327 ->             10053878
TIMEOUT WAIT,         328 ->             10057130
TIMEOUT WAIT,         329 ->             10060382
TIMEOUT WAIT,         330 ->             10063634
TIMEOUT WAIT,         331 ->             10066886
TIMEOUT WAIT,         332 ->             10070138
TIMEOUT WAIT,         333 ->             10073390
TIMEOUT WAIT,         334 ->             10076642
TIMEOUT WAIT,         335 ->             10079894
TIMEOUT WAIT,         336 ->             10083146
TIMEOUT WAIT,         337 ->             10086398
TIMEOUT WAIT,         338 ->             10089650
TIMEOUT WAIT,         339 ->             10092902
TIMEOUT WAIT,         340 ->             10096154
TIMEOUT WAIT,         341 ->             10099406
TIMEOUT WAIT,         342 ->             10102658
TIMEOUT WAIT,         343 ->             10105910
TIMEOUT WAIT,         344 ->             10109162
TIMEOUT WAIT,         345 ->             10112414
TIMEOUT WAIT,         346 ->             10115666
TIMEOUT WAIT,         347 ->             10118918
TIMEOUT WAIT,         348 ->             10122170
TIMEOUT WAIT,         349 ->             10125422
TIMEOUT WAIT,         350 ->             10128674
TIMEOUT WAIT,         351 ->             10131926
TIMEOUT WAIT,         352 ->             10135178
TIMEOUT WAIT,         353 ->             10138430
TIMEOUT WAIT,         354 ->             10141682
TIMEOUT WAIT,         355 ->             10144934
TIMEOUT WAIT,         356 ->             10148186
TIMEOUT WAIT,         357 ->             10151438
TIMEOUT WAIT,         358 ->             10154690
TIMEOUT WAIT,         359 ->             10157942
TIMEOUT WAIT,         360 ->             10161194
TIMEOUT WAIT,         361 ->             10164446
Receiving frame without parity	->	10164446
TIMEOUT WAIT,         362 ->             10167698
TIMEOUT WAIT,         363 ->             10170950
TIMEOUT WAIT,         364 ->             10174202
TIMEOUT WAIT,         365 ->             10177454
TIMEOUT WAIT,         366 ->             10180706
TIMEOUT WAIT,         367 ->             10183958
TIMEOUT WAIT,         368 ->             10187210
TIMEOUT WAIT,         369 ->             10190462
TIMEOUT WAIT,         370 ->             10193714
TIMEOUT WAIT,         371 ->             10196966
TIMEOUT WAIT,         372 ->             10200218
TIMEOUT WAIT,         373 ->             10203470
TIMEOUT WAIT,         374 ->             10206722
TIMEOUT WAIT,         375 ->             10209974
TIMEOUT WAIT,         376 ->             10213226
TIMEOUT WAIT,         377 ->             10216478
SUCCESS: STOP bit detected            10216478
addr_offst = 00            10216478
write_reg: wr_data	=	00110100
byte_en	=	0001
Update bit fields            10216478
data is 00110100

TIMEOUT WAIT,         378 ->             10219730
TIMEOUT WAIT,         379 ->             10222982
TIMEOUT WAIT,         380 ->             10226234
TIMEOUT WAIT,         381 ->             10229486
TIMEOUT WAIT,         382 ->             10232738
TIMEOUT WAIT,         383 ->             10235990
TIMEOUT WAIT,         384 ->             10239242
TIMEOUT WAIT,         385 ->             10242494
FRAME_COUNT =           4            10242494
PAR_VAL = 0            10242494
CHARACTER FRAME TIME =           8            10242494
CHARACTER LENGTH = 01            10242494
***** Starting detection on Receiver side *****10242494
TIMEOUT WAIT,         386 ->             10245746
TIMEOUT WAIT,         387 ->             10248998
TIMEOUT WAIT,         388 ->             10252250
TIMEOUT WAIT,         389 ->             10255502
TIMEOUT WAIT,         390 ->             10258754
TIMEOUT WAIT,         391 ->             10262006
TIMEOUT WAIT,         392 ->             10265258
TIMEOUT WAIT,         393 ->             10268510
SUCCESS: rx_Start bit detected after 8 cycles10268510
**** Initiate capturing frame bits ***********10268510
TIMEOUT WAIT,         394 ->             10271762
TIMEOUT WAIT,         395 ->             10275014
TIMEOUT WAIT,         396 ->             10278266
TIMEOUT WAIT,         397 ->             10281518
TIMEOUT WAIT,         398 ->             10284770
TIMEOUT WAIT,         399 ->             10288022
TIMEOUT WAIT,         400 ->             10291274
TIMEOUT WAIT,         401 ->             10294526
TIMEOUT WAIT,         402 ->             10297778
TIMEOUT WAIT,         403 ->             10301030
TIMEOUT WAIT,         404 ->             10304282
TIMEOUT WAIT,         405 ->             10307534
TIMEOUT WAIT,         406 ->             10310786
TIMEOUT WAIT,         407 ->             10314038
TIMEOUT WAIT,         408 ->             10317290
TIMEOUT WAIT,         409 ->             10320542
TIMEOUT WAIT,         410 ->             10323794
TIMEOUT WAIT,         411 ->             10327046
TIMEOUT WAIT,         412 ->             10330298
TIMEOUT WAIT,         413 ->             10333550
TIMEOUT WAIT,         414 ->             10336802
TIMEOUT WAIT,         415 ->             10340054
TIMEOUT WAIT,         416 ->             10343306
TIMEOUT WAIT,         417 ->             10346558
TIMEOUT WAIT,         418 ->             10349810
TIMEOUT WAIT,         419 ->             10353062
TIMEOUT WAIT,         420 ->             10356314
TIMEOUT WAIT,         421 ->             10359566
TIMEOUT WAIT,         422 ->             10362818
TIMEOUT WAIT,         423 ->             10366070
TIMEOUT WAIT,         424 ->             10369322
TIMEOUT WAIT,         425 ->             10372574
TIMEOUT WAIT,         426 ->             10375826
TIMEOUT WAIT,         427 ->             10379078
TIMEOUT WAIT,         428 ->             10382330
TIMEOUT WAIT,         429 ->             10385582
TIMEOUT WAIT,         430 ->             10388834
TIMEOUT WAIT,         431 ->             10392086
TIMEOUT WAIT,         432 ->             10395338
TIMEOUT WAIT,         433 ->             10398590
TIMEOUT WAIT,         434 ->             10401842
TIMEOUT WAIT,         435 ->             10405094
TIMEOUT WAIT,         436 ->             10408346
TIMEOUT WAIT,         437 ->             10411598
TIMEOUT WAIT,         438 ->             10414850
TIMEOUT WAIT,         439 ->             10418102
TIMEOUT WAIT,         440 ->             10421354
TIMEOUT WAIT,         441 ->             10424606
TIMEOUT WAIT,         442 ->             10427858
TIMEOUT WAIT,         443 ->             10431110
TIMEOUT WAIT,         444 ->             10434362
TIMEOUT WAIT,         445 ->             10437614
TIMEOUT WAIT,         446 ->             10440866
TIMEOUT WAIT,         447 ->             10444118
TIMEOUT WAIT,         448 ->             10447370
TIMEOUT WAIT,         449 ->             10450622
TIMEOUT WAIT,         450 ->             10453874
TIMEOUT WAIT,         451 ->             10457126
TIMEOUT WAIT,         452 ->             10460378
TIMEOUT WAIT,         453 ->             10463630
TIMEOUT WAIT,         454 ->             10466882
TIMEOUT WAIT,         455 ->             10470134
TIMEOUT WAIT,         456 ->             10473386
TIMEOUT WAIT,         457 ->             10476638
TIMEOUT WAIT,         458 ->             10479890
TIMEOUT WAIT,         459 ->             10483142
TIMEOUT WAIT,         460 ->             10486394
TIMEOUT WAIT,         461 ->             10489646
TIMEOUT WAIT,         462 ->             10492898
TIMEOUT WAIT,         463 ->             10496150
TIMEOUT WAIT,         464 ->             10499402
TIMEOUT WAIT,         465 ->             10502654
TIMEOUT WAIT,         466 ->             10505906
TIMEOUT WAIT,         467 ->             10509158
TIMEOUT WAIT,         468 ->             10512410
TIMEOUT WAIT,         469 ->             10515662
TIMEOUT WAIT,         470 ->             10518914
TIMEOUT WAIT,         471 ->             10522166
TIMEOUT WAIT,         472 ->             10525418
TIMEOUT WAIT,         473 ->             10528670
TIMEOUT WAIT,         474 ->             10531922
TIMEOUT WAIT,         475 ->             10535174
TIMEOUT WAIT,         476 ->             10538426
TIMEOUT WAIT,         477 ->             10541678
TIMEOUT WAIT,         478 ->             10544930
TIMEOUT WAIT,         479 ->             10548182
TIMEOUT WAIT,         480 ->             10551434
TIMEOUT WAIT,         481 ->             10554686
TIMEOUT WAIT,         482 ->             10557938
TIMEOUT WAIT,         483 ->             10561190
TIMEOUT WAIT,         484 ->             10564442
TIMEOUT WAIT,         485 ->             10567694
TIMEOUT WAIT,         486 ->             10570946
TIMEOUT WAIT,         487 ->             10574198
TIMEOUT WAIT,         488 ->             10577450
TIMEOUT WAIT,         489 ->             10580702
Receiving frame without parity	->	10580702
TIMEOUT WAIT,         490 ->             10583954
TIMEOUT WAIT,         491 ->             10587206
TIMEOUT WAIT,         492 ->             10590458
TIMEOUT WAIT,         493 ->             10593710
TIMEOUT WAIT,         494 ->             10596962
TIMEOUT WAIT,         495 ->             10600214
TIMEOUT WAIT,         496 ->             10603466
TIMEOUT WAIT,         497 ->             10606718
TIMEOUT WAIT,         498 ->             10609970
TIMEOUT WAIT,         499 ->             10613222
TIMEOUT WAIT,         500 ->             10616474
TIMEOUT WAIT,         501 ->             10619726
TIMEOUT WAIT,         502 ->             10622978
TIMEOUT WAIT,         503 ->             10626230
TIMEOUT WAIT,         504 ->             10629482
TIMEOUT WAIT,         505 ->             10632734
SUCCESS: STOP bit detected            10632734
addr_offst = 00            10632734
write_reg: wr_data	=	11011000
byte_en	=	0001
Update bit fields            10632734
data is 11011000

TIMEOUT WAIT,         506 ->             10635986
TIMEOUT WAIT,         507 ->             10639238
TIMEOUT WAIT,         508 ->             10642490
TIMEOUT WAIT,         509 ->             10645742
TIMEOUT WAIT,         510 ->             10648994
TIMEOUT WAIT,         511 ->             10652246
TIMEOUT WAIT,         512 ->             10655498
TIMEOUT WAIT,         513 ->             10658750
FRAME_COUNT =           5            10658750
PAR_VAL = 1            10658750
CHARACTER FRAME TIME =           8            10658750
CHARACTER LENGTH = 01            10658750
***** Starting detection on Receiver side *****10658750
TIMEOUT WAIT,         514 ->             10662002
TIMEOUT WAIT,         515 ->             10665254
TIMEOUT WAIT,         516 ->             10668506
TIMEOUT WAIT,         517 ->             10671758
TIMEOUT WAIT,         518 ->             10675010
TIMEOUT WAIT,         519 ->             10678262
TIMEOUT WAIT,         520 ->             10681514
TIMEOUT WAIT,         521 ->             10684766
SUCCESS: rx_Start bit detected after 8 cycles10684766
**** Initiate capturing frame bits ***********10684766
TIMEOUT WAIT,         522 ->             10688018
TIMEOUT WAIT,         523 ->             10691270
TIMEOUT WAIT,         524 ->             10694522
TIMEOUT WAIT,         525 ->             10697774
TIMEOUT WAIT,         526 ->             10701026
TIMEOUT WAIT,         527 ->             10704278
TIMEOUT WAIT,         528 ->             10707530
TIMEOUT WAIT,         529 ->             10710782
TIMEOUT WAIT,         530 ->             10714034
TIMEOUT WAIT,         531 ->             10717286
TIMEOUT WAIT,         532 ->             10720538
TIMEOUT WAIT,         533 ->             10723790
TIMEOUT WAIT,         534 ->             10727042
TIMEOUT WAIT,         535 ->             10730294
TIMEOUT WAIT,         536 ->             10733546
TIMEOUT WAIT,         537 ->             10736798
TIMEOUT WAIT,         538 ->             10740050
TIMEOUT WAIT,         539 ->             10743302
TIMEOUT WAIT,         540 ->             10746554
TIMEOUT WAIT,         541 ->             10749806
TIMEOUT WAIT,         542 ->             10753058
TIMEOUT WAIT,         543 ->             10756310
TIMEOUT WAIT,         544 ->             10759562
TIMEOUT WAIT,         545 ->             10762814
TIMEOUT WAIT,         546 ->             10766066
TIMEOUT WAIT,         547 ->             10769318
TIMEOUT WAIT,         548 ->             10772570
TIMEOUT WAIT,         549 ->             10775822
TIMEOUT WAIT,         550 ->             10779074
TIMEOUT WAIT,         551 ->             10782326
TIMEOUT WAIT,         552 ->             10785578
TIMEOUT WAIT,         553 ->             10788830
TIMEOUT WAIT,         554 ->             10792082
TIMEOUT WAIT,         555 ->             10795334
TIMEOUT WAIT,         556 ->             10798586
TIMEOUT WAIT,         557 ->             10801838
TIMEOUT WAIT,         558 ->             10805090
TIMEOUT WAIT,         559 ->             10808342
TIMEOUT WAIT,         560 ->             10811594
TIMEOUT WAIT,         561 ->             10814846
TIMEOUT WAIT,         562 ->             10818098
TIMEOUT WAIT,         563 ->             10821350
TIMEOUT WAIT,         564 ->             10824602
TIMEOUT WAIT,         565 ->             10827854
TIMEOUT WAIT,         566 ->             10831106
TIMEOUT WAIT,         567 ->             10834358
TIMEOUT WAIT,         568 ->             10837610
TIMEOUT WAIT,         569 ->             10840862
TIMEOUT WAIT,         570 ->             10844114
TIMEOUT WAIT,         571 ->             10847366
TIMEOUT WAIT,         572 ->             10850618
TIMEOUT WAIT,         573 ->             10853870
TIMEOUT WAIT,         574 ->             10857122
TIMEOUT WAIT,         575 ->             10860374
TIMEOUT WAIT,         576 ->             10863626
TIMEOUT WAIT,         577 ->             10866878
TIMEOUT WAIT,         578 ->             10870130
TIMEOUT WAIT,         579 ->             10873382
TIMEOUT WAIT,         580 ->             10876634
TIMEOUT WAIT,         581 ->             10879886
TIMEOUT WAIT,         582 ->             10883138
TIMEOUT WAIT,         583 ->             10886390
TIMEOUT WAIT,         584 ->             10889642
TIMEOUT WAIT,         585 ->             10892894
TIMEOUT WAIT,         586 ->             10896146
TIMEOUT WAIT,         587 ->             10899398
TIMEOUT WAIT,         588 ->             10902650
TIMEOUT WAIT,         589 ->             10905902
TIMEOUT WAIT,         590 ->             10909154
TIMEOUT WAIT,         591 ->             10912406
TIMEOUT WAIT,         592 ->             10915658
TIMEOUT WAIT,         593 ->             10918910
TIMEOUT WAIT,         594 ->             10922162
TIMEOUT WAIT,         595 ->             10925414
TIMEOUT WAIT,         596 ->             10928666
TIMEOUT WAIT,         597 ->             10931918
TIMEOUT WAIT,         598 ->             10935170
TIMEOUT WAIT,         599 ->             10938422
TIMEOUT WAIT,         600 ->             10941674
TIMEOUT WAIT,         601 ->             10944926
TIMEOUT WAIT,         602 ->             10948178
TIMEOUT WAIT,         603 ->             10951430
TIMEOUT WAIT,         604 ->             10954682
TIMEOUT WAIT,         605 ->             10957934
TIMEOUT WAIT,         606 ->             10961186
TIMEOUT WAIT,         607 ->             10964438
TIMEOUT WAIT,         608 ->             10967690
TIMEOUT WAIT,         609 ->             10970942
TIMEOUT WAIT,         610 ->             10974194
TIMEOUT WAIT,         611 ->             10977446
TIMEOUT WAIT,         612 ->             10980698
TIMEOUT WAIT,         613 ->             10983950
TIMEOUT WAIT,         614 ->             10987202
TIMEOUT WAIT,         615 ->             10990454
TIMEOUT WAIT,         616 ->             10993706
TIMEOUT WAIT,         617 ->             10996958
Receiving frame without parity	->	10996958
TIMEOUT WAIT,         618 ->             11000210
TIMEOUT WAIT,         619 ->             11003462
TIMEOUT WAIT,         620 ->             11006714
TIMEOUT WAIT,         621 ->             11009966
TIMEOUT WAIT,         622 ->             11013218
TIMEOUT WAIT,         623 ->             11016470
TIMEOUT WAIT,         624 ->             11019722
TIMEOUT WAIT,         625 ->             11022974
TIMEOUT WAIT,         626 ->             11026226
TIMEOUT WAIT,         627 ->             11029478
TIMEOUT WAIT,         628 ->             11032730
TIMEOUT WAIT,         629 ->             11035982
TIMEOUT WAIT,         630 ->             11039234
TIMEOUT WAIT,         631 ->             11042486
TIMEOUT WAIT,         632 ->             11045738
TIMEOUT WAIT,         633 ->             11048990
SUCCESS: STOP bit detected            11048990
addr_offst = 00            11048990
write_reg: wr_data	=	11110100
byte_en	=	0001
Update bit fields            11048990
data is 11110100

TIMEOUT WAIT,         634 ->             11052242
TIMEOUT WAIT,         635 ->             11055494
TIMEOUT WAIT,         636 ->             11058746
TIMEOUT WAIT,         637 ->             11061998
TIMEOUT WAIT,         638 ->             11065250
TIMEOUT WAIT,         639 ->             11068502
TIMEOUT WAIT,         640 ->             11071754
TIMEOUT WAIT,         641 ->             11075006
FRAME_COUNT =           6            11075006
PAR_VAL = 0            11075006
CHARACTER FRAME TIME =           8            11075006
CHARACTER LENGTH = 01            11075006
***** Starting detection on Receiver side *****11075006
TIMEOUT WAIT,         642 ->             11078258
TIMEOUT WAIT,         643 ->             11081510
TIMEOUT WAIT,         644 ->             11084762
TIMEOUT WAIT,         645 ->             11088014
TIMEOUT WAIT,         646 ->             11091266
TIMEOUT WAIT,         647 ->             11094518
TIMEOUT WAIT,         648 ->             11097770
TIMEOUT WAIT,         649 ->             11101022
SUCCESS: rx_Start bit detected after 8 cycles11101022
**** Initiate capturing frame bits ***********11101022
TIMEOUT WAIT,         650 ->             11104274
TIMEOUT WAIT,         651 ->             11107526
TIMEOUT WAIT,         652 ->             11110778
TIMEOUT WAIT,         653 ->             11114030
TIMEOUT WAIT,         654 ->             11117282
TIMEOUT WAIT,         655 ->             11120534
TIMEOUT WAIT,         656 ->             11123786
TIMEOUT WAIT,         657 ->             11127038
TIMEOUT WAIT,         658 ->             11130290
TIMEOUT WAIT,         659 ->             11133542
TIMEOUT WAIT,         660 ->             11136794
TIMEOUT WAIT,         661 ->             11140046
TIMEOUT WAIT,         662 ->             11143298
TIMEOUT WAIT,         663 ->             11146550
TIMEOUT WAIT,         664 ->             11149802
TIMEOUT WAIT,         665 ->             11153054
TIMEOUT WAIT,         666 ->             11156306
TIMEOUT WAIT,         667 ->             11159558
TIMEOUT WAIT,         668 ->             11162810
TIMEOUT WAIT,         669 ->             11166062
TIMEOUT WAIT,         670 ->             11169314
TIMEOUT WAIT,         671 ->             11172566
TIMEOUT WAIT,         672 ->             11175818
TIMEOUT WAIT,         673 ->             11179070
TIMEOUT WAIT,         674 ->             11182322
TIMEOUT WAIT,         675 ->             11185574
TIMEOUT WAIT,         676 ->             11188826
TIMEOUT WAIT,         677 ->             11192078
TIMEOUT WAIT,         678 ->             11195330
TIMEOUT WAIT,         679 ->             11198582
TIMEOUT WAIT,         680 ->             11201834
TIMEOUT WAIT,         681 ->             11205086
TIMEOUT WAIT,         682 ->             11208338
TIMEOUT WAIT,         683 ->             11211590
TIMEOUT WAIT,         684 ->             11214842
TIMEOUT WAIT,         685 ->             11218094
TIMEOUT WAIT,         686 ->             11221346
TIMEOUT WAIT,         687 ->             11224598
TIMEOUT WAIT,         688 ->             11227850
TIMEOUT WAIT,         689 ->             11231102
TIMEOUT WAIT,         690 ->             11234354
TIMEOUT WAIT,         691 ->             11237606
TIMEOUT WAIT,         692 ->             11240858
TIMEOUT WAIT,         693 ->             11244110
TIMEOUT WAIT,         694 ->             11247362
TIMEOUT WAIT,         695 ->             11250614
TIMEOUT WAIT,         696 ->             11253866
TIMEOUT WAIT,         697 ->             11257118
TIMEOUT WAIT,         698 ->             11260370
TIMEOUT WAIT,         699 ->             11263622
TIMEOUT WAIT,         700 ->             11266874
TIMEOUT WAIT,         701 ->             11270126
TIMEOUT WAIT,         702 ->             11273378
TIMEOUT WAIT,         703 ->             11276630
TIMEOUT WAIT,         704 ->             11279882
TIMEOUT WAIT,         705 ->             11283134
TIMEOUT WAIT,         706 ->             11286386
TIMEOUT WAIT,         707 ->             11289638
TIMEOUT WAIT,         708 ->             11292890
TIMEOUT WAIT,         709 ->             11296142
TIMEOUT WAIT,         710 ->             11299394
TIMEOUT WAIT,         711 ->             11302646
TIMEOUT WAIT,         712 ->             11305898
TIMEOUT WAIT,         713 ->             11309150
TIMEOUT WAIT,         714 ->             11312402
TIMEOUT WAIT,         715 ->             11315654
TIMEOUT WAIT,         716 ->             11318906
TIMEOUT WAIT,         717 ->             11322158
TIMEOUT WAIT,         718 ->             11325410
TIMEOUT WAIT,         719 ->             11328662
TIMEOUT WAIT,         720 ->             11331914
TIMEOUT WAIT,         721 ->             11335166
TIMEOUT WAIT,         722 ->             11338418
TIMEOUT WAIT,         723 ->             11341670
TIMEOUT WAIT,         724 ->             11344922
TIMEOUT WAIT,         725 ->             11348174
TIMEOUT WAIT,         726 ->             11351426
TIMEOUT WAIT,         727 ->             11354678
TIMEOUT WAIT,         728 ->             11357930
TIMEOUT WAIT,         729 ->             11361182
TIMEOUT WAIT,         730 ->             11364434
TIMEOUT WAIT,         731 ->             11367686
TIMEOUT WAIT,         732 ->             11370938
TIMEOUT WAIT,         733 ->             11374190
TIMEOUT WAIT,         734 ->             11377442
TIMEOUT WAIT,         735 ->             11380694
TIMEOUT WAIT,         736 ->             11383946
TIMEOUT WAIT,         737 ->             11387198
TIMEOUT WAIT,         738 ->             11390450
TIMEOUT WAIT,         739 ->             11393702
TIMEOUT WAIT,         740 ->             11396954
TIMEOUT WAIT,         741 ->             11400206
TIMEOUT WAIT,         742 ->             11403458
TIMEOUT WAIT,         743 ->             11406710
TIMEOUT WAIT,         744 ->             11409962
TIMEOUT WAIT,         745 ->             11413214
Receiving frame without parity	->	11413214
TIMEOUT WAIT,         746 ->             11416466
TIMEOUT WAIT,         747 ->             11419718
TIMEOUT WAIT,         748 ->             11422970
TIMEOUT WAIT,         749 ->             11426222
TIMEOUT WAIT,         750 ->             11429474
TIMEOUT WAIT,         751 ->             11432726
TIMEOUT WAIT,         752 ->             11435978
TIMEOUT WAIT,         753 ->             11439230
TIMEOUT WAIT,         754 ->             11442482
TIMEOUT WAIT,         755 ->             11445734
TIMEOUT WAIT,         756 ->             11448986
TIMEOUT WAIT,         757 ->             11452238
TIMEOUT WAIT,         758 ->             11455490
TIMEOUT WAIT,         759 ->             11458742
TIMEOUT WAIT,         760 ->             11461994
TIMEOUT WAIT,         761 ->             11465246
SUCCESS: STOP bit detected            11465246
addr_offst = 00            11465246
write_reg: wr_data	=	10110100
byte_en	=	0001
Update bit fields            11465246
data is 10110100

TIMEOUT WAIT,         762 ->             11468498
TIMEOUT WAIT,         763 ->             11471750
TIMEOUT WAIT,         764 ->             11475002
TIMEOUT WAIT,         765 ->             11478254
TIMEOUT WAIT,         766 ->             11481506
TIMEOUT WAIT,         767 ->             11484758
TIMEOUT WAIT,         768 ->             11488010
TIMEOUT WAIT,         769 ->             11491262
FRAME_COUNT =           7            11491262
PAR_VAL = 0            11491262
CHARACTER FRAME TIME =           8            11491262
CHARACTER LENGTH = 01            11491262
***** Starting detection on Receiver side *****11491262
TIMEOUT WAIT,         770 ->             11494514
TIMEOUT WAIT,         771 ->             11497766
TIMEOUT WAIT,         772 ->             11501018
TIMEOUT WAIT,         773 ->             11504270
TIMEOUT WAIT,         774 ->             11507522
TIMEOUT WAIT,         775 ->             11510774
TIMEOUT WAIT,         776 ->             11514026
TIMEOUT WAIT,         777 ->             11517278
SUCCESS: rx_Start bit detected after 8 cycles11517278
**** Initiate capturing frame bits ***********11517278
TIMEOUT WAIT,         778 ->             11520530
TIMEOUT WAIT,         779 ->             11523782
TIMEOUT WAIT,         780 ->             11527034
TIMEOUT WAIT,         781 ->             11530286
TIMEOUT WAIT,         782 ->             11533538
TIMEOUT WAIT,         783 ->             11536790
TIMEOUT WAIT,         784 ->             11540042
TIMEOUT WAIT,         785 ->             11543294
TIMEOUT WAIT,         786 ->             11546546
TIMEOUT WAIT,         787 ->             11549798
TIMEOUT WAIT,         788 ->             11553050
TIMEOUT WAIT,         789 ->             11556302
TIMEOUT WAIT,         790 ->             11559554
TIMEOUT WAIT,         791 ->             11562806
TIMEOUT WAIT,         792 ->             11566058
TIMEOUT WAIT,         793 ->             11569310
TIMEOUT WAIT,         794 ->             11572562
TIMEOUT WAIT,         795 ->             11575814
TIMEOUT WAIT,         796 ->             11579066
TIMEOUT WAIT,         797 ->             11582318
TIMEOUT WAIT,         798 ->             11585570
TIMEOUT WAIT,         799 ->             11588822
TIMEOUT WAIT,         800 ->             11592074
TIMEOUT WAIT,         801 ->             11595326
TIMEOUT WAIT,         802 ->             11598578
TIMEOUT WAIT,         803 ->             11601830
TIMEOUT WAIT,         804 ->             11605082
TIMEOUT WAIT,         805 ->             11608334
TIMEOUT WAIT,         806 ->             11611586
TIMEOUT WAIT,         807 ->             11614838
TIMEOUT WAIT,         808 ->             11618090
TIMEOUT WAIT,         809 ->             11621342
TIMEOUT WAIT,         810 ->             11624594
TIMEOUT WAIT,         811 ->             11627846
TIMEOUT WAIT,         812 ->             11631098
TIMEOUT WAIT,         813 ->             11634350
TIMEOUT WAIT,         814 ->             11637602
TIMEOUT WAIT,         815 ->             11640854
TIMEOUT WAIT,         816 ->             11644106
TIMEOUT WAIT,         817 ->             11647358
TIMEOUT WAIT,         818 ->             11650610
TIMEOUT WAIT,         819 ->             11653862
TIMEOUT WAIT,         820 ->             11657114
TIMEOUT WAIT,         821 ->             11660366
TIMEOUT WAIT,         822 ->             11663618
TIMEOUT WAIT,         823 ->             11666870
TIMEOUT WAIT,         824 ->             11670122
TIMEOUT WAIT,         825 ->             11673374
TIMEOUT WAIT,         826 ->             11676626
TIMEOUT WAIT,         827 ->             11679878
TIMEOUT WAIT,         828 ->             11683130
TIMEOUT WAIT,         829 ->             11686382
TIMEOUT WAIT,         830 ->             11689634
TIMEOUT WAIT,         831 ->             11692886
TIMEOUT WAIT,         832 ->             11696138
TIMEOUT WAIT,         833 ->             11699390
TIMEOUT WAIT,         834 ->             11702642
TIMEOUT WAIT,         835 ->             11705894
TIMEOUT WAIT,         836 ->             11709146
TIMEOUT WAIT,         837 ->             11712398
TIMEOUT WAIT,         838 ->             11715650
TIMEOUT WAIT,         839 ->             11718902
TIMEOUT WAIT,         840 ->             11722154
TIMEOUT WAIT,         841 ->             11725406
TIMEOUT WAIT,         842 ->             11728658
TIMEOUT WAIT,         843 ->             11731910
TIMEOUT WAIT,         844 ->             11735162
TIMEOUT WAIT,         845 ->             11738414
TIMEOUT WAIT,         846 ->             11741666
TIMEOUT WAIT,         847 ->             11744918
TIMEOUT WAIT,         848 ->             11748170
TIMEOUT WAIT,         849 ->             11751422
TIMEOUT WAIT,         850 ->             11754674
TIMEOUT WAIT,         851 ->             11757926
TIMEOUT WAIT,         852 ->             11761178
TIMEOUT WAIT,         853 ->             11764430
TIMEOUT WAIT,         854 ->             11767682
TIMEOUT WAIT,         855 ->             11770934
TIMEOUT WAIT,         856 ->             11774186
TIMEOUT WAIT,         857 ->             11777438
TIMEOUT WAIT,         858 ->             11780690
TIMEOUT WAIT,         859 ->             11783942
TIMEOUT WAIT,         860 ->             11787194
TIMEOUT WAIT,         861 ->             11790446
TIMEOUT WAIT,         862 ->             11793698
TIMEOUT WAIT,         863 ->             11796950
TIMEOUT WAIT,         864 ->             11800202
TIMEOUT WAIT,         865 ->             11803454
TIMEOUT WAIT,         866 ->             11806706
TIMEOUT WAIT,         867 ->             11809958
TIMEOUT WAIT,         868 ->             11813210
TIMEOUT WAIT,         869 ->             11816462
TIMEOUT WAIT,         870 ->             11819714
TIMEOUT WAIT,         871 ->             11822966
TIMEOUT WAIT,         872 ->             11826218
TIMEOUT WAIT,         873 ->             11829470
Receiving frame without parity	->	11829470
TIMEOUT WAIT,         874 ->             11832722
TIMEOUT WAIT,         875 ->             11835974
TIMEOUT WAIT,         876 ->             11839226
TIMEOUT WAIT,         877 ->             11842478
TIMEOUT WAIT,         878 ->             11845730
TIMEOUT WAIT,         879 ->             11848982
TIMEOUT WAIT,         880 ->             11852234
TIMEOUT WAIT,         881 ->             11855486
TIMEOUT WAIT,         882 ->             11858738
TIMEOUT WAIT,         883 ->             11861990
TIMEOUT WAIT,         884 ->             11865242
TIMEOUT WAIT,         885 ->             11868494
TIMEOUT WAIT,         886 ->             11871746
TIMEOUT WAIT,         887 ->             11874998
TIMEOUT WAIT,         888 ->             11878250
TIMEOUT WAIT,         889 ->             11881502
SUCCESS: STOP bit detected            11881502
addr_offst = 00            11881502
write_reg: wr_data	=	00110000
byte_en	=	0001
Update bit fields            11881502
data is 00110000

TIMEOUT WAIT,         890 ->             11884754
TIMEOUT WAIT,         891 ->             11888006
TIMEOUT WAIT,         892 ->             11891258
TIMEOUT WAIT,         893 ->             11894510
TIMEOUT WAIT,         894 ->             11897762
TIMEOUT WAIT,         895 ->             11901014
TIMEOUT WAIT,         896 ->             11904266
TIMEOUT WAIT,         897 ->             11907518
FRAME_COUNT =           8            11907518
PAR_VAL = 0            11907518
CHARACTER FRAME TIME =           8            11907518
CHARACTER LENGTH = 01            11907518
***** Starting detection on Receiver side *****11907518
TIMEOUT WAIT,         898 ->             11910770
TIMEOUT WAIT,         899 ->             11914022
TIMEOUT WAIT,         900 ->             11917274
TIMEOUT WAIT,         901 ->             11920526
TIMEOUT WAIT,         902 ->             11923778
TIMEOUT WAIT,         903 ->             11927030
TIMEOUT WAIT,         904 ->             11930282
TIMEOUT WAIT,         905 ->             11933534
SUCCESS: rx_Start bit detected after 8 cycles11933534
**** Initiate capturing frame bits ***********11933534
TIMEOUT WAIT,         906 ->             11936786
TIMEOUT WAIT,         907 ->             11940038
TIMEOUT WAIT,         908 ->             11943290
TIMEOUT WAIT,         909 ->             11946542
TIMEOUT WAIT,         910 ->             11949794
TIMEOUT WAIT,         911 ->             11953046
TIMEOUT WAIT,         912 ->             11956298
TIMEOUT WAIT,         913 ->             11959550
TIMEOUT WAIT,         914 ->             11962802
TIMEOUT WAIT,         915 ->             11966054
TIMEOUT WAIT,         916 ->             11969306
TIMEOUT WAIT,         917 ->             11972558
TIMEOUT WAIT,         918 ->             11975810
TIMEOUT WAIT,         919 ->             11979062
TIMEOUT WAIT,         920 ->             11982314
TIMEOUT WAIT,         921 ->             11985566
TIMEOUT WAIT,         922 ->             11988818
TIMEOUT WAIT,         923 ->             11992070
TIMEOUT WAIT,         924 ->             11995322
TIMEOUT WAIT,         925 ->             11998574
TIMEOUT WAIT,         926 ->             12001826
TIMEOUT WAIT,         927 ->             12005078
TIMEOUT WAIT,         928 ->             12008330
TIMEOUT WAIT,         929 ->             12011582
TIMEOUT WAIT,         930 ->             12014834
TIMEOUT WAIT,         931 ->             12018086
TIMEOUT WAIT,         932 ->             12021338
TIMEOUT WAIT,         933 ->             12024590
TIMEOUT WAIT,         934 ->             12027842
TIMEOUT WAIT,         935 ->             12031094
TIMEOUT WAIT,         936 ->             12034346
TIMEOUT WAIT,         937 ->             12037598
TIMEOUT WAIT,         938 ->             12040850
TIMEOUT WAIT,         939 ->             12044102
TIMEOUT WAIT,         940 ->             12047354
TIMEOUT WAIT,         941 ->             12050606
TIMEOUT WAIT,         942 ->             12053858
TIMEOUT WAIT,         943 ->             12057110
TIMEOUT WAIT,         944 ->             12060362
TIMEOUT WAIT,         945 ->             12063614
TIMEOUT WAIT,         946 ->             12066866
TIMEOUT WAIT,         947 ->             12070118
TIMEOUT WAIT,         948 ->             12073370
TIMEOUT WAIT,         949 ->             12076622
TIMEOUT WAIT,         950 ->             12079874
TIMEOUT WAIT,         951 ->             12083126
TIMEOUT WAIT,         952 ->             12086378
TIMEOUT WAIT,         953 ->             12089630
TIMEOUT WAIT,         954 ->             12092882
TIMEOUT WAIT,         955 ->             12096134
TIMEOUT WAIT,         956 ->             12099386
TIMEOUT WAIT,         957 ->             12102638
TIMEOUT WAIT,         958 ->             12105890
TIMEOUT WAIT,         959 ->             12109142
TIMEOUT WAIT,         960 ->             12112394
TIMEOUT WAIT,         961 ->             12115646
TIMEOUT WAIT,         962 ->             12118898
TIMEOUT WAIT,         963 ->             12122150
TIMEOUT WAIT,         964 ->             12125402
TIMEOUT WAIT,         965 ->             12128654
TIMEOUT WAIT,         966 ->             12131906
TIMEOUT WAIT,         967 ->             12135158
TIMEOUT WAIT,         968 ->             12138410
TIMEOUT WAIT,         969 ->             12141662
TIMEOUT WAIT,         970 ->             12144914
TIMEOUT WAIT,         971 ->             12148166
TIMEOUT WAIT,         972 ->             12151418
TIMEOUT WAIT,         973 ->             12154670
TIMEOUT WAIT,         974 ->             12157922
TIMEOUT WAIT,         975 ->             12161174
TIMEOUT WAIT,         976 ->             12164426
TIMEOUT WAIT,         977 ->             12167678
TIMEOUT WAIT,         978 ->             12170930
TIMEOUT WAIT,         979 ->             12174182
TIMEOUT WAIT,         980 ->             12177434
TIMEOUT WAIT,         981 ->             12180686
TIMEOUT WAIT,         982 ->             12183938
TIMEOUT WAIT,         983 ->             12187190
TIMEOUT WAIT,         984 ->             12190442
TIMEOUT WAIT,         985 ->             12193694
TIMEOUT WAIT,         986 ->             12196946
TIMEOUT WAIT,         987 ->             12200198
TIMEOUT WAIT,         988 ->             12203450
TIMEOUT WAIT,         989 ->             12206702
TIMEOUT WAIT,         990 ->             12209954
TIMEOUT WAIT,         991 ->             12213206
TIMEOUT WAIT,         992 ->             12216458
TIMEOUT WAIT,         993 ->             12219710
TIMEOUT WAIT,         994 ->             12222962
TIMEOUT WAIT,         995 ->             12226214
TIMEOUT WAIT,         996 ->             12229466
TIMEOUT WAIT,         997 ->             12232718
TIMEOUT WAIT,         998 ->             12235970
TIMEOUT WAIT,         999 ->             12239222
TIMEOUT WAIT,        1000 ->             12242474
TIMEOUT WAIT,        1001 ->             12245726
Receiving frame without parity	->	12245726
TIMEOUT WAIT,        1002 ->             12248978
TIMEOUT WAIT,        1003 ->             12252230
TIMEOUT WAIT,        1004 ->             12255482
TIMEOUT WAIT,        1005 ->             12258734
TIMEOUT WAIT,        1006 ->             12261986
TIMEOUT WAIT,        1007 ->             12265238
TIMEOUT WAIT,        1008 ->             12268490
TIMEOUT WAIT,        1009 ->             12271742
TIMEOUT WAIT,        1010 ->             12274994
TIMEOUT WAIT,        1011 ->             12278246
TIMEOUT WAIT,        1012 ->             12281498
TIMEOUT WAIT,        1013 ->             12284750
TIMEOUT WAIT,        1014 ->             12288002
TIMEOUT WAIT,        1015 ->             12291254
TIMEOUT WAIT,        1016 ->             12294506
TIMEOUT WAIT,        1017 ->             12297758
SUCCESS: STOP bit detected            12297758
addr_offst = 00            12297758
write_reg: wr_data	=	11100100
byte_en	=	0001
Update bit fields            12297758
data is 11100100

IIR_REG_VAL = 11000100            12297758
IIR_REG_TEMP = 11000100            12297758
COLLECTING IIR COVERAGE            12297758
IIR[3:1] = 010            12297758
TIMEOUT WAIT,        1018 ->             12301010
TIMEOUT WAIT,        1019 ->             12304262
TIMEOUT WAIT,        1020 ->             12307514
TIMEOUT WAIT,        1021 ->             12310766
TIMEOUT WAIT,        1022 ->             12314018
TIMEOUT WAIT,        1023 ->             12317270
TIMEOUT WAIT,        1024 ->             12320522
TIMEOUT WAIT,        1025 ->             12323774
GEN_COUNTER =          87            12327026
Trigger Level interrupt detected successfully            12327026
TESTBENCH: DIFF_COUNTER =           1            12327026




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          86            12327170
SUCCESS APB: APB first cycle             12327221
SUCCESS APB: APB second cycle             12327321
READ: reg_val =  97            12327420
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            12327420
ACTUAL DATA = 01100001            12327420
TESTBENCH: DIFF_COUNTER =           0            12327421
IIR_REG_VAL = 11001100            13962782
IIR_REG_TEMP = 11001100            13962782
COLLECTING IIR COVERAGE            13962782
IIR[3:1] = 110            13962782
GEN_COUNTER =          88            14411558
Warning : Timeout flag (LCR3,LCR2) is not set in DUT : UART            14411558
GEN_COUNTER =          89            14411558
TESTBENCH: DIFF_COUNTER =           2            14411558




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =          87            14411670
SUCCESS APB: APB first cycle             14411721
SUCCESS APB: APB second cycle             14411821
READ: reg_val =  97            14411920
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            14411920
ACTUAL DATA = 01100001            14411920




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            14411921
Driver counter =          88            14411970
SUCCESS APB: APB first cycle             14412021
SUCCESS APB: APB second cycle             14412121
READ: reg_val =  97            14412220
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            14412220
ACTUAL DATA = 01100001            14412220
SUCCESS APB: APB first cycle             14412321
SUCCESS APB: APB second cycle             14412421
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01001000            14412520
ACTUAL DATA = 00010010            14412520
IIR_REG_VAL = 11000000            14412520
IIR_REG_TEMP = 11000000            14412520
COLLECTING IIR COVERAGE            14412520
IIR[3:1] = 000            14412520
TESTBENCH: DIFF_COUNTER =           0            14412521
random_object_id=          7            14415894
INFO  @ 14415894ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          7
QUEUE_SIZE =           8            14415894
LCR_REG_VAL = 00000000            14415920
LCR_REG_TEMP = 00000000            14415920
LSR_REG_VAL = 01100000            14415920
LSR_REG_TEMP = 01100000            14415920
FCR_REG_VAL = 00000001            14415920
FCR_REG_TEMP = 00000001            14415920
IIR_REG_VAL = 11000001            14415920
IIR_REG_TEMP = 11000001            14415920
IER_REG_VAL = 00000000            14415920
IER_REG_TEMP = 00000000            14415920
MSR_REG_VAL = 00000000            14415920
MSR_REG_TEMP = 00000000            14415920
DLL_REG_VAL = 00000000            14415920
DLL_REG_TEMP = 00000000            14415920
DLL, DLM has changed            14415920
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            14416120
MSR_REG_TEMP = 11111011            14416120
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 14416436
GEN_COUNTER =          90            14416436
Data = 10000000            14416436
Mask = 00011111            14416436
config Data = 11001011            14416436
config Data = 10001011            14416436
BAUD_VALUE =       19200
GEN_COUNTER =          91            14416436
Data = 00000110            14416436
Mask = 00000000            14416436
config Data = 10011010            14416436
config Data = 00000110            14416436
GEN_COUNTER =          92            14416436
Data = 00000000            14416436
Mask = 00000000            14416436
config Data = 01101011            14416436
config Data = 00000000            14416436
GEN_COUNTER =          93            14416436
Data = 00011111            14416436
Mask = 00011111            14416436
config Data = 10100000            14416436
config Data = 00000000            14416436
GEN_COUNTER =          94            14416436
Data = 00000100            14416436
Mask = 00011011            14416436
config Data = 11001010            14416436
config Data = 00001110            14416436
GEN_COUNTER =          95            14416436
Data = 00001101            14416436
Mask = 11110010            14416436
config Data = 00110110            14416436
config Data = 00111111            14416436
TESTBENCH: DIFF_COUNTER =           6            14416436




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =          89            14416570
SUCCESS APB: APB first cycle             14416621
SUCCESS APB: APB second cycle             14416721




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             14416820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001011
DLAB = 0
addr_offst = 00            14416820
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields            14416820
TESTBENCH: DIFF_COUNTER =           5            14416820
LCR_REG_VAL = 10001011            14416820
LCR_REG_TEMP = 10001011            14416820
Driver counter =          90            14416870
SUCCESS APB: APB first cycle             14416921
SUCCESS APB: APB second cycle             14417021




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             14417120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            14417120
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            14417120
TESTBENCH: DIFF_COUNTER =           4            14417120
DLL_REG_VAL = 00000110            14417120
DLL_REG_TEMP = 00000110            14417120
DLL, DLM has changed            14417120
Driver counter =          91            14417170
SUCCESS APB: APB first cycle             14417221
SUCCESS APB: APB second cycle             14417321




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             14417420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            14417420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            14417420
TESTBENCH: DIFF_COUNTER =           3            14417420
Driver counter =          92            14417470
SUCCESS APB: APB first cycle             14417521
SUCCESS APB: APB second cycle             14417621




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             14417720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            14417720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            14417720
TESTBENCH: DIFF_COUNTER =           2            14417720
LCR_REG_VAL = 00000000            14417720
LCR_REG_TEMP = 00000000            14417720
Driver counter =          93            14417770
SUCCESS APB: APB first cycle             14417821
SUCCESS APB: APB second cycle             14417921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             14418020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            14418020
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            14418020
TESTBENCH: DIFF_COUNTER =           1            14418020
LCR_REG_VAL = 00001110            14418020
LCR_REG_TEMP = 00001110            14418020
Driver counter =          94            14418070
SUCCESS APB: APB first cycle             14418121
SUCCESS APB: APB second cycle             14418221
Updating Regmap at             14418320
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00111111
DLAB = 0
addr_offst = 00            14418320
write_reg: wr_data	=	00111111
byte_en	=	0001
Update bit fields            14418320
TESTBENCH: DIFF_COUNTER =           0            14418320
FCR_REG_VAL = 00001111            14418320
FCR_REG_TEMP = 00001111            14418320
INFO  @ 14418604ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 14418604ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 14418604ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =          96            14418604
Data = 00001001            14418604
Mask = 11110010            14418604
config Data = 01111110            14418604
config Data = 01111011            14418604
TESTBENCH: DIFF_COUNTER =           1            14418604




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          95            14418670
SUCCESS APB: APB first cycle             14418721
SUCCESS APB: APB second cycle             14418821
Updating Regmap at             14418920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01111011
DLAB = 0
addr_offst = 00            14418920
write_reg: wr_data	=	01111011
byte_en	=	0001
Update bit fields            14418920
TESTBENCH: DIFF_COUNTER =           0            14418920
FCR_REG_VAL = 01001011            14418920
FCR_REG_TEMP = 01001011            14418920
GEN_COUNTER =          97            14419146
Data = 00000000            14419146
Mask = 11111111            14419146
config Data = 10011010            14419146
config Data = 10011010            14419146
INFO  @ 14419146ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          -1
TESTBENCH: DIFF_COUNTER =           1            14419146




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          96            14419270
SUCCESS APB: APB first cycle             14419321
SUCCESS APB: APB second cycle             14419421
Updating Regmap at             14419520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10011010
DLAB = 0
addr_offst = 00            14419520
write_reg: wr_data	=	10011010
byte_en	=	0001
Update bit fields            14419520
data is 10011010
TESTBENCH: DIFF_COUNTER =           0            14419520
LSR_REG_VAL = 00000000            14419520
LSR_REG_TEMP = 00000000            14419520
MODE1 FILL: XMIT_FIFO_COUNT	=	          0
GEN_COUNTER =          98            14419688
Data = 00000000            14419688
Mask = 11111111            14419688
config Data = 11100000            14419688
config Data = 11100000            14419688
INFO  @ 14419688ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           0
TESTBENCH: DIFF_COUNTER =           1            14419688




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          97            14419770
SUCCESS APB: APB first cycle             14419821
SUCCESS APB: APB second cycle             14419921
Updating Regmap at             14420020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100000
DLAB = 0
addr_offst = 00            14420020
write_reg: wr_data	=	11100000
byte_en	=	0001
Update bit fields            14420020
data is 11100000
TESTBENCH: DIFF_COUNTER =           0            14420020
MODE1 FILL: XMIT_FIFO_COUNT	=	          1
GEN_COUNTER =          99            14420230
Data = 00000000            14420230
Mask = 11111111            14420230
config Data = 11100001            14420230
config Data = 11100001            14420230
INFO  @ 14420230ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           1
TESTBENCH: DIFF_COUNTER =           1            14420230




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          98            14420370
SUCCESS APB: APB first cycle             14420421
SUCCESS APB: APB second cycle             14420521
Updating Regmap at             14420620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100001
DLAB = 0
addr_offst = 00            14420620
write_reg: wr_data	=	11100001
byte_en	=	0001
Update bit fields            14420620
data is 11100001
TESTBENCH: DIFF_COUNTER =           0            14420620
MODE1 FILL: XMIT_FIFO_COUNT	=	          2
GEN_COUNTER =         100            14420772
Data = 00000000            14420772
Mask = 11111111            14420772
config Data = 11000101            14420772
config Data = 11000101            14420772
INFO  @ 14420772ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           2
TESTBENCH: DIFF_COUNTER =           1            14420772




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =          99            14420870
SUCCESS APB: APB first cycle             14420921
SUCCESS APB: APB second cycle             14421021
Updating Regmap at             14421120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11000101
DLAB = 0
addr_offst = 00            14421120
write_reg: wr_data	=	11000101
byte_en	=	0001
Update bit fields            14421120
data is 11000101
TESTBENCH: DIFF_COUNTER =           0            14421120
MODE1 FILL: XMIT_FIFO_COUNT	=	          3
GEN_COUNTER =         101            14421314
Data = 00000000            14421314
Mask = 11111111            14421314
config Data = 01100100            14421314
config Data = 01100100            14421314
INFO  @ 14421314ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           3
TESTBENCH: DIFF_COUNTER =           1            14421314




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         100            14421370
SUCCESS APB: APB first cycle             14421421
SUCCESS APB: APB second cycle             14421521
Updating Regmap at             14421620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100100
DLAB = 0
addr_offst = 00            14421620
write_reg: wr_data	=	01100100
byte_en	=	0001
Update bit fields            14421620
data is 01100100
TESTBENCH: DIFF_COUNTER =           0            14421620
MODE1 FILL: XMIT_FIFO_COUNT	=	          4
GEN_COUNTER =         102            14421856
Data = 00000000            14421856
Mask = 11111111            14421856
config Data = 10101101            14421856
config Data = 10101101            14421856
INFO  @ 14421856ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           4
TESTBENCH: DIFF_COUNTER =           1            14421856




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         101            14421970
SUCCESS APB: APB first cycle             14422021
SUCCESS APB: APB second cycle             14422121
Updating Regmap at             14422220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10101101
DLAB = 0
addr_offst = 00            14422220
write_reg: wr_data	=	10101101
byte_en	=	0001
Update bit fields            14422220
data is 10101101
TESTBENCH: DIFF_COUNTER =           0            14422220
MODE1 FILL: XMIT_FIFO_COUNT	=	          5
GEN_COUNTER =         103            14422398
Data = 00000000            14422398
Mask = 11111111            14422398
config Data = 10011111            14422398
config Data = 10011111            14422398
INFO  @ 14422398ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           5
TESTBENCH: DIFF_COUNTER =           1            14422398




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         102            14422470
SUCCESS APB: APB first cycle             14422521
SUCCESS APB: APB second cycle             14422621
Updating Regmap at             14422720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10011111
DLAB = 0
addr_offst = 00            14422720
write_reg: wr_data	=	10011111
byte_en	=	0001
Update bit fields            14422720
data is 10011111
TESTBENCH: DIFF_COUNTER =           0            14422720
MODE1 FILL: XMIT_FIFO_COUNT	=	          6
GEN_COUNTER =         104            14422940
Data = 00000000            14422940
Mask = 11111111            14422940
config Data = 01100011            14422940
config Data = 01100011            14422940
INFO  @ 14422940ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           6
TESTBENCH: DIFF_COUNTER =           1            14422940




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         103            14423070
SUCCESS APB: APB first cycle             14423121
SUCCESS APB: APB second cycle             14423221
Updating Regmap at             14423320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100011
DLAB = 0
addr_offst = 00            14423320
write_reg: wr_data	=	01100011
byte_en	=	0001
Update bit fields            14423320
data is 01100011
TESTBENCH: DIFF_COUNTER =           0            14423320
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =         105            14423482
Data = 00000000            14423482
Mask = 11111111            14423482
config Data = 11100001            14423482
config Data = 11100001            14423482
INFO  @ 14423482ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1            14423482




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         104            14423570
SUCCESS APB: APB first cycle             14423621
SUCCESS APB: APB second cycle             14423721
Updating Regmap at             14423820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100001
DLAB = 0
addr_offst = 00            14423820
write_reg: wr_data	=	11100001
byte_en	=	0001
Update bit fields            14423820
data is 11100001
TESTBENCH: DIFF_COUNTER =           0            14423820
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =         106            14424024
Data = 00000000            14424024
Mask = 11111111            14424024
config Data = 11111000            14424024
config Data = 11111000            14424024
INFO  @ 14424024ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1            14424024




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         105            14424170
SUCCESS APB: APB first cycle             14424221
SUCCESS APB: APB second cycle             14424321
Updating Regmap at             14424420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111000
DLAB = 0
addr_offst = 00            14424420
write_reg: wr_data	=	11111000
byte_en	=	0001
Update bit fields            14424420
data is 11111000
TESTBENCH: DIFF_COUNTER =           0            14424420
MODE1 FILL: XMIT_FIFO_COUNT	=	          9
GEN_COUNTER =         107            14424566
Data = 00000000            14424566
Mask = 11111111            14424566
config Data = 10000100            14424566
config Data = 10000100            14424566
INFO  @ 14424566ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           9
TESTBENCH: DIFF_COUNTER =           1            14424566




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         106            14424670
SUCCESS APB: APB first cycle             14424721
SUCCESS APB: APB second cycle             14424821
Updating Regmap at             14424920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10000100
DLAB = 0
addr_offst = 00            14424920
write_reg: wr_data	=	10000100
byte_en	=	0001
Update bit fields            14424920
data is 10000100
TESTBENCH: DIFF_COUNTER =           0            14424920
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         108            14425108
Data = 00000000            14425108
Mask = 11111111            14425108
config Data = 10001000            14425108
config Data = 10001000            14425108
INFO  @ 14425108ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1            14425108
INFO  @ 14425108ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         107            14425170
SUCCESS APB: APB first cycle             14425221
SUCCESS APB: APB second cycle             14425321
Updating Regmap at             14425420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001000
DLAB = 0
addr_offst = 00            14425420
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields            14425420
data is 10001000
TESTBENCH: DIFF_COUNTER =           0            14425420
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         109            14425650
Data = 00000000            14425650
Mask = 11111111            14425650
config Data = 01011100            14425650
config Data = 01011100            14425650
INFO  @ 14425650ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1            14425650




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         108            14425770
SUCCESS APB: APB first cycle             14425821
SUCCESS APB: APB second cycle             14425921
Updating Regmap at             14426020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011100
DLAB = 0
addr_offst = 00            14426020
write_reg: wr_data	=	01011100
byte_en	=	0001
Update bit fields            14426020
data is 01011100
TESTBENCH: DIFF_COUNTER =           0            14426020
MODE1 FILL: XMIT_FIFO_COUNT	=	         11
GEN_COUNTER =         110            14426192
Data = 00000000            14426192
Mask = 11111111            14426192
config Data = 01101001            14426192
config Data = 01101001            14426192
INFO  @ 14426192ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          11
TESTBENCH: DIFF_COUNTER =           1            14426192




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         109            14426270
SUCCESS APB: APB first cycle             14426321
SUCCESS APB: APB second cycle             14426421
Updating Regmap at             14426520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101001
DLAB = 0
addr_offst = 00            14426520
write_reg: wr_data	=	01101001
byte_en	=	0001
Update bit fields            14426520
data is 01101001
TESTBENCH: DIFF_COUNTER =           0            14426520
MODE1 FILL: XMIT_FIFO_COUNT	=	         12
GEN_COUNTER =         111            14426734
Data = 00000000            14426734
Mask = 11111111            14426734
config Data = 10100111            14426734
config Data = 10100111            14426734
INFO  @ 14426734ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          12
TESTBENCH: DIFF_COUNTER =           1            14426734




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         110            14426870
SUCCESS APB: APB first cycle             14426921
SUCCESS APB: APB second cycle             14427021
Updating Regmap at             14427120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10100111
DLAB = 0
addr_offst = 00            14427120
write_reg: wr_data	=	10100111
byte_en	=	0001
Update bit fields            14427120
data is 10100111
TESTBENCH: DIFF_COUNTER =           0            14427120
MODE1 FILL: XMIT_FIFO_COUNT	=	         13
GEN_COUNTER =         112            14427276
Data = 00000000            14427276
Mask = 11111111            14427276
config Data = 01100111            14427276
config Data = 01100111            14427276
INFO  @ 14427276ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          13
TESTBENCH: DIFF_COUNTER =           1            14427276




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         111            14427370
SUCCESS APB: APB first cycle             14427421
SUCCESS APB: APB second cycle             14427521
Updating Regmap at             14427620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100111
DLAB = 0
addr_offst = 00            14427620
write_reg: wr_data	=	01100111
byte_en	=	0001
Update bit fields            14427620
data is 01100111
TESTBENCH: DIFF_COUNTER =           0            14427620
MODE1 FILL: XMIT_FIFO_COUNT	=	         14
GEN_COUNTER =         113            14427818
Data = 00000000            14427818
Mask = 11111111            14427818
config Data = 10001011            14427818
config Data = 10001011            14427818
INFO  @ 14427818ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          14
TESTBENCH: DIFF_COUNTER =           1            14427818




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         112            14427870
SUCCESS APB: APB first cycle             14427921
SUCCESS APB: APB second cycle             14428021
Updating Regmap at             14428120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001011
DLAB = 0
addr_offst = 00            14428120
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields            14428120
data is 10001011
TESTBENCH: DIFF_COUNTER =           0            14428120
MODE1 FILL: XMIT_FIFO_COUNT	=	         15
INFO  @ 14429444ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn InActive for XMIT_FIFO count =          15, indicating FIFO FULL
Wait for character transmission            14429444
SUCCESS: tx_Start bit detected after 8 cycles14451124
INFO  @ 14451124ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 14867380ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 14971444ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 14997460ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00110100
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 14997460ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 14997460ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00110100
INFO  @ 14997460ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 52
INFO  @ 14997460ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00110100
INFO  @ 14997460ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 52
INFO  @ 14997460ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            15000712
MODE1: XMIT_FIFO_COUNT	=	         14
Wait for character transmission            15000712
SUCCESS: tx_Start bit detected after 8 cycles15023476
INFO  @ 15023476ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 15439732ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 15543796ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 15569812ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11000000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 15569812ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 15569812ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11000000
INFO  @ 15569812ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	192
INFO  @ 15569812ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11000000
INFO  @ 15569812ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	192
INFO  @ 15569812ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            15573064
MODE1: XMIT_FIFO_COUNT	=	         13
Wait for character transmission            15573064
SUCCESS: tx_Start bit detected after 8 cycles15595828
INFO  @ 15595828ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 16012084ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 16116148ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 16142164ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11000010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 16142164ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 16142164ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11000010
INFO  @ 16142164ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	194
INFO  @ 16142164ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11000010
INFO  @ 16142164ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	194
INFO  @ 16142164ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            16145416
MODE1: XMIT_FIFO_COUNT	=	         12
Wait for character transmission            16145416
SUCCESS: tx_Start bit detected after 8 cycles16168180
INFO  @ 16168180ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 16584436ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 16688500ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 16714516ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10001010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 16714516ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 16714516ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10001010
INFO  @ 16714516ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	138
INFO  @ 16714516ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10001010
INFO  @ 16714516ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	138
INFO  @ 16714516ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            16717768
MODE1: XMIT_FIFO_COUNT	=	         11
Wait for character transmission            16717768
SUCCESS: tx_Start bit detected after 8 cycles16740532
INFO  @ 16740532ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 17156788ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 17260852ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 17286868ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11001000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 17286868ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 17286868ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11001000
INFO  @ 17286868ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	200
INFO  @ 17286868ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11001000
INFO  @ 17286868ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	200
INFO  @ 17286868ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            17290120
MODE1: XMIT_FIFO_COUNT	=	         10
Wait for character transmission            17290120
SUCCESS: tx_Start bit detected after 8 cycles17312884
INFO  @ 17312884ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 17729140ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 17833204ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 17859220ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01011010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 17859220ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 17859220ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01011010
INFO  @ 17859220ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 90
INFO  @ 17859220ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01011010
INFO  @ 17859220ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 90
INFO  @ 17859220ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            17862472
MODE1: XMIT_FIFO_COUNT	=	          9
Wait for character transmission            17862472
SUCCESS: tx_Start bit detected after 8 cycles17885236
INFO  @ 17885236ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 18301492ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 18405556ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 18431572ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00111110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 18431572ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 18431572ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00111110
INFO  @ 18431572ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 62
INFO  @ 18431572ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00111110
INFO  @ 18431572ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 62
INFO  @ 18431572ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            18434824
MODE1: XMIT_FIFO_COUNT	=	          8
Wait for character transmission            18434824
SUCCESS: tx_Start bit detected after 8 cycles18457588
INFO  @ 18457588ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 18873844ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 18977908ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 19003924ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11000110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 19003924ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 19003924ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11000110
INFO  @ 19003924ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	198
INFO  @ 19003924ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11000110
INFO  @ 19003924ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	198
INFO  @ 19003924ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            19007176
MODE1: XMIT_FIFO_COUNT	=	          7
Wait for character transmission            19007176
SUCCESS: tx_Start bit detected after 8 cycles19029940
INFO  @ 19029940ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 19446196ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 19550260ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 19576276ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11000010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 19576276ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 19576276ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11000010
INFO  @ 19576276ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	194
INFO  @ 19576276ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11000010
INFO  @ 19576276ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	194
INFO  @ 19576276ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            19579528
MODE1: XMIT_FIFO_COUNT	=	          6
Wait for character transmission            19579528
SUCCESS: tx_Start bit detected after 8 cycles19602292
INFO  @ 19602292ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 20018548ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 20122612ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 20148628ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11110000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 20148628ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 20148628ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11110000
INFO  @ 20148628ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	240
INFO  @ 20148628ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11110000
INFO  @ 20148628ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	240
INFO  @ 20148628ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            20151880
MODE1: XMIT_FIFO_COUNT	=	          5
Wait for character transmission            20151880
SUCCESS: tx_Start bit detected after 8 cycles20174644
INFO  @ 20174644ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 20590900ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 20694964ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 20720980ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00001000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 20720980ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 20720980ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00001000
INFO  @ 20720980ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	  8
INFO  @ 20720980ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00001000
INFO  @ 20720980ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	  8
INFO  @ 20720980ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            20724232
MODE1: XMIT_FIFO_COUNT	=	          4
Wait for character transmission            20724232
SUCCESS: tx_Start bit detected after 8 cycles20746996
INFO  @ 20746996ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 21163252ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 21267316ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 21293332ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00010000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 21293332ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 21293332ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00010000
INFO  @ 21293332ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 16
INFO  @ 21293332ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00010000
INFO  @ 21293332ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 16
INFO  @ 21293332ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            21296584
MODE1: XMIT_FIFO_COUNT	=	          3
Wait for character transmission            21296584
SUCCESS: tx_Start bit detected after 8 cycles21319348
INFO  @ 21319348ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 21735604ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 21839668ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 21865684ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10111000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 21865684ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 21865684ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10111000
INFO  @ 21865684ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	184
INFO  @ 21865684ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10111000
INFO  @ 21865684ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	184
INFO  @ 21865684ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            21868936
MODE1: XMIT_FIFO_COUNT	=	          2
Wait for character transmission            21868936
SUCCESS: tx_Start bit detected after 8 cycles21891700
INFO  @ 21891700ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 22307956ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 22412020ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 22438036ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11010010
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 22438036ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 22438036ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11010010
INFO  @ 22438036ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	210
INFO  @ 22438036ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11010010
INFO  @ 22438036ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	210
INFO  @ 22438036ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            22441288
MODE1: XMIT_FIFO_COUNT	=	          1
Wait for character transmission            22441288
SUCCESS: tx_Start bit detected after 8 cycles22464052
INFO  @ 22464052ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 22880308ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 22984372ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 23010388ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01001110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 23010388ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 23010388ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01001110
INFO  @ 23010388ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 78
INFO  @ 23010388ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01001110
INFO  @ 23010388ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 78
INFO  @ 23010388ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            23013640
MODE1: XMIT_FIFO_COUNT	=	          0
Wait for character transmission            23013640
SUCCESS: tx_Start bit detected after 8 cycles23036404
INFO  @ 23036404ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 23452660ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 23556724ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 23582740ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11001110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 23582740ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 23582740ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11001110
INFO  @ 23582740ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	206
INFO  @ 23582740ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11001110
INFO  @ 23582740ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	206
INFO  @ 23582740ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            23583282
LSR_REG_TEMP = 00100000            23583282
Release for character transmission            23585992
MODE1: XMIT_FIFO_COUNT	=	         -1
INFO  @ 23587076ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: MODE1: TXRDYn Active since TXFIFO CLEARED by TRANSMISSION
random_object_id=          4            23588160
INFO  @ 23588160ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =           9            23588160
GEN_COUNTER =         114            23588160
Data = 00001111            23588160
Mask = 11110000            23588160
config Data = 01101011            23588160
config Data = 01101111            23588160
GEN_COUNTER =         115            23588160
GEN_COUNTER =         116            23588160
Data = 00000000            23588160
Mask = 00000000            23588160
config Data = 00100000            23588160
config Data = 00000000            23588160
TESTBENCH: DIFF_COUNTER =           3            23588160




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         113            23588270
SUCCESS APB: APB first cycle             23588321
SUCCESS APB: APB second cycle             23588421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             23588520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 01101111
DLAB = 0
addr_offst = 00            23588520
write_reg: wr_data	=	01101111
byte_en	=	0001
Update bit fields            23588520
TESTBENCH: DIFF_COUNTER =           2            23588520
IER_REG_VAL = 00001111            23588520
IER_REG_TEMP = 00001111            23588520
IIR_REG_VAL = 11000010            23588520
IIR_REG_TEMP = 11000010            23588520
COLLECTING IIR COVERAGE            23588520
IIR[3:1] = 001            23588520
Driver counter =         114            23588570
SUCCESS APB: APB first cycle             23588621
SUCCESS APB: APB second cycle             23588721
READ: reg_val = 251            23588820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            23588820
ACTUAL DATA = 11111011            23588820
MSR_REG_VAL = 11110000            23588820
MSR_REG_TEMP = 11110000            23588820




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            23588821
Driver counter =         115            23588870
SUCCESS APB: APB first cycle             23588921
SUCCESS APB: APB second cycle             23589021
Updating Regmap at             23589120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            23589120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            23589120
TESTBENCH: DIFF_COUNTER =           0            23589120
SUCCESS : Default values output control pins of Modem Control Logic is identified            23589120
GEN_COUNTER =         117            23589120
Data = 00000001            23589120
Mask = 00000000            23589120
config Data = 00100111            23589120
config Data = 00000001            23589120
TESTBENCH: DIFF_COUNTER =           1            23589120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         116            23589270
SUCCESS APB: APB first cycle             23589321
SUCCESS APB: APB second cycle             23589421
Updating Regmap at             23589520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            23589520
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            23589520
TESTBENCH: DIFF_COUNTER =           0            23589520
MCR_REG_VAL = 00000001            23589520
MCR_REG_TEMP = 00000001            23589520
CHECK_DATA = 00000001	TEMP_DATA = 00000001            23589520
SUCCESS : MCR configured output control pins to correct values            23589520
GEN_COUNTER =         118            23589520
Data = 00001110            23589520
Mask = 00000000            23589520
config Data = 00010001            23589520
config Data = 00001110            23589520
TESTBENCH: DIFF_COUNTER =           1            23589520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         117            23589670
SUCCESS APB: APB first cycle             23589721
SUCCESS APB: APB second cycle             23589821
Updating Regmap at             23589920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            23589920
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            23589920
TESTBENCH: DIFF_COUNTER =           0            23589920
MCR_REG_VAL = 00001110            23589920
MCR_REG_TEMP = 00001110            23589920
CHECK_DATA = 00001110	TEMP_DATA = 00001110            23589920
SUCCESS : MCR configured output control pins to correct values            23589920
GEN_COUNTER =         119            23589920
Data = 00000001            23589920
Mask = 00000000            23589920
config Data = 10000110            23589920
config Data = 00000001            23589920
TESTBENCH: DIFF_COUNTER =           1            23589920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         118            23590070
SUCCESS APB: APB first cycle             23590121
SUCCESS APB: APB second cycle             23590221
Updating Regmap at             23590320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            23590320
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            23590320
TESTBENCH: DIFF_COUNTER =           0            23590320
MCR_REG_VAL = 00000001            23590320
MCR_REG_TEMP = 00000001            23590320
CHECK_DATA = 00000001	TEMP_DATA = 00000001            23590320
SUCCESS : MCR configured output control pins to correct values            23590320
GEN_COUNTER =         120            23590320
Data = 00000011            23590320
Mask = 00000000            23590320
config Data = 00100010            23590320
config Data = 00000011            23590320
TESTBENCH: DIFF_COUNTER =           1            23590320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         119            23590470
SUCCESS APB: APB first cycle             23590521
SUCCESS APB: APB second cycle             23590621
Updating Regmap at             23590720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            23590720
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            23590720
TESTBENCH: DIFF_COUNTER =           0            23590720
MCR_REG_VAL = 00000011            23590720
MCR_REG_TEMP = 00000011            23590720
CHECK_DATA = 00000011	TEMP_DATA = 00000011            23590720
SUCCESS : MCR configured output control pins to correct values            23590720
GEN_COUNTER =         121            23590720
Data = 00001111            23590720
Mask = 00000000            23590720
config Data = 01011111            23590720
config Data = 00001111            23590720
TESTBENCH: DIFF_COUNTER =           1            23590720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         120            23590870
SUCCESS APB: APB first cycle             23590921
SUCCESS APB: APB second cycle             23591021
Updating Regmap at             23591120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            23591120
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            23591120
TESTBENCH: DIFF_COUNTER =           0            23591120
MCR_REG_VAL = 00001111            23591120
MCR_REG_TEMP = 00001111            23591120
CHECK_DATA = 00001111	TEMP_DATA = 00001111            23591120
SUCCESS : MCR configured output control pins to correct values            23591120
GEN_COUNTER =         122            23591120
Data = 00001110            23591120
Mask = 00000000            23591120
config Data = 01110111            23591120
config Data = 00001110            23591120
TESTBENCH: DIFF_COUNTER =           1            23591120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         121            23591270
SUCCESS APB: APB first cycle             23591321
SUCCESS APB: APB second cycle             23591421
Updating Regmap at             23591520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            23591520
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            23591520
TESTBENCH: DIFF_COUNTER =           0            23591520
MCR_REG_VAL = 00001110            23591520
MCR_REG_TEMP = 00001110            23591520
CHECK_DATA = 00001110	TEMP_DATA = 00001110            23591520
SUCCESS : MCR configured output control pins to correct values            23591520
GEN_COUNTER =         123            23591520
Data = 00001100            23591520
Mask = 00000000            23591520
config Data = 00011000            23591520
config Data = 00001100            23591520
TESTBENCH: DIFF_COUNTER =           1            23591520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         122            23591670
SUCCESS APB: APB first cycle             23591721
SUCCESS APB: APB second cycle             23591821
Updating Regmap at             23591920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            23591920
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            23591920
TESTBENCH: DIFF_COUNTER =           0            23591920
MCR_REG_VAL = 00001100            23591920
MCR_REG_TEMP = 00001100            23591920
CHECK_DATA = 00001100	TEMP_DATA = 00001100            23591920
SUCCESS : MCR configured output control pins to correct values            23591920
GEN_COUNTER =         124            23591920
Data = 00001101            23591920
Mask = 00000000            23591920
config Data = 11000110            23591920
config Data = 00001101            23591920
TESTBENCH: DIFF_COUNTER =           1            23591920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         123            23592070
SUCCESS APB: APB first cycle             23592121
SUCCESS APB: APB second cycle             23592221
Updating Regmap at             23592320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00            23592320
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            23592320
TESTBENCH: DIFF_COUNTER =           0            23592320
MCR_REG_VAL = 00001101            23592320
MCR_REG_TEMP = 00001101            23592320
CHECK_DATA = 00001101	TEMP_DATA = 00001101            23592320
SUCCESS : MCR configured output control pins to correct values            23592320
GEN_COUNTER =         125            23592320
Data = 00000111            23592320
Mask = 00000000            23592320
config Data = 00100000            23592320
config Data = 00000111            23592320
TESTBENCH: DIFF_COUNTER =           1            23592320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         124            23592470
SUCCESS APB: APB first cycle             23592521
SUCCESS APB: APB second cycle             23592621
Updating Regmap at             23592720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000111
DLAB = 0
addr_offst = 00            23592720
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields            23592720
TESTBENCH: DIFF_COUNTER =           0            23592720
MCR_REG_VAL = 00000111            23592720
MCR_REG_TEMP = 00000111            23592720
CHECK_DATA = 00000111	TEMP_DATA = 00000111            23592720
SUCCESS : MCR configured output control pins to correct values            23592720
GEN_COUNTER =         126            23592720
Data = 00001100            23592720
Mask = 00000000            23592720
config Data = 01101001            23592720
config Data = 00001100            23592720
TESTBENCH: DIFF_COUNTER =           1            23592720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         125            23592870
SUCCESS APB: APB first cycle             23592921
SUCCESS APB: APB second cycle             23593021
Updating Regmap at             23593120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            23593120
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            23593120
TESTBENCH: DIFF_COUNTER =           0            23593120
MCR_REG_VAL = 00001100            23593120
MCR_REG_TEMP = 00001100            23593120
CHECK_DATA = 00001100	TEMP_DATA = 00001100            23593120
SUCCESS : MCR configured output control pins to correct values            23593120
GEN_COUNTER =         127            23593120
Data = 00001010            23593120
Mask = 00000000            23593120
config Data = 01010100            23593120
config Data = 00001010            23593120
TESTBENCH: DIFF_COUNTER =           1            23593120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         126            23593270
SUCCESS APB: APB first cycle             23593321
SUCCESS APB: APB second cycle             23593421
Updating Regmap at             23593520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00            23593520
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            23593520
TESTBENCH: DIFF_COUNTER =           0            23593520
MCR_REG_VAL = 00001010            23593520
MCR_REG_TEMP = 00001010            23593520
CHECK_DATA = 00001010	TEMP_DATA = 00001010            23593520
SUCCESS : MCR configured output control pins to correct values            23593520
GEN_COUNTER =         128            23593520
Data = 00000000            23593520
Mask = 00000000            23593520
config Data = 01011100            23593520
config Data = 00000000            23593520
TESTBENCH: DIFF_COUNTER =           1            23593520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         127            23593670
SUCCESS APB: APB first cycle             23593721
SUCCESS APB: APB second cycle             23593821
Updating Regmap at             23593920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            23593920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            23593920
TESTBENCH: DIFF_COUNTER =           0            23593920
MCR_REG_VAL = 00000000            23593920
MCR_REG_TEMP = 00000000            23593920
CHECK_DATA = 00000000	TEMP_DATA = 00000000            23593920
SUCCESS : MCR configured output control pins to correct values            23593920
GEN_COUNTER =         129            23593920
Data = 00000000            23593920
Mask = 00000000            23593920
config Data = 01101100            23593920
config Data = 00000000            23593920
TESTBENCH: DIFF_COUNTER =           1            23593920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         128            23594070
SUCCESS APB: APB first cycle             23594121
SUCCESS APB: APB second cycle             23594221
Updating Regmap at             23594320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            23594320
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            23594320
TESTBENCH: DIFF_COUNTER =           0            23594320
CHECK_DATA = 00000000	TEMP_DATA = 00000000            23594320
SUCCESS : MCR configured output control pins to correct values            23594320
GEN_COUNTER =         130            23594320
Data = 00001100            23594320
Mask = 00000000            23594320
config Data = 10001001            23594320
config Data = 00001100            23594320
TESTBENCH: DIFF_COUNTER =           1            23594320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         129            23594470
SUCCESS APB: APB first cycle             23594521
SUCCESS APB: APB second cycle             23594621
Updating Regmap at             23594720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            23594720
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            23594720
TESTBENCH: DIFF_COUNTER =           0            23594720
MCR_REG_VAL = 00001100            23594720
MCR_REG_TEMP = 00001100            23594720
CHECK_DATA = 00001100	TEMP_DATA = 00001100            23594720
SUCCESS : MCR configured output control pins to correct values            23594720
GEN_COUNTER =         131            23594720
Data = 00000011            23594720
Mask = 00000000            23594720
config Data = 00001101            23594720
config Data = 00000011            23594720
TESTBENCH: DIFF_COUNTER =           1            23594720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         130            23594870
SUCCESS APB: APB first cycle             23594921
SUCCESS APB: APB second cycle             23595021
Updating Regmap at             23595120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            23595120
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            23595120
TESTBENCH: DIFF_COUNTER =           0            23595120
MCR_REG_VAL = 00000011            23595120
MCR_REG_TEMP = 00000011            23595120
CHECK_DATA = 00000011	TEMP_DATA = 00000011            23595120
SUCCESS : MCR configured output control pins to correct values            23595120
GEN_COUNTER =         132            23595206
TESTBENCH: DIFF_COUNTER =           1            23595206
MSR_REG_VAL = 01111000            23595206
MSR_REG_TEMP = 01111000            23595206




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         131            23595270
SUCCESS APB: APB first cycle             23595321
SUCCESS APB: APB second cycle             23595421
READ: reg_val = 120            23595520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01111000            23595520
ACTUAL DATA = 01111000            23595520
MSR_REG_VAL = 01110000            23595520
MSR_REG_TEMP = 01110000            23595520
TESTBENCH: DIFF_COUNTER =           0            23595521
1. PR_DATA = 01111000	PSEL = 1            23595521
2. PR_DATA = 01111000	PSEL = 0            23595620
CONFIG_BIT = 1000            23595620
SUCCESS  : Model control inputs getting reflected in MSR            23595620
GEN_COUNTER =         133            23595748
TESTBENCH: DIFF_COUNTER =           1            23595748
MSR_REG_VAL = 11111000            23595748
MSR_REG_TEMP = 11111000            23595748




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         132            23595870
SUCCESS APB: APB first cycle             23595921
SUCCESS APB: APB second cycle             23596021
READ: reg_val = 248            23596120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111000            23596120
ACTUAL DATA = 11111000            23596120
MSR_REG_VAL = 11110000            23596120
MSR_REG_TEMP = 11110000            23596120
TESTBENCH: DIFF_COUNTER =           0            23596121
1. PR_DATA = 11111000	PSEL = 1            23596121
2. PR_DATA = 11111000	PSEL = 0            23596220
CONFIG_BIT = 0000            23596220
SUCCESS  : Model control inputs getting reflected in MSR            23596220
GEN_COUNTER =         134            23596290
TESTBENCH: DIFF_COUNTER =           1            23596290
MSR_REG_VAL = 00001111            23596290
MSR_REG_TEMP = 00001111            23596290




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         133            23596370
SUCCESS APB: APB first cycle             23596421
SUCCESS APB: APB second cycle             23596521
READ: reg_val =  15            23596620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            23596620
ACTUAL DATA = 00001111            23596620
MSR_REG_VAL = 00000000            23596620
MSR_REG_TEMP = 00000000            23596620
TESTBENCH: DIFF_COUNTER =           0            23596621
1. PR_DATA = 00001111	PSEL = 1            23596621
2. PR_DATA = 00001111	PSEL = 0            23596720
CONFIG_BIT = 1111            23596720
SUCCESS  : Model control inputs getting reflected in MSR            23596720
GEN_COUNTER =         135            23596832
TESTBENCH: DIFF_COUNTER =           1            23596832
MSR_REG_VAL = 01110011            23596832
MSR_REG_TEMP = 01110011            23596832




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         134            23596970
SUCCESS APB: APB first cycle             23597021
SUCCESS APB: APB second cycle             23597121
READ: reg_val = 115            23597220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110011            23597220
ACTUAL DATA = 01110011            23597220
MSR_REG_VAL = 01110000            23597220
MSR_REG_TEMP = 01110000            23597220
TESTBENCH: DIFF_COUNTER =           0            23597221
1. PR_DATA = 01110011	PSEL = 1            23597221
2. PR_DATA = 01110011	PSEL = 0            23597320
CONFIG_BIT = 1000            23597320
SUCCESS  : Model control inputs getting reflected in MSR            23597320
GEN_COUNTER =         136            23597374
TESTBENCH: DIFF_COUNTER =           1            23597374
MSR_REG_VAL = 00110100            23597374
MSR_REG_TEMP = 00110100            23597374




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         135            23597470
SUCCESS APB: APB first cycle             23597521
SUCCESS APB: APB second cycle             23597621
READ: reg_val =  52            23597720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00110100            23597720
ACTUAL DATA = 00110100            23597720
MSR_REG_VAL = 00110000            23597720
MSR_REG_TEMP = 00110000            23597720
TESTBENCH: DIFF_COUNTER =           0            23597721
1. PR_DATA = 00110100	PSEL = 1            23597721
2. PR_DATA = 00110100	PSEL = 0            23597820
CONFIG_BIT = 1100            23597820
SUCCESS  : Model control inputs getting reflected in MSR            23597820
GEN_COUNTER =         137            23597916
TESTBENCH: DIFF_COUNTER =           1            23597916
MSR_REG_VAL = 11011010            23597916
MSR_REG_TEMP = 11011010            23597916




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         136            23597970
SUCCESS APB: APB first cycle             23598021
SUCCESS APB: APB second cycle             23598121
READ: reg_val = 218            23598220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011010            23598220
ACTUAL DATA = 11011010            23598220
MSR_REG_VAL = 11010000            23598220
MSR_REG_TEMP = 11010000            23598220
TESTBENCH: DIFF_COUNTER =           0            23598221
1. PR_DATA = 11011010	PSEL = 1            23598221
2. PR_DATA = 11011010	PSEL = 0            23598320
CONFIG_BIT = 0010            23598320
SUCCESS  : Model control inputs getting reflected in MSR            23598320
GEN_COUNTER =         138            23598458
TESTBENCH: DIFF_COUNTER =           1            23598458
MSR_REG_VAL = 11110010            23598458
MSR_REG_TEMP = 11110010            23598458




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         137            23598570
SUCCESS APB: APB first cycle             23598621
SUCCESS APB: APB second cycle             23598721
READ: reg_val = 242            23598820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110010            23598820
ACTUAL DATA = 11110010            23598820
MSR_REG_VAL = 11110000            23598820
MSR_REG_TEMP = 11110000            23598820
TESTBENCH: DIFF_COUNTER =           0            23598821
1. PR_DATA = 11110010	PSEL = 1            23598821
2. PR_DATA = 11110010	PSEL = 0            23598920
CONFIG_BIT = 0000            23598920
SUCCESS  : Model control inputs getting reflected in MSR            23598920
GEN_COUNTER =         139            23599000
TESTBENCH: DIFF_COUNTER =           1            23599000
MSR_REG_VAL = 11000011            23599000
MSR_REG_TEMP = 11000011            23599000




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         138            23599070
SUCCESS APB: APB first cycle             23599121
SUCCESS APB: APB second cycle             23599221
READ: reg_val = 195            23599320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11000011            23599320
ACTUAL DATA = 11000011            23599320
MSR_REG_VAL = 11000000            23599320
MSR_REG_TEMP = 11000000            23599320
TESTBENCH: DIFF_COUNTER =           0            23599321
1. PR_DATA = 11000011	PSEL = 1            23599321
2. PR_DATA = 11000011	PSEL = 0            23599420
CONFIG_BIT = 0011            23599420
SUCCESS  : Model control inputs getting reflected in MSR            23599420
GEN_COUNTER =         140            23599542
TESTBENCH: DIFF_COUNTER =           1            23599542
MSR_REG_VAL = 01011001            23599542
MSR_REG_TEMP = 01011001            23599542




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         139            23599670
SUCCESS APB: APB first cycle             23599721
SUCCESS APB: APB second cycle             23599821
READ: reg_val =  89            23599920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01011001            23599920
ACTUAL DATA = 01011001            23599920
MSR_REG_VAL = 01010000            23599920
MSR_REG_TEMP = 01010000            23599920
TESTBENCH: DIFF_COUNTER =           0            23599921
1. PR_DATA = 01011001	PSEL = 1            23599921
2. PR_DATA = 01011001	PSEL = 0            23600020
CONFIG_BIT = 1010            23600020
SUCCESS  : Model control inputs getting reflected in MSR            23600020
GEN_COUNTER =         141            23600084
TESTBENCH: DIFF_COUNTER =           1            23600084
MSR_REG_VAL = 10101111            23600084
MSR_REG_TEMP = 10101111            23600084




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         140            23600170
SUCCESS APB: APB first cycle             23600221
SUCCESS APB: APB second cycle             23600321
READ: reg_val = 175            23600420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10101111            23600420
ACTUAL DATA = 10101111            23600420
MSR_REG_VAL = 10100000            23600420
MSR_REG_TEMP = 10100000            23600420
TESTBENCH: DIFF_COUNTER =           0            23600421
1. PR_DATA = 10101111	PSEL = 1            23600421
2. PR_DATA = 10101111	PSEL = 0            23600520
CONFIG_BIT = 0101            23600520
SUCCESS  : Model control inputs getting reflected in MSR            23600520
GEN_COUNTER =         142            23600626
TESTBENCH: DIFF_COUNTER =           1            23600626
MSR_REG_VAL = 10010011            23600626
MSR_REG_TEMP = 10010011            23600626




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         141            23600770
SUCCESS APB: APB first cycle             23600821
SUCCESS APB: APB second cycle             23600921
READ: reg_val = 147            23601020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10010011            23601020
ACTUAL DATA = 10010011            23601020
MSR_REG_VAL = 10010000            23601020
MSR_REG_TEMP = 10010000            23601020
TESTBENCH: DIFF_COUNTER =           0            23601021
1. PR_DATA = 10010011	PSEL = 1            23601021
2. PR_DATA = 10010011	PSEL = 0            23601120
CONFIG_BIT = 0110            23601120
SUCCESS  : Model control inputs getting reflected in MSR            23601120
GEN_COUNTER =         143            23601168
TESTBENCH: DIFF_COUNTER =           1            23601168
MSR_REG_VAL = 01101011            23601168
MSR_REG_TEMP = 01101011            23601168




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         142            23601270
SUCCESS APB: APB first cycle             23601321
SUCCESS APB: APB second cycle             23601421
READ: reg_val = 107            23601520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01101011            23601520
ACTUAL DATA = 01101011            23601520
MSR_REG_VAL = 01100000            23601520
MSR_REG_TEMP = 01100000            23601520
TESTBENCH: DIFF_COUNTER =           0            23601521
1. PR_DATA = 01101011	PSEL = 1            23601521
2. PR_DATA = 01101011	PSEL = 0            23601620
CONFIG_BIT = 1001            23601620
SUCCESS  : Model control inputs getting reflected in MSR            23601620
GEN_COUNTER =         144            23601710
TESTBENCH: DIFF_COUNTER =           1            23601710
MSR_REG_VAL = 00100100            23601710
MSR_REG_TEMP = 00100100            23601710




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         143            23601770
SUCCESS APB: APB first cycle             23601821
SUCCESS APB: APB second cycle             23601921
READ: reg_val =  36            23602020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100100            23602020
ACTUAL DATA = 00100100            23602020
MSR_REG_VAL = 00100000            23602020
MSR_REG_TEMP = 00100000            23602020
TESTBENCH: DIFF_COUNTER =           0            23602021
1. PR_DATA = 00100100	PSEL = 1            23602021
2. PR_DATA = 00100100	PSEL = 0            23602120
CONFIG_BIT = 1101            23602120
SUCCESS  : Model control inputs getting reflected in MSR            23602120
GEN_COUNTER =         145            23602252
TESTBENCH: DIFF_COUNTER =           1            23602252
MSR_REG_VAL = 00010011            23602252
MSR_REG_TEMP = 00010011            23602252




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         144            23602370
SUCCESS APB: APB first cycle             23602421
SUCCESS APB: APB second cycle             23602521
READ: reg_val =  19            23602620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00010011            23602620
ACTUAL DATA = 00010011            23602620
MSR_REG_VAL = 00010000            23602620
MSR_REG_TEMP = 00010000            23602620
TESTBENCH: DIFF_COUNTER =           0            23602621
1. PR_DATA = 00010011	PSEL = 1            23602621
2. PR_DATA = 00010011	PSEL = 0            23602720
CONFIG_BIT = 1110            23602720
SUCCESS  : Model control inputs getting reflected in MSR            23602720
GEN_COUNTER =         146            23602794
TESTBENCH: DIFF_COUNTER =           1            23602794
MSR_REG_VAL = 00100011            23602794
MSR_REG_TEMP = 00100011            23602794




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         145            23602870
SUCCESS APB: APB first cycle             23602921
SUCCESS APB: APB second cycle             23603021
READ: reg_val =  35            23603120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100011            23603120
ACTUAL DATA = 00100011            23603120
MSR_REG_VAL = 00100000            23603120
MSR_REG_TEMP = 00100000            23603120
TESTBENCH: DIFF_COUNTER =           0            23603121
1. PR_DATA = 00100011	PSEL = 1            23603121
2. PR_DATA = 00100011	PSEL = 0            23603220
CONFIG_BIT = 1101            23603220
SUCCESS  : Model control inputs getting reflected in MSR            23603220
GEN_COUNTER =         147            23603220
TESTBENCH: DIFF_COUNTER =           1            23603220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         146            23603370
SUCCESS APB: APB first cycle             23603421
SUCCESS APB: APB second cycle             23603521
READ: reg_val =  32            23603620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100000            23603620
ACTUAL DATA = 00100000            23603620
TESTBENCH: DIFF_COUNTER =           0            23603621
SUCCESS : Delta fields are getting default values (Low) afret MSR Read            23603621
GEN_COUNTER =         148            23603621
TESTBENCH: DIFF_COUNTER =           1            23603621
MSR_REG_VAL = 11111001            23603621
MSR_REG_TEMP = 11111001            23603621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         147            23603770
SUCCESS APB: APB first cycle             23603821
SUCCESS APB: APB second cycle             23603921
READ: reg_val = 249            23604020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111001            23604020
ACTUAL DATA = 11111001            23604020
MSR_REG_VAL = 11110000            23604020
MSR_REG_TEMP = 11110000            23604020
TESTBENCH: DIFF_COUNTER =           0            23604021
GEN_COUNTER =         149            23604021
TESTBENCH: DIFF_COUNTER =           1            23604021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         148            23604170
SUCCESS APB: APB first cycle             23604221
SUCCESS APB: APB second cycle             23604321
READ: reg_val = 240            23604420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            23604420
ACTUAL DATA = 11110000            23604420
TESTBENCH: DIFF_COUNTER =           0            23604421
MSR_REG_VAL = 00001111            23604421
MSR_REG_TEMP = 00001111            23604421
GEN_COUNTER =         150            23604431
TESTBENCH: DIFF_COUNTER =           1            23604431




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         149            23604570
SUCCESS APB: APB first cycle             23604621
SUCCESS APB: APB second cycle             23604721
READ: reg_val =  15            23604820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            23604820
ACTUAL DATA = 00001111            23604820
MSR_REG_VAL = 00000000            23604820
MSR_REG_TEMP = 00000000            23604820
TESTBENCH: DIFF_COUNTER =           0            23604821
GEN_COUNTER =         151            23604821
TESTBENCH: DIFF_COUNTER =           1            23604821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         150            23604970
SUCCESS APB: APB first cycle             23605021
SUCCESS APB: APB second cycle             23605121
READ: reg_val =   0            23605220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            23605220
ACTUAL DATA = 00000000            23605220
TESTBENCH: DIFF_COUNTER =           0            23605221
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines            23605221
GEN_COUNTER =         152            23605221
TESTBENCH: DIFF_COUNTER =           1            23605221
MSR_REG_VAL = 11111011            23605221
MSR_REG_TEMP = 11111011            23605221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         151            23605370
SUCCESS APB: APB first cycle             23605421
SUCCESS APB: APB second cycle             23605521
READ: reg_val = 251            23605620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            23605620
ACTUAL DATA = 11111011            23605620
MSR_REG_VAL = 11110000            23605620
MSR_REG_TEMP = 11110000            23605620
TESTBENCH: DIFF_COUNTER =           0            23605621
GEN_COUNTER =         153            23605621
TESTBENCH: DIFF_COUNTER =           1            23605621
MSR_REG_VAL = 00001111            23605621
MSR_REG_TEMP = 00001111            23605621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         152            23605770
SUCCESS APB: APB first cycle             23605821
SUCCESS APB: APB second cycle             23605921
READ: reg_val =  15            23606020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            23606020
ACTUAL DATA = 00001111            23606020
MSR_REG_VAL = 00000000            23606020
MSR_REG_TEMP = 00000000            23606020
TESTBENCH: DIFF_COUNTER =           0            23606021
GEN_COUNTER =         154            23606021
TESTBENCH: DIFF_COUNTER =           1            23606021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         153            23606170
SUCCESS APB: APB first cycle             23606221
SUCCESS APB: APB second cycle             23606321
READ: reg_val =   0            23606420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            23606420
ACTUAL DATA = 00000000            23606420
TESTBENCH: DIFF_COUNTER =           0            23606421
GEN_COUNTER =         155            23606421
TESTBENCH: DIFF_COUNTER =           1            23606421
MSR_REG_VAL = 11111011            23606421
MSR_REG_TEMP = 11111011            23606421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         154            23606570
SUCCESS APB: APB first cycle             23606621
SUCCESS APB: APB second cycle             23606721
READ: reg_val = 251            23606820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            23606820
ACTUAL DATA = 11111011            23606820
MSR_REG_VAL = 11110000            23606820
MSR_REG_TEMP = 11110000            23606820
TESTBENCH: DIFF_COUNTER =           0            23606821
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines            23606821
random_object_id=         10            23607672
INFO  @ 23607672ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =          10            23607672
random_object_id=          3            23608756
INFO  @ 23608756ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 23608756ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 23608756ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =          11            23608756
SUCCESS: tx_Start bit detected after 8 cycles23608756
INFO  @ 23608756ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
LCR_REG_VAL = 00000000            23608820
LCR_REG_TEMP = 00000000            23608820
LSR_REG_VAL = 01100000            23608820
LSR_REG_TEMP = 01100000            23608820
FCR_REG_VAL = 00000001            23608820
FCR_REG_TEMP = 00000001            23608820
IIR_REG_VAL = 11000001            23608820
IIR_REG_TEMP = 11000001            23608820
COLLECTING IIR COVERAGE            23608820
IIR[3:1] = 000            23608820
IER_REG_VAL = 00000000            23608820
IER_REG_TEMP = 00000000            23608820
MCR_REG_VAL = 00000000            23608820
MCR_REG_TEMP = 00000000            23608820
MSR_REG_VAL = 00000000            23608820
MSR_REG_TEMP = 00000000            23608820
DLL_REG_VAL = 00000000            23608820
DLL_REG_TEMP = 00000000            23608820
DLL, DLM has changed            23608820
GEN_COUNTER =         156            23609020
Data = 10000000            23609020
Mask = 00011111            23609020
config Data = 11100111            23609020
config Data = 10000111            23609020
BAUD_VALUE =       19200
GEN_COUNTER =         157            23609020
Data = 00000110            23609020
Mask = 00000000            23609020
config Data = 00100001            23609020
config Data = 00000110            23609020
GEN_COUNTER =         158            23609020
Data = 00000000            23609020
Mask = 00000000            23609020
config Data = 01011110            23609020
config Data = 00000000            23609020
GEN_COUNTER =         159            23609020
Data = 00011111            23609020
Mask = 00011111            23609020
config Data = 10001100            23609020
config Data = 00001100            23609020
LSR[0] is not Set after Reset -> 23609020
GEN_COUNTER =         160            23609020
Data = 01011111            23609020
Mask = 01011111            23609020
config Data = 01101101            23609020
config Data = 01001101            23609020
GEN_COUNTER =         161            23609020
Data = 00000101            23609020
Mask = 11111010            23609020
config Data = 11110110            23609020
config Data = 11110111            23609020
Trigger-level = 00000000            23609020
GEN_COUNTER =         162            23609020
Data = 00000001            23609020
Mask = 00111100            23609020
config Data = 01010110            23609020
config Data = 00010101            23609020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           7            23609020
MSR_REG_VAL = 11111011            23609020
MSR_REG_TEMP = 11111011            23609020




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7            23609120
Driver counter =         155            23609170
SUCCESS APB: APB first cycle             23609221
SUCCESS APB: APB second cycle             23609321




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             23609420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000111
DLAB = 0
addr_offst = 00            23609420
write_reg: wr_data	=	10000111
byte_en	=	0001
Update bit fields            23609420
TESTBENCH: DIFF_COUNTER =           6            23609420
LCR_REG_VAL = 10000111            23609420
LCR_REG_TEMP = 10000111            23609420
Driver counter =         156            23609470
SUCCESS APB: APB first cycle             23609521
SUCCESS APB: APB second cycle             23609621




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             23609720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            23609720
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            23609720
TESTBENCH: DIFF_COUNTER =           5            23609720
DLL_REG_VAL = 00000110            23609720
DLL_REG_TEMP = 00000110            23609720
DLL, DLM has changed            23609720
Driver counter =         157            23609770
SUCCESS APB: APB first cycle             23609821
SUCCESS APB: APB second cycle             23609921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             23610020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            23610020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            23610020
TESTBENCH: DIFF_COUNTER =           4            23610020
Driver counter =         158            23610070
SUCCESS APB: APB first cycle             23610121
SUCCESS APB: APB second cycle             23610221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             23610320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001100
DLAB = 1
addr_offst = 00            23610320
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            23610320
TESTBENCH: DIFF_COUNTER =           3            23610320
LCR_REG_VAL = 00001100            23610320
LCR_REG_TEMP = 00001100            23610320
Driver counter =         159            23610370
SUCCESS APB: APB first cycle             23610421
SUCCESS APB: APB second cycle             23610521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             23610620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01001101
DLAB = 0
addr_offst = 00            23610620
write_reg: wr_data	=	01001101
byte_en	=	0001
Update bit fields            23610620
TESTBENCH: DIFF_COUNTER =           2            23610620
LCR_REG_VAL = 01001101            23610620
LCR_REG_TEMP = 01001101            23610620
Driver counter =         160            23610670
SUCCESS APB: APB first cycle             23610721
SUCCESS APB: APB second cycle             23610821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             23610920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11110111
DLAB = 0
addr_offst = 00            23610920
write_reg: wr_data	=	11110111
byte_en	=	0001
Update bit fields            23610920
TESTBENCH: DIFF_COUNTER =           1            23610920
IER_REG_VAL = 00000111            23610920
IER_REG_TEMP = 00000111            23610920
IIR_REG_VAL = 11000010            23610920
IIR_REG_TEMP = 11000010            23610920
COLLECTING IIR COVERAGE            23610920
IIR[3:1] = 001            23610920
Driver counter =         161            23610970
SUCCESS APB: APB first cycle             23611021
SUCCESS APB: APB second cycle             23611121
Updating Regmap at             23611220
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00010101
DLAB = 0
addr_offst = 00            23611220
write_reg: wr_data	=	00010101
byte_en	=	0001
Update bit fields            23611220
TESTBENCH: DIFF_COUNTER =           0            23611220
FCR_REG_VAL = 00000101            23611220
FCR_REG_TEMP = 00000101            23611220
REGMAP: CHAR_LENGTH =          10            23611220
TESTCASE TRIGGER_DEPTH =           1            23611220
TIMEOUT WAIT,           1 ->             23611220
FRAME_COUNT =           1            23611220
PAR_VAL = 1            23611220
PAR_FRAME = 0
i =           6            23611220
CHARACTER FRAME TIME =          10            23611220
CHARACTER LENGTH = 01            23611220
***** Starting detection on Receiver side *****23611220
TIMEOUT WAIT,           2 ->             23614176
TIMEOUT WAIT,           3 ->             23617428
TIMEOUT WAIT,           4 ->             23620680
TIMEOUT WAIT,           5 ->             23623932
TIMEOUT WAIT,           6 ->             23627184
TIMEOUT WAIT,           7 ->             23630436
TIMEOUT WAIT,           8 ->             23633688
TIMEOUT WAIT,           9 ->             23636940
SUCCESS: rx_Start bit detected after 8 cycles23636940
**** Initiate capturing frame bits ***********23636940
TIMEOUT WAIT,          10 ->             23640192
TIMEOUT WAIT,          11 ->             23643444
TIMEOUT WAIT,          12 ->             23646696
TIMEOUT WAIT,          13 ->             23649948
TIMEOUT WAIT,          14 ->             23653200
TIMEOUT WAIT,          15 ->             23656452
TIMEOUT WAIT,          16 ->             23659704
TIMEOUT WAIT,          17 ->             23662956
TIMEOUT WAIT,          18 ->             23666208
TIMEOUT WAIT,          19 ->             23669460
TIMEOUT WAIT,          20 ->             23672712
TIMEOUT WAIT,          21 ->             23675964
TIMEOUT WAIT,          22 ->             23679216
TIMEOUT WAIT,          23 ->             23682468
TIMEOUT WAIT,          24 ->             23685720
TIMEOUT WAIT,          25 ->             23688972
TIMEOUT WAIT,          26 ->             23692224
TIMEOUT WAIT,          27 ->             23695476
TIMEOUT WAIT,          28 ->             23698728
TIMEOUT WAIT,          29 ->             23701980
TIMEOUT WAIT,          30 ->             23705232
TIMEOUT WAIT,          31 ->             23708484
TIMEOUT WAIT,          32 ->             23711736
TIMEOUT WAIT,          33 ->             23714988
TIMEOUT WAIT,          34 ->             23718240
TIMEOUT WAIT,          35 ->             23721492
TIMEOUT WAIT,          36 ->             23724744
TIMEOUT WAIT,          37 ->             23727996
TIMEOUT WAIT,          38 ->             23731248
TIMEOUT WAIT,          39 ->             23734500
TIMEOUT WAIT,          40 ->             23737752
TIMEOUT WAIT,          41 ->             23741004
TIMEOUT WAIT,          42 ->             23744256
TIMEOUT WAIT,          43 ->             23747508
TIMEOUT WAIT,          44 ->             23750760
TIMEOUT WAIT,          45 ->             23754012
TIMEOUT WAIT,          46 ->             23757264
TIMEOUT WAIT,          47 ->             23760516
TIMEOUT WAIT,          48 ->             23763768
TIMEOUT WAIT,          49 ->             23767020
TIMEOUT WAIT,          50 ->             23770272
TIMEOUT WAIT,          51 ->             23773524
TIMEOUT WAIT,          52 ->             23776776
TIMEOUT WAIT,          53 ->             23780028
TIMEOUT WAIT,          54 ->             23783280
TIMEOUT WAIT,          55 ->             23786532
TIMEOUT WAIT,          56 ->             23789784
TIMEOUT WAIT,          57 ->             23793036
TIMEOUT WAIT,          58 ->             23796288
TIMEOUT WAIT,          59 ->             23799540
TIMEOUT WAIT,          60 ->             23802792
TIMEOUT WAIT,          61 ->             23806044
TIMEOUT WAIT,          62 ->             23809296
TIMEOUT WAIT,          63 ->             23812548
TIMEOUT WAIT,          64 ->             23815800
TIMEOUT WAIT,          65 ->             23819052
TIMEOUT WAIT,          66 ->             23822304
TIMEOUT WAIT,          67 ->             23825556
TIMEOUT WAIT,          68 ->             23828808
TIMEOUT WAIT,          69 ->             23832060
TIMEOUT WAIT,          70 ->             23835312
TIMEOUT WAIT,          71 ->             23838564
TIMEOUT WAIT,          72 ->             23841816
TIMEOUT WAIT,          73 ->             23845068
TIMEOUT WAIT,          74 ->             23848320
TIMEOUT WAIT,          75 ->             23851572
TIMEOUT WAIT,          76 ->             23854824
TIMEOUT WAIT,          77 ->             23858076
TIMEOUT WAIT,          78 ->             23861328
TIMEOUT WAIT,          79 ->             23864580
TIMEOUT WAIT,          80 ->             23867832
TIMEOUT WAIT,          81 ->             23871084
TIMEOUT WAIT,          82 ->             23874336
TIMEOUT WAIT,          83 ->             23877588
TIMEOUT WAIT,          84 ->             23880840
TIMEOUT WAIT,          85 ->             23884092
TIMEOUT WAIT,          86 ->             23887344
TIMEOUT WAIT,          87 ->             23890596
TIMEOUT WAIT,          88 ->             23893848
TIMEOUT WAIT,          89 ->             23897100
TIMEOUT WAIT,          90 ->             23900352
TIMEOUT WAIT,          91 ->             23903604
TIMEOUT WAIT,          92 ->             23906856
TIMEOUT WAIT,          93 ->             23910108
TIMEOUT WAIT,          94 ->             23913360
TIMEOUT WAIT,          95 ->             23916612
TIMEOUT WAIT,          96 ->             23919864
TIMEOUT WAIT,          97 ->             23923116
TIMEOUT WAIT,          98 ->             23926368
TIMEOUT WAIT,          99 ->             23929620
TIMEOUT WAIT,         100 ->             23932872
TIMEOUT WAIT,         101 ->             23936124
TIMEOUT WAIT,         102 ->             23939376
TIMEOUT WAIT,         103 ->             23942628
TIMEOUT WAIT,         104 ->             23945880
TIMEOUT WAIT,         105 ->             23949132
TIMEOUT WAIT,         106 ->             23952384
TIMEOUT WAIT,         107 ->             23955636
TIMEOUT WAIT,         108 ->             23958888
TIMEOUT WAIT,         109 ->             23962140
TIMEOUT WAIT,         110 ->             23965392
TIMEOUT WAIT,         111 ->             23968644
TIMEOUT WAIT,         112 ->             23971896
TIMEOUT WAIT,         113 ->             23975148
TIMEOUT WAIT,         114 ->             23978400
TIMEOUT WAIT,         115 ->             23981652
TIMEOUT WAIT,         116 ->             23984904
TIMEOUT WAIT,         117 ->             23988156
TIMEOUT WAIT,         118 ->             23991408
TIMEOUT WAIT,         119 ->             23994660
TIMEOUT WAIT,         120 ->             23997912
TIMEOUT WAIT,         121 ->             24001164
RX:SUCCESS: ODD PARITY             24001164
TIMEOUT WAIT,         122 ->             24004416
TIMEOUT WAIT,         123 ->             24007668
TIMEOUT WAIT,         124 ->             24010920
TIMEOUT WAIT,         125 ->             24014172
TIMEOUT WAIT,         126 ->             24017424
TIMEOUT WAIT,         127 ->             24020676
TIMEOUT WAIT,         128 ->             24023928
TIMEOUT WAIT,         129 ->             24027180
TIMEOUT WAIT,         130 ->             24030432
TIMEOUT WAIT,         131 ->             24033684
TIMEOUT WAIT,         132 ->             24036936
TIMEOUT WAIT,         133 ->             24040188
TIMEOUT WAIT,         134 ->             24043440
TIMEOUT WAIT,         135 ->             24046692
TIMEOUT WAIT,         136 ->             24049944
TIMEOUT WAIT,         137 ->             24053196
TIMEOUT WAIT,         138 ->             24056448
TIMEOUT WAIT,         139 ->             24059700
TIMEOUT WAIT,         140 ->             24062952
TIMEOUT WAIT,         141 ->             24066204
TIMEOUT WAIT,         142 ->             24069456
TIMEOUT WAIT,         143 ->             24072708
TIMEOUT WAIT,         144 ->             24075960
TIMEOUT WAIT,         145 ->             24079212
TIMEOUT WAIT,         146 ->             24082464
TIMEOUT WAIT,         147 ->             24085716
TIMEOUT WAIT,         148 ->             24088968
TIMEOUT WAIT,         149 ->             24092220
TIMEOUT WAIT,         150 ->             24095472
TIMEOUT WAIT,         151 ->             24098724
TIMEOUT WAIT,         152 ->             24101976
TIMEOUT WAIT,         153 ->             24105228
SUCCESS: STOP bit detected            24105228
addr_offst = 00            24105228
write_reg: wr_data	=	11011100
byte_en	=	0001
Update bit fields            24105228
data is 11011100

IIR_REG_VAL = 11000100            24105228
IIR_REG_TEMP = 11000100            24105228
COLLECTING IIR COVERAGE            24105228
IIR[3:1] = 010            24105228
LSR_REG_VAL = 01100001            24105770
LSR_REG_TEMP = 01100001            24105770
TIMEOUT WAIT,         154 ->             24108480
TIMEOUT WAIT,         155 ->             24111732
TIMEOUT WAIT,         156 ->             24114984
TIMEOUT WAIT,         157 ->             24118236
TIMEOUT WAIT,         158 ->             24121488
TIMEOUT WAIT,         159 ->             24124740
TIMEOUT WAIT,         160 ->             24127992
TIMEOUT WAIT,         161 ->             24131244
GEN_COUNTER =         163            24134496
Trigger Level interrupt detected successfully            24134496
TESTBENCH: DIFF_COUNTER =           1            24134496




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         162            24134570
SUCCESS APB: APB first cycle             24134621
SUCCESS APB: APB second cycle             24134721
READ: reg_val =  97            24134820
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            24134820
ACTUAL DATA = 01100001            24134820
TESTBENCH: DIFF_COUNTER =           0            24134821
IIR_REG_VAL = 11001100            26186508
IIR_REG_TEMP = 11001100            26186508
COLLECTING IIR COVERAGE            26186508
IIR[3:1] = 110            26186508
GEN_COUNTER =         164            26739348
Warning : Timeout flag (LCR3,LCR2) is not set in DUT : UART            26739348
GEN_COUNTER =         165            26739348
TESTBENCH: DIFF_COUNTER =           2            26739348




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         163            26739470
SUCCESS APB: APB first cycle             26739521
SUCCESS APB: APB second cycle             26739621
READ: reg_val =  97            26739720
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            26739720
ACTUAL DATA = 01100001            26739720




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            26739721
Driver counter =         164            26739770
SUCCESS APB: APB first cycle             26739821
SUCCESS APB: APB second cycle             26739921
READ: reg_val =  97            26740020
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            26740020
ACTUAL DATA = 01100001            26740020
SUCCESS APB: APB first cycle             26740121
SUCCESS APB: APB second cycle             26740221
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 11011100            26740320
ACTUAL DATA = 00110111            26740320
IIR_REG_VAL = 11000010            26740320
IIR_REG_TEMP = 11000010            26740320
COLLECTING IIR COVERAGE            26740320
IIR[3:1] = 001            26740320
TESTBENCH: DIFF_COUNTER =           0            26740321
LSR_REG_VAL = 01100000            26740432
LSR_REG_TEMP = 01100000            26740432
random_object_id=          6            26743684
INFO  @ 26743684ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          6
QUEUE_SIZE =          12            26743684
LCR_REG_VAL = 00000000            26743720
LCR_REG_TEMP = 00000000            26743720
FCR_REG_VAL = 00000001            26743720
FCR_REG_TEMP = 00000001            26743720
IIR_REG_VAL = 11000001            26743720
IIR_REG_TEMP = 11000001            26743720
COLLECTING IIR COVERAGE            26743720
IIR[3:1] = 000            26743720
IER_REG_VAL = 00000000            26743720
IER_REG_TEMP = 00000000            26743720
MSR_REG_VAL = 00000000            26743720
MSR_REG_TEMP = 00000000            26743720
DLL_REG_VAL = 00000000            26743720
DLL_REG_TEMP = 00000000            26743720
DLL, DLM has changed            26743720
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            26743920
MSR_REG_TEMP = 11111011            26743920
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 26744226
GEN_COUNTER =         166            26744226
Data = 10000000            26744226
Mask = 00011111            26744226
config Data = 11111100            26744226
config Data = 10011100            26744226
BAUD_VALUE =       19200
GEN_COUNTER =         167            26744226
Data = 00000110            26744226
Mask = 00000000            26744226
config Data = 11010011            26744226
config Data = 00000110            26744226
GEN_COUNTER =         168            26744226
Data = 00000000            26744226
Mask = 00000000            26744226
config Data = 10011110            26744226
config Data = 00000000            26744226
GEN_COUNTER =         169            26744226
Data = 00011111            26744226
Mask = 00011111            26744226
config Data = 01000001            26744226
config Data = 00000001            26744226
GEN_COUNTER =         170            26744226
Data = 00000100            26744226
Mask = 00011011            26744226
config Data = 00010001            26744226
config Data = 00010101            26744226
GEN_COUNTER =         171            26744226
Data = 00000101            26744226
Mask = 11110010            26744226
config Data = 10110101            26744226
config Data = 10110101            26744226
TESTBENCH: DIFF_COUNTER =           6            26744226




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         165            26744370
SUCCESS APB: APB first cycle             26744421
SUCCESS APB: APB second cycle             26744521




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             26744620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011100
DLAB = 0
addr_offst = 00            26744620
write_reg: wr_data	=	10011100
byte_en	=	0001
Update bit fields            26744620
TESTBENCH: DIFF_COUNTER =           5            26744620
LCR_REG_VAL = 10011100            26744620
LCR_REG_TEMP = 10011100            26744620
Driver counter =         166            26744670
SUCCESS APB: APB first cycle             26744721
SUCCESS APB: APB second cycle             26744821




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             26744920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            26744920
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            26744920
TESTBENCH: DIFF_COUNTER =           4            26744920
DLL_REG_VAL = 00000110            26744920
DLL_REG_TEMP = 00000110            26744920
DLL, DLM has changed            26744920
Driver counter =         167            26744970
SUCCESS APB: APB first cycle             26745021
SUCCESS APB: APB second cycle             26745121




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             26745220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            26745220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            26745220
TESTBENCH: DIFF_COUNTER =           3            26745220
Driver counter =         168            26745270
SUCCESS APB: APB first cycle             26745321
SUCCESS APB: APB second cycle             26745421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             26745520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000001
DLAB = 1
addr_offst = 00            26745520
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            26745520
TESTBENCH: DIFF_COUNTER =           2            26745520
LCR_REG_VAL = 00000001            26745520
LCR_REG_TEMP = 00000001            26745520
Driver counter =         169            26745570
SUCCESS APB: APB first cycle             26745621
SUCCESS APB: APB second cycle             26745721




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             26745820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010101
DLAB = 0
addr_offst = 00            26745820
write_reg: wr_data	=	00010101
byte_en	=	0001
Update bit fields            26745820
TESTBENCH: DIFF_COUNTER =           1            26745820
LCR_REG_VAL = 00010101            26745820
LCR_REG_TEMP = 00010101            26745820
Driver counter =         170            26745870
SUCCESS APB: APB first cycle             26745921
SUCCESS APB: APB second cycle             26746021
Updating Regmap at             26746120
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10110101
DLAB = 0
addr_offst = 00            26746120
write_reg: wr_data	=	10110101
byte_en	=	0001
Update bit fields            26746120
TESTBENCH: DIFF_COUNTER =           0            26746120
FCR_REG_VAL = 10000101            26746120
FCR_REG_TEMP = 10000101            26746120
INFO  @ 26746394ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 26746394ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 26746394ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         172            26746394
Data = 00000001            26746394
Mask = 11110010            26746394
config Data = 10000101            26746394
config Data = 10000001            26746394
TESTBENCH: DIFF_COUNTER =           1            26746394




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         171            26746470
SUCCESS APB: APB first cycle             26746521
SUCCESS APB: APB second cycle             26746621
Updating Regmap at             26746720
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10000001
DLAB = 0
addr_offst = 00            26746720
write_reg: wr_data	=	10000001
byte_en	=	0001
Update bit fields            26746720
TESTBENCH: DIFF_COUNTER =           0            26746720
FCR_REG_VAL = 10000001            26746720
FCR_REG_TEMP = 10000001            26746720
GEN_COUNTER =         173            26746936
Data = 00000001            26746936
Mask = 11110010            26746936
config Data = 00001010            26746936
config Data = 00000011            26746936
TESTBENCH: DIFF_COUNTER =           1            26746936




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         172            26747070
SUCCESS APB: APB first cycle             26747121
SUCCESS APB: APB second cycle             26747221
Updating Regmap at             26747320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            26747320
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            26747320
data is 00000011
TESTBENCH: DIFF_COUNTER =           0            26747320
LSR_REG_VAL = 00000000            26747320
LSR_REG_TEMP = 00000000            26747320
INFO  @ 26748020ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDYn goes inActive on writing to XMIT_FIFO
INFO  @ 26752898ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            26753440
LSR_REG_TEMP = 00100000            26753440
INFO  @ 26753520ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
random_object_id=          2            26754524
INFO  @ 26754524ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =          13            26754524
LCR_REG_VAL = 00000000            26754620
LCR_REG_TEMP = 00000000            26754620
LSR_REG_VAL = 01100000            26754620
LSR_REG_TEMP = 01100000            26754620
FCR_REG_VAL = 00000001            26754620
FCR_REG_TEMP = 00000001            26754620
MSR_REG_VAL = 00000000            26754620
MSR_REG_TEMP = 00000000            26754620
DLL_REG_VAL = 00000000            26754620
DLL_REG_TEMP = 00000000            26754620
DLL, DLM has changed            26754620
GEN_COUNTER =         174            26754720
Data = 10000000            26754720
Mask = 00011111            26754720
config Data = 10011110            26754720
config Data = 10011110            26754720
BAUD_VALUE =       19200
GEN_COUNTER =         175            26754720
Data = 00000110            26754720
Mask = 00000000            26754720
config Data = 01101111            26754720
config Data = 00000110            26754720
GEN_COUNTER =         176            26754720
Data = 00000000            26754720
Mask = 00000000            26754720
config Data = 10011000            26754720
config Data = 00000000            26754720
GEN_COUNTER =         177            26754720
Data = 00011111            26754720
Mask = 00011111            26754720
config Data = 10111010            26754720
config Data = 00011010            26754720
TESTBENCH: DIFF_COUNTER =           4            26754720




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =         178            26754820
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           5            26754820
MSR_REG_VAL = 11111011            26754820
MSR_REG_TEMP = 11111011            26754820
Driver counter =         173            26754870
SUCCESS APB: APB first cycle             26754921
SUCCESS APB: APB second cycle             26755021




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             26755120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011110
DLAB = 0
addr_offst = 00            26755120
write_reg: wr_data	=	10011110
byte_en	=	0001
Update bit fields            26755120
TESTBENCH: DIFF_COUNTER =           4            26755120
LCR_REG_VAL = 10011110            26755120
LCR_REG_TEMP = 10011110            26755120
Driver counter =         174            26755170
SUCCESS APB: APB first cycle             26755221
SUCCESS APB: APB second cycle             26755321




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             26755420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            26755420
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            26755420
TESTBENCH: DIFF_COUNTER =           3            26755420
DLL_REG_VAL = 00000110            26755420
DLL_REG_TEMP = 00000110            26755420
DLL, DLM has changed            26755420
Driver counter =         175            26755470
SUCCESS APB: APB first cycle             26755521
SUCCESS APB: APB second cycle             26755621




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             26755720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            26755720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            26755720
TESTBENCH: DIFF_COUNTER =           2            26755720
Driver counter =         176            26755770
SUCCESS APB: APB first cycle             26755821
SUCCESS APB: APB second cycle             26755921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             26756020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011010
DLAB = 1
addr_offst = 00            26756020
write_reg: wr_data	=	00011010
byte_en	=	0001
Update bit fields            26756020
TESTBENCH: DIFF_COUNTER =           1            26756020
LCR_REG_VAL = 00011010            26756020
LCR_REG_TEMP = 00011010            26756020
Driver counter =         177            26756070
SUCCESS APB: APB first cycle             26756121
SUCCESS APB: APB second cycle             26756221
READ: reg_val = 193            26756320
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001            26756320
ACTUAL DATA = 11000001            26756320
TESTBENCH: DIFF_COUNTER =           0            26756321
I am here
GEN_COUNTER =         179            26756321
Data = 00011111            26756321
Mask = 00011111            26756321
config Data = 11011101            26756321
config Data = 00011101            26756321
GEN_COUNTER =         180            26756321
Data = 00000010            26756321
Mask = 11111000            26756321
config Data = 00100010            26756321
config Data = 00100010            26756321
GEN_COUNTER =         181            26756321
Data = 11111011            26756321
Mask = 11111011            26756321
config Data = 10101100            26756321
config Data = 10101000            26756321
GEN_COUNTER =         182            26756321
Data = 11011110            26756321
Mask = 00100001            26756321
config Data = 00010100            26756321
config Data = 11011110            26756321
TESTBENCH: DIFF_COUNTER =           4            26756321




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         178            26756470
SUCCESS APB: APB first cycle             26756521
SUCCESS APB: APB second cycle             26756621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             26756720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011101
DLAB = 0
addr_offst = 00            26756720
write_reg: wr_data	=	00011101
byte_en	=	0001
Update bit fields            26756720
TESTBENCH: DIFF_COUNTER =           3            26756720
LCR_REG_VAL = 00011101            26756720
LCR_REG_TEMP = 00011101            26756720
Driver counter =         179            26756770
SUCCESS APB: APB first cycle             26756821
SUCCESS APB: APB second cycle             26756921




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             26757020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00100010
DLAB = 0
addr_offst = 00            26757020
write_reg: wr_data	=	00100010
byte_en	=	0001
Update bit fields            26757020
TESTBENCH: DIFF_COUNTER =           2            26757020
IER_REG_VAL = 00000010            26757020
IER_REG_TEMP = 00000010            26757020
IIR_REG_VAL = 11000010            26757020
IIR_REG_TEMP = 11000010            26757020
COLLECTING IIR COVERAGE            26757020
IIR[3:1] = 001            26757020
Driver counter =         180            26757070
SUCCESS APB: APB first cycle             26757121
SUCCESS APB: APB second cycle             26757221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             26757320
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10101000
DLAB = 0
addr_offst = 00            26757320
write_reg: wr_data	=	10101000
byte_en	=	0001
Update bit fields            26757320
TESTBENCH: DIFF_COUNTER =           1            26757320
FCR_REG_VAL = 10001001            26757320
FCR_REG_TEMP = 10001001            26757320
Driver counter =         181            26757370
SUCCESS APB: APB first cycle             26757421
SUCCESS APB: APB second cycle             26757521
Updating Regmap at             26757620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011110
DLAB = 0
addr_offst = 00            26757620
write_reg: wr_data	=	11011110
byte_en	=	0001
Update bit fields            26757620
data is 11011110
TESTBENCH: DIFF_COUNTER =           0            26757620
LSR_REG_VAL = 00000000            26757620
LSR_REG_TEMP = 00000000            26757620
IIR_REG_VAL = 11000011            26757620
IIR_REG_TEMP = 11000011            26757620
INFO  @ 26763196ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            26763738
LSR_REG_TEMP = 00100000            26763738
IIR_REG_VAL = 11000010            26763738
IIR_REG_TEMP = 11000010            26763738
SUCCESS: tx_Start bit detected after 8 cycles26789212
INFO  @ 26789212ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 27153436ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 27257500ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
GEN_COUNTER =         183            27277022
TESTBENCH: DIFF_COUNTER =           1            27277022




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         182            27277170
SUCCESS APB: APB first cycle             27277221
SUCCESS APB: APB second cycle             27277321
READ: reg_val = 194            27277420
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            27277420
ACTUAL DATA = 11000010            27277420
TESTBENCH: DIFF_COUNTER =           0            27277421
SUCCESS: THRE successfully detected in IIR            27277421
SUCCESS: THRE interrupt observed at the IRQ pin            27277421
GEN_COUNTER =         184            27277421
TESTBENCH: DIFF_COUNTER =           1            27277421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         183            27277570
SUCCESS APB: APB first cycle             27277621
SUCCESS APB: APB second cycle             27277721
READ: reg_val = 194            27277820
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            27277820
ACTUAL DATA = 11000010            27277820
TESTBENCH: DIFF_COUNTER =           0            27277821
GEN_COUNTER =         185            27277821
Data = 11110001            27277821
Mask = 00001110            27277821
config Data = 10110011            27277821
config Data = 11110011            27277821
GEN_COUNTER =         186            27277821
TESTBENCH: DIFF_COUNTER =           2            27277821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         184            27277970
SUCCESS APB: APB first cycle             27278021
SUCCESS APB: APB second cycle             27278121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             27278220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110011
DLAB = 0
addr_offst = 00            27278220
write_reg: wr_data	=	11110011
byte_en	=	0001
Update bit fields            27278220
data is 11110011
TESTBENCH: DIFF_COUNTER =           1            27278220
LSR_REG_VAL = 00000000            27278220
LSR_REG_TEMP = 00000000            27278220
IIR_REG_VAL = 11000011            27278220
IIR_REG_TEMP = 11000011            27278220
Driver counter =         185            27278270
SUCCESS APB: APB first cycle             27278321
SUCCESS APB: APB second cycle             27278421
READ: reg_val = 195            27278520
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000011            27278520
ACTUAL DATA = 11000001            27278520
TESTBENCH: DIFF_COUNTER =           0            27278521
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO            27278521
random_object_id=          1            27279180
INFO  @ 27279180ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =          14            27279180
UART_FRAME_TRANSMIT ->             27279180
LCR_REG_VAL = 00000000            27279220
LCR_REG_TEMP = 00000000            27279220
LSR_REG_VAL = 01100000            27279220
LSR_REG_TEMP = 01100000            27279220
FCR_REG_VAL = 00000001            27279220
FCR_REG_TEMP = 00000001            27279220
IIR_REG_VAL = 11000001            27279220
IIR_REG_TEMP = 11000001            27279220
COLLECTING IIR COVERAGE            27279220
IIR[3:1] = 000            27279220
IER_REG_VAL = 00000000            27279220
IER_REG_TEMP = 00000000            27279220
MSR_REG_VAL = 00000000            27279220
MSR_REG_TEMP = 00000000            27279220
DLL_REG_VAL = 00000000            27279220
DLL_REG_TEMP = 00000000            27279220
DLL, DLM has changed            27279220
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 27279420
GEN_COUNTER =         187            27279420
Data = 10000000            27279420
Mask = 00011111            27279420
config Data = 01110000            27279420
config Data = 10010000            27279420
BAUD_VALUE =       19200
GEN_COUNTER =         188            27279420
Data = 00000110            27279420
Mask = 00000000            27279420
config Data = 10000111            27279420
config Data = 00000110            27279420
GEN_COUNTER =         189            27279420
Data = 00000000            27279420
Mask = 00000000            27279420
config Data = 11010110            27279420
config Data = 00000000            27279420
GEN_COUNTER =         190            27279420
Data = 00011111            27279420
Mask = 00011111            27279420
config Data = 00101100            27279420
config Data = 00001100            27279420
GEN_COUNTER =         191            27279420
Data = 00011100            27279420
Mask = 00000011            27279420
config Data = 10010011            27279420
config Data = 00011111            27279420
GEN_COUNTER =         192            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 11110111            27279420
config Data = 11110111            27279420
GEN_COUNTER =         193            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 11110100            27279420
config Data = 11110100            27279420
GEN_COUNTER =         194            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 00100111            27279420
config Data = 00100111            27279420
GEN_COUNTER =         195            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 00111010            27279420
config Data = 00111010            27279420
GEN_COUNTER =         196            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 01010101            27279420
config Data = 01010101            27279420
GEN_COUNTER =         197            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 10100001            27279420
config Data = 10100001            27279420
GEN_COUNTER =         198            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 00110101            27279420
config Data = 00110101            27279420
GEN_COUNTER =         199            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 10010010            27279420
config Data = 10010010            27279420
GEN_COUNTER =         200            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 01100111            27279420
config Data = 01100111            27279420
GEN_COUNTER =         201            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 11000001            27279420
config Data = 11000001            27279420
GEN_COUNTER =         202            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 11110000            27279420
config Data = 11110000            27279420
GEN_COUNTER =         203            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 11111111            27279420
config Data = 11111111            27279420
GEN_COUNTER =         204            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 01111000            27279420
config Data = 01111000            27279420
GEN_COUNTER =         205            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 01111001            27279420
config Data = 01111001            27279420
GEN_COUNTER =         206            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 01101101            27279420
config Data = 01101101            27279420
GEN_COUNTER =         207            27279420
Data = 00000000            27279420
Mask = 11111111            27279420
config Data = 10100110            27279420
config Data = 10100110            27279420
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =          21            27279420
MSR_REG_VAL = 11111011            27279420
MSR_REG_TEMP = 11111011            27279420




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         186            27279570
SUCCESS APB: APB first cycle             27279621
SUCCESS APB: APB second cycle             27279721




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at             27279820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010000
DLAB = 0
addr_offst = 00            27279820
write_reg: wr_data	=	10010000
byte_en	=	0001
Update bit fields            27279820
TESTBENCH: DIFF_COUNTER =          20            27279820
LCR_REG_VAL = 10010000            27279820
LCR_REG_TEMP = 10010000            27279820
Driver counter =         187            27279870
SUCCESS APB: APB first cycle             27279921
SUCCESS APB: APB second cycle             27280021




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at             27280120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            27280120
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            27280120
TESTBENCH: DIFF_COUNTER =          19            27280120
DLL_REG_VAL = 00000110            27280120
DLL_REG_TEMP = 00000110            27280120
DLL, DLM has changed            27280120
Driver counter =         188            27280170
SUCCESS APB: APB first cycle             27280221
SUCCESS APB: APB second cycle             27280321




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at             27280420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            27280420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            27280420
TESTBENCH: DIFF_COUNTER =          18            27280420
Driver counter =         189            27280470
SUCCESS APB: APB first cycle             27280521
SUCCESS APB: APB second cycle             27280621




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at             27280720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001100
DLAB = 1
addr_offst = 00            27280720
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            27280720
TESTBENCH: DIFF_COUNTER =          17            27280720
LCR_REG_VAL = 00001100            27280720
LCR_REG_TEMP = 00001100            27280720
Driver counter =         190            27280770
SUCCESS APB: APB first cycle             27280821
SUCCESS APB: APB second cycle             27280921




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at             27281020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011111
DLAB = 0
addr_offst = 00            27281020
write_reg: wr_data	=	00011111
byte_en	=	0001
Update bit fields            27281020
TESTBENCH: DIFF_COUNTER =          16            27281020
LCR_REG_VAL = 00011111            27281020
LCR_REG_TEMP = 00011111            27281020
Driver counter =         191            27281070
SUCCESS APB: APB first cycle             27281121
SUCCESS APB: APB second cycle             27281221




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at             27281320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110111
DLAB = 0
addr_offst = 00            27281320
write_reg: wr_data	=	11110111
byte_en	=	0001
Update bit fields            27281320
data is 11110111
TESTBENCH: DIFF_COUNTER =          15            27281320
LSR_REG_VAL = 00000000            27281320
LSR_REG_TEMP = 00000000            27281320
Driver counter =         192            27281370
SUCCESS APB: APB first cycle             27281421
SUCCESS APB: APB second cycle             27281521




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at             27281620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110100
DLAB = 0
addr_offst = 00            27281620
write_reg: wr_data	=	11110100
byte_en	=	0001
Update bit fields            27281620
data is 11110100
TESTBENCH: DIFF_COUNTER =          14            27281620
Driver counter =         193            27281670
SUCCESS APB: APB first cycle             27281721
SUCCESS APB: APB second cycle             27281821




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at             27281920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100111
DLAB = 0
addr_offst = 00            27281920
write_reg: wr_data	=	00100111
byte_en	=	0001
Update bit fields            27281920
data is 00100111
TESTBENCH: DIFF_COUNTER =          13            27281920
Driver counter =         194            27281970
SUCCESS APB: APB first cycle             27282021
SUCCESS APB: APB second cycle             27282121




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at             27282220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111010
DLAB = 0
addr_offst = 00            27282220
write_reg: wr_data	=	00111010
byte_en	=	0001
Update bit fields            27282220
data is 00111010
TESTBENCH: DIFF_COUNTER =          12            27282220
Driver counter =         195            27282270
SUCCESS APB: APB first cycle             27282321
SUCCESS APB: APB second cycle             27282421




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at             27282520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010101
DLAB = 0
addr_offst = 00            27282520
write_reg: wr_data	=	01010101
byte_en	=	0001
Update bit fields            27282520
data is 01010101
TESTBENCH: DIFF_COUNTER =          11            27282520
Driver counter =         196            27282570
SUCCESS APB: APB first cycle             27282621
SUCCESS APB: APB second cycle             27282721




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at             27282820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10100001
DLAB = 0
addr_offst = 00            27282820
write_reg: wr_data	=	10100001
byte_en	=	0001
Update bit fields            27282820
data is 10100001
TESTBENCH: DIFF_COUNTER =          10            27282820
Driver counter =         197            27282870
SUCCESS APB: APB first cycle             27282921
SUCCESS APB: APB second cycle             27283021




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at             27283120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110101
DLAB = 0
addr_offst = 00            27283120
write_reg: wr_data	=	00110101
byte_en	=	0001
Update bit fields            27283120
data is 00110101
TESTBENCH: DIFF_COUNTER =           9            27283120
Driver counter =         198            27283170
SUCCESS APB: APB first cycle             27283221
SUCCESS APB: APB second cycle             27283321




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at             27283420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010010
DLAB = 0
addr_offst = 00            27283420
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields            27283420
data is 10010010
TESTBENCH: DIFF_COUNTER =           8            27283420
Driver counter =         199            27283470
SUCCESS APB: APB first cycle             27283521
SUCCESS APB: APB second cycle             27283621




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at             27283720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100111
DLAB = 0
addr_offst = 00            27283720
write_reg: wr_data	=	01100111
byte_en	=	0001
Update bit fields            27283720
data is 01100111
TESTBENCH: DIFF_COUNTER =           7            27283720
Driver counter =         200            27283770
SUCCESS APB: APB first cycle             27283821
SUCCESS APB: APB second cycle             27283921




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             27284020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11000001
DLAB = 0
addr_offst = 00            27284020
write_reg: wr_data	=	11000001
byte_en	=	0001
Update bit fields            27284020
data is 11000001
TESTBENCH: DIFF_COUNTER =           6            27284020
Driver counter =         201            27284070
SUCCESS APB: APB first cycle             27284121
SUCCESS APB: APB second cycle             27284221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             27284320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110000
DLAB = 0
addr_offst = 00            27284320
write_reg: wr_data	=	11110000
byte_en	=	0001
Update bit fields            27284320
data is 11110000
TESTBENCH: DIFF_COUNTER =           5            27284320
Driver counter =         202            27284370
SUCCESS APB: APB first cycle             27284421
SUCCESS APB: APB second cycle             27284521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             27284620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00            27284620
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields            27284620
data is 11111111
TESTBENCH: DIFF_COUNTER =           4            27284620
Driver counter =         203            27284670
SUCCESS APB: APB first cycle             27284721
SUCCESS APB: APB second cycle             27284821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             27284920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111000
DLAB = 0
addr_offst = 00            27284920
write_reg: wr_data	=	01111000
byte_en	=	0001
Update bit fields            27284920
data is 01111000
TESTBENCH: DIFF_COUNTER =           3            27284920
Driver counter =         204            27284970
SUCCESS APB: APB first cycle             27285021
SUCCESS APB: APB second cycle             27285121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             27285220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111001
DLAB = 0
addr_offst = 00            27285220
write_reg: wr_data	=	01111001
byte_en	=	0001
Update bit fields            27285220
data is 01111001
TESTBENCH: DIFF_COUNTER =           2            27285220
Driver counter =         205            27285270
SUCCESS APB: APB first cycle             27285321
SUCCESS APB: APB second cycle             27285421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             27285520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101101
DLAB = 0
addr_offst = 00            27285520
write_reg: wr_data	=	01101101
byte_en	=	0001
Update bit fields            27285520
data is 01101101
TESTBENCH: DIFF_COUNTER =           1            27285520
Driver counter =         206            27285570
SUCCESS APB: APB first cycle             27285621
SUCCESS APB: APB second cycle             27285721
Updating Regmap at             27285820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10100110
DLAB = 0
addr_offst = 00            27285820
write_reg: wr_data	=	10100110
byte_en	=	0001
Update bit fields            27285820
data is 10100110
TESTBENCH: DIFF_COUNTER =           0            27285820
random_object_id=          4            27285820
INFO  @ 27285820ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =          15            27285820
GEN_COUNTER =         208            27285820
Data = 00001111            27285820
Mask = 11110000            27285820
config Data = 11000100            27285820
config Data = 11001111            27285820
GEN_COUNTER =         209            27285820
GEN_COUNTER =         210            27285820
Data = 00000000            27285820
Mask = 00000000            27285820
config Data = 00101010            27285820
config Data = 00000000            27285820
TESTBENCH: DIFF_COUNTER =           3            27285820




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         207            27285970
SUCCESS APB: APB first cycle             27286021
SUCCESS APB: APB second cycle             27286121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             27286220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11001111
DLAB = 0
addr_offst = 00            27286220
write_reg: wr_data	=	11001111
byte_en	=	0001
Update bit fields            27286220
TESTBENCH: DIFF_COUNTER =           2            27286220
IER_REG_VAL = 00001111            27286220
IER_REG_TEMP = 00001111            27286220
IIR_REG_VAL = 11000000            27286220
IIR_REG_TEMP = 11000000            27286220
Driver counter =         208            27286270
SUCCESS APB: APB first cycle             27286321
SUCCESS APB: APB second cycle             27286421
READ: reg_val = 251            27286520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            27286520
ACTUAL DATA = 11111011            27286520
MSR_REG_VAL = 11110000            27286520
MSR_REG_TEMP = 11110000            27286520
IIR_REG_VAL = 11000001            27286520
IIR_REG_TEMP = 11000001            27286520




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            27286521
Driver counter =         209            27286570
SUCCESS APB: APB first cycle             27286621
SUCCESS APB: APB second cycle             27286721
Updating Regmap at             27286820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            27286820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            27286820
TESTBENCH: DIFF_COUNTER =           0            27286820
SUCCESS : Default values output control pins of Modem Control Logic is identified            27286820
GEN_COUNTER =         211            27286820
Data = 00001101            27286820
Mask = 00000000            27286820
config Data = 01000110            27286820
config Data = 00001101            27286820
TESTBENCH: DIFF_COUNTER =           1            27286820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         210            27286970
SUCCESS APB: APB first cycle             27287021
SUCCESS APB: APB second cycle             27287121
Updating Regmap at             27287220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00            27287220
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            27287220
TESTBENCH: DIFF_COUNTER =           0            27287220
MCR_REG_VAL = 00001101            27287220
MCR_REG_TEMP = 00001101            27287220
CHECK_DATA = 00001101	TEMP_DATA = 00001101            27287220
SUCCESS : MCR configured output control pins to correct values            27287220
GEN_COUNTER =         212            27287220
Data = 00001001            27287220
Mask = 00000000            27287220
config Data = 11101001            27287220
config Data = 00001001            27287220
TESTBENCH: DIFF_COUNTER =           1            27287220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         211            27287370
SUCCESS APB: APB first cycle             27287421
SUCCESS APB: APB second cycle             27287521
Updating Regmap at             27287620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            27287620
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            27287620
TESTBENCH: DIFF_COUNTER =           0            27287620
MCR_REG_VAL = 00001001            27287620
MCR_REG_TEMP = 00001001            27287620
CHECK_DATA = 00001001	TEMP_DATA = 00001001            27287620
SUCCESS : MCR configured output control pins to correct values            27287620
GEN_COUNTER =         213            27287620
Data = 00000000            27287620
Mask = 00000000            27287620
config Data = 01101111            27287620
config Data = 00000000            27287620
TESTBENCH: DIFF_COUNTER =           1            27287620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         212            27287770
SUCCESS APB: APB first cycle             27287821
INFO  @ 27287852ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
SUCCESS APB: APB second cycle             27287921
Updating Regmap at             27288020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            27288020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            27288020
TESTBENCH: DIFF_COUNTER =           0            27288020
MCR_REG_VAL = 00000000            27288020
MCR_REG_TEMP = 00000000            27288020
CHECK_DATA = 00000000	TEMP_DATA = 00000000            27288020
SUCCESS : MCR configured output control pins to correct values            27288020
GEN_COUNTER =         214            27288020
Data = 00000100            27288020
Mask = 00000000            27288020
config Data = 10101001            27288020
config Data = 00000100            27288020
TESTBENCH: DIFF_COUNTER =           1            27288020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         213            27288170
SUCCESS APB: APB first cycle             27288221
SUCCESS APB: APB second cycle             27288321
Updating Regmap at             27288420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            27288420
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            27288420
TESTBENCH: DIFF_COUNTER =           0            27288420
MCR_REG_VAL = 00000100            27288420
MCR_REG_TEMP = 00000100            27288420
CHECK_DATA = 00000100	TEMP_DATA = 00000100            27288420
SUCCESS : MCR configured output control pins to correct values            27288420
GEN_COUNTER =         215            27288420
Data = 00000101            27288420
Mask = 00000000            27288420
config Data = 01100010            27288420
config Data = 00000101            27288420
TESTBENCH: DIFF_COUNTER =           1            27288420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         214            27288570
SUCCESS APB: APB first cycle             27288621
SUCCESS APB: APB second cycle             27288721
Updating Regmap at             27288820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            27288820
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            27288820
TESTBENCH: DIFF_COUNTER =           0            27288820
MCR_REG_VAL = 00000101            27288820
MCR_REG_TEMP = 00000101            27288820
CHECK_DATA = 00000101	TEMP_DATA = 00000101            27288820
SUCCESS : MCR configured output control pins to correct values            27288820
GEN_COUNTER =         216            27288820
Data = 00000010            27288820
Mask = 00000000            27288820
config Data = 11001100            27288820
config Data = 00000010            27288820
TESTBENCH: DIFF_COUNTER =           1            27288820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         215            27288970
SUCCESS APB: APB first cycle             27289021
SUCCESS APB: APB second cycle             27289121
Updating Regmap at             27289220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000010
DLAB = 0
addr_offst = 00            27289220
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields            27289220
TESTBENCH: DIFF_COUNTER =           0            27289220
MCR_REG_VAL = 00000010            27289220
MCR_REG_TEMP = 00000010            27289220
CHECK_DATA = 00000010	TEMP_DATA = 00000010            27289220
SUCCESS : MCR configured output control pins to correct values            27289220
GEN_COUNTER =         217            27289220
Data = 00001100            27289220
Mask = 00000000            27289220
config Data = 11000001            27289220
config Data = 00001100            27289220
TESTBENCH: DIFF_COUNTER =           1            27289220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         216            27289370
SUCCESS APB: APB first cycle             27289421
SUCCESS APB: APB second cycle             27289521
Updating Regmap at             27289620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            27289620
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            27289620
TESTBENCH: DIFF_COUNTER =           0            27289620
MCR_REG_VAL = 00001100            27289620
MCR_REG_TEMP = 00001100            27289620
CHECK_DATA = 00001100	TEMP_DATA = 00001100            27289620
SUCCESS : MCR configured output control pins to correct values            27289620
GEN_COUNTER =         218            27289620
Data = 00000011            27289620
Mask = 00000000            27289620
config Data = 01001100            27289620
config Data = 00000011            27289620
TESTBENCH: DIFF_COUNTER =           1            27289620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         217            27289770
SUCCESS APB: APB first cycle             27289821
SUCCESS APB: APB second cycle             27289921
Updating Regmap at             27290020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            27290020
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            27290020
TESTBENCH: DIFF_COUNTER =           0            27290020
MCR_REG_VAL = 00000011            27290020
MCR_REG_TEMP = 00000011            27290020
CHECK_DATA = 00000011	TEMP_DATA = 00000011            27290020
SUCCESS : MCR configured output control pins to correct values            27290020
GEN_COUNTER =         219            27290020
Data = 00001010            27290020
Mask = 00000000            27290020
config Data = 01010011            27290020
config Data = 00001010            27290020
TESTBENCH: DIFF_COUNTER =           1            27290020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         218            27290170
SUCCESS APB: APB first cycle             27290221
SUCCESS APB: APB second cycle             27290321
Updating Regmap at             27290420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00            27290420
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            27290420
TESTBENCH: DIFF_COUNTER =           0            27290420
MCR_REG_VAL = 00001010            27290420
MCR_REG_TEMP = 00001010            27290420
CHECK_DATA = 00001010	TEMP_DATA = 00001010            27290420
SUCCESS : MCR configured output control pins to correct values            27290420
GEN_COUNTER =         220            27290420
Data = 00001011            27290420
Mask = 00000000            27290420
config Data = 10100011            27290420
config Data = 00001011            27290420
TESTBENCH: DIFF_COUNTER =           1            27290420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         219            27290570
SUCCESS APB: APB first cycle             27290621
SUCCESS APB: APB second cycle             27290721
Updating Regmap at             27290820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            27290820
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            27290820
TESTBENCH: DIFF_COUNTER =           0            27290820
MCR_REG_VAL = 00001011            27290820
MCR_REG_TEMP = 00001011            27290820
CHECK_DATA = 00001011	TEMP_DATA = 00001011            27290820
SUCCESS : MCR configured output control pins to correct values            27290820
GEN_COUNTER =         221            27290820
Data = 00000001            27290820
Mask = 00000000            27290820
config Data = 00110000            27290820
config Data = 00000001            27290820
TESTBENCH: DIFF_COUNTER =           1            27290820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         220            27290970
SUCCESS APB: APB first cycle             27291021
SUCCESS APB: APB second cycle             27291121
Updating Regmap at             27291220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            27291220
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            27291220
TESTBENCH: DIFF_COUNTER =           0            27291220
MCR_REG_VAL = 00000001            27291220
MCR_REG_TEMP = 00000001            27291220
CHECK_DATA = 00000001	TEMP_DATA = 00000001            27291220
SUCCESS : MCR configured output control pins to correct values            27291220
GEN_COUNTER =         222            27291220
Data = 00001111            27291220
Mask = 00000000            27291220
config Data = 00100010            27291220
config Data = 00001111            27291220
TESTBENCH: DIFF_COUNTER =           1            27291220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         221            27291370
SUCCESS APB: APB first cycle             27291421
SUCCESS APB: APB second cycle             27291521
Updating Regmap at             27291620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            27291620
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            27291620
TESTBENCH: DIFF_COUNTER =           0            27291620
MCR_REG_VAL = 00001111            27291620
MCR_REG_TEMP = 00001111            27291620
CHECK_DATA = 00001111	TEMP_DATA = 00001111            27291620
SUCCESS : MCR configured output control pins to correct values            27291620
GEN_COUNTER =         223            27291620
Data = 00001111            27291620
Mask = 00000000            27291620
config Data = 00010011            27291620
config Data = 00001111            27291620
TESTBENCH: DIFF_COUNTER =           1            27291620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         222            27291770
SUCCESS APB: APB first cycle             27291821
SUCCESS APB: APB second cycle             27291921
Updating Regmap at             27292020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            27292020
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            27292020
TESTBENCH: DIFF_COUNTER =           0            27292020
CHECK_DATA = 00001111	TEMP_DATA = 00001111            27292020
SUCCESS : MCR configured output control pins to correct values            27292020
GEN_COUNTER =         224            27292020
Data = 00001111            27292020
Mask = 00000000            27292020
config Data = 00101010            27292020
config Data = 00001111            27292020
TESTBENCH: DIFF_COUNTER =           1            27292020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         223            27292170
SUCCESS APB: APB first cycle             27292221
SUCCESS APB: APB second cycle             27292321
Updating Regmap at             27292420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            27292420
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            27292420
TESTBENCH: DIFF_COUNTER =           0            27292420
CHECK_DATA = 00001111	TEMP_DATA = 00001111            27292420
SUCCESS : MCR configured output control pins to correct values            27292420
GEN_COUNTER =         225            27292420
Data = 00000100            27292420
Mask = 00000000            27292420
config Data = 01110011            27292420
config Data = 00000100            27292420
TESTBENCH: DIFF_COUNTER =           1            27292420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         224            27292570
SUCCESS APB: APB first cycle             27292621
SUCCESS APB: APB second cycle             27292721
Updating Regmap at             27292820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            27292820
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            27292820
TESTBENCH: DIFF_COUNTER =           0            27292820
MCR_REG_VAL = 00000100            27292820
MCR_REG_TEMP = 00000100            27292820
CHECK_DATA = 00000100	TEMP_DATA = 00000100            27292820
SUCCESS : MCR configured output control pins to correct values            27292820
GEN_COUNTER =         226            27293272
TESTBENCH: DIFF_COUNTER =           1            27293272
MSR_REG_VAL = 00011110            27293272
MSR_REG_TEMP = 00011110            27293272
IIR_REG_VAL = 11000000            27293272
IIR_REG_TEMP = 11000000            27293272




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         225            27293370
SUCCESS APB: APB first cycle             27293421
SUCCESS APB: APB second cycle             27293521
READ: reg_val =  30            27293620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011110            27293620
ACTUAL DATA = 00011110            27293620
MSR_REG_VAL = 00010000            27293620
MSR_REG_TEMP = 00010000            27293620
IIR_REG_VAL = 11000001            27293620
IIR_REG_TEMP = 11000001            27293620
TESTBENCH: DIFF_COUNTER =           0            27293621
1. PR_DATA = 00011110	PSEL = 1            27293621
2. PR_DATA = 00011110	PSEL = 0            27293720
CONFIG_BIT = 1110            27293720
SUCCESS  : Model control inputs getting reflected in MSR            27293720
GEN_COUNTER =         227            27293814
TESTBENCH: DIFF_COUNTER =           1            27293814
MSR_REG_VAL = 01010000            27293814
MSR_REG_TEMP = 01010000            27293814




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         226            27293870
SUCCESS APB: APB first cycle             27293921
SUCCESS APB: APB second cycle             27294021
READ: reg_val =  80            27294120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01010000            27294120
ACTUAL DATA = 01010000            27294120
TESTBENCH: DIFF_COUNTER =           0            27294121
1. PR_DATA = 01010000	PSEL = 1            27294121
2. PR_DATA = 01010000	PSEL = 0            27294220
CONFIG_BIT = 1010            27294220
SUCCESS  : Model control inputs getting reflected in MSR            27294220
GEN_COUNTER =         228            27294356
TESTBENCH: DIFF_COUNTER =           1            27294356
MSR_REG_VAL = 10111110            27294356
MSR_REG_TEMP = 10111110            27294356
IIR_REG_VAL = 11000000            27294356
IIR_REG_TEMP = 11000000            27294356




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         227            27294470
SUCCESS APB: APB first cycle             27294521
SUCCESS APB: APB second cycle             27294621
READ: reg_val = 190            27294720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10111110            27294720
ACTUAL DATA = 10111110            27294720
MSR_REG_VAL = 10110000            27294720
MSR_REG_TEMP = 10110000            27294720
IIR_REG_VAL = 11000001            27294720
IIR_REG_TEMP = 11000001            27294720
TESTBENCH: DIFF_COUNTER =           0            27294721
1. PR_DATA = 10111110	PSEL = 1            27294721
2. PR_DATA = 10111110	PSEL = 0            27294820
CONFIG_BIT = 0100            27294820
SUCCESS  : Model control inputs getting reflected in MSR            27294820
GEN_COUNTER =         229            27294898
TESTBENCH: DIFF_COUNTER =           1            27294898
MSR_REG_VAL = 00101001            27294898
MSR_REG_TEMP = 00101001            27294898
IIR_REG_VAL = 11000000            27294898
IIR_REG_TEMP = 11000000            27294898




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         228            27294970
SUCCESS APB: APB first cycle             27295021
SUCCESS APB: APB second cycle             27295121
READ: reg_val =  41            27295220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101001            27295220
ACTUAL DATA = 00101001            27295220
MSR_REG_VAL = 00100000            27295220
MSR_REG_TEMP = 00100000            27295220
IIR_REG_VAL = 11000001            27295220
IIR_REG_TEMP = 11000001            27295220
TESTBENCH: DIFF_COUNTER =           0            27295221
1. PR_DATA = 00101001	PSEL = 1            27295221
2. PR_DATA = 00101001	PSEL = 0            27295320
CONFIG_BIT = 1101            27295320
SUCCESS  : Model control inputs getting reflected in MSR            27295320
GEN_COUNTER =         230            27295440
TESTBENCH: DIFF_COUNTER =           1            27295440




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         229            27295570
SUCCESS APB: APB first cycle             27295621
SUCCESS APB: APB second cycle             27295721
READ: reg_val =  32            27295820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100000            27295820
ACTUAL DATA = 00100000            27295820
TESTBENCH: DIFF_COUNTER =           0            27295821
1. PR_DATA = 00100000	PSEL = 1            27295821
2. PR_DATA = 00100000	PSEL = 0            27295920
CONFIG_BIT = 1101            27295920
SUCCESS  : Model control inputs getting reflected in MSR            27295920
GEN_COUNTER =         231            27295982
TESTBENCH: DIFF_COUNTER =           1            27295982
MSR_REG_VAL = 11111001            27295982
MSR_REG_TEMP = 11111001            27295982
IIR_REG_VAL = 11000000            27295982
IIR_REG_TEMP = 11000000            27295982




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         230            27296070
SUCCESS APB: APB first cycle             27296121
SUCCESS APB: APB second cycle             27296221
READ: reg_val = 249            27296320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111001            27296320
ACTUAL DATA = 11111001            27296320
MSR_REG_VAL = 11110000            27296320
MSR_REG_TEMP = 11110000            27296320
IIR_REG_VAL = 11000001            27296320
IIR_REG_TEMP = 11000001            27296320
TESTBENCH: DIFF_COUNTER =           0            27296321
1. PR_DATA = 11111001	PSEL = 1            27296321
2. PR_DATA = 11111001	PSEL = 0            27296420
CONFIG_BIT = 0000            27296420
SUCCESS  : Model control inputs getting reflected in MSR            27296420
GEN_COUNTER =         232            27296524
TESTBENCH: DIFF_COUNTER =           1            27296524
MSR_REG_VAL = 11100001            27296524
MSR_REG_TEMP = 11100001            27296524
IIR_REG_VAL = 11000000            27296524
IIR_REG_TEMP = 11000000            27296524




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         231            27296670
SUCCESS APB: APB first cycle             27296721
SUCCESS APB: APB second cycle             27296821
READ: reg_val = 225            27296920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11100001            27296920
ACTUAL DATA = 11100001            27296920
MSR_REG_VAL = 11100000            27296920
MSR_REG_TEMP = 11100000            27296920
IIR_REG_VAL = 11000001            27296920
IIR_REG_TEMP = 11000001            27296920
TESTBENCH: DIFF_COUNTER =           0            27296921
1. PR_DATA = 11100001	PSEL = 1            27296921
2. PR_DATA = 11100001	PSEL = 0            27297020
CONFIG_BIT = 0001            27297020
SUCCESS  : Model control inputs getting reflected in MSR            27297020
GEN_COUNTER =         233            27297066
TESTBENCH: DIFF_COUNTER =           1            27297066
MSR_REG_VAL = 00111101            27297066
MSR_REG_TEMP = 00111101            27297066
IIR_REG_VAL = 11000000            27297066
IIR_REG_TEMP = 11000000            27297066




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         232            27297170
SUCCESS APB: APB first cycle             27297221
SUCCESS APB: APB second cycle             27297321
READ: reg_val =  61            27297420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111101            27297420
ACTUAL DATA = 00111101            27297420
MSR_REG_VAL = 00110000            27297420
MSR_REG_TEMP = 00110000            27297420
IIR_REG_VAL = 11000001            27297420
IIR_REG_TEMP = 11000001            27297420
TESTBENCH: DIFF_COUNTER =           0            27297421
1. PR_DATA = 00111101	PSEL = 1            27297421
2. PR_DATA = 00111101	PSEL = 0            27297520
CONFIG_BIT = 1100            27297520
SUCCESS  : Model control inputs getting reflected in MSR            27297520
GEN_COUNTER =         234            27297608
TESTBENCH: DIFF_COUNTER =           1            27297608
MSR_REG_VAL = 11101001            27297608
MSR_REG_TEMP = 11101001            27297608
IIR_REG_VAL = 11000000            27297608
IIR_REG_TEMP = 11000000            27297608




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         233            27297670
SUCCESS APB: APB first cycle             27297721
SUCCESS APB: APB second cycle             27297821
READ: reg_val = 233            27297920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11101001            27297920
ACTUAL DATA = 11101001            27297920
MSR_REG_VAL = 11100000            27297920
MSR_REG_TEMP = 11100000            27297920
IIR_REG_VAL = 11000001            27297920
IIR_REG_TEMP = 11000001            27297920
TESTBENCH: DIFF_COUNTER =           0            27297921
1. PR_DATA = 11101001	PSEL = 1            27297921
2. PR_DATA = 11101001	PSEL = 0            27298020
CONFIG_BIT = 0001            27298020
SUCCESS  : Model control inputs getting reflected in MSR            27298020
GEN_COUNTER =         235            27298150
TESTBENCH: DIFF_COUNTER =           1            27298150
MSR_REG_VAL = 00111101            27298150
MSR_REG_TEMP = 00111101            27298150
IIR_REG_VAL = 11000000            27298150
IIR_REG_TEMP = 11000000            27298150




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         234            27298270
SUCCESS APB: APB first cycle             27298321
SUCCESS APB: APB second cycle             27298421
READ: reg_val =  61            27298520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111101            27298520
ACTUAL DATA = 00111101            27298520
MSR_REG_VAL = 00110000            27298520
MSR_REG_TEMP = 00110000            27298520
IIR_REG_VAL = 11000001            27298520
IIR_REG_TEMP = 11000001            27298520
TESTBENCH: DIFF_COUNTER =           0            27298521
1. PR_DATA = 00111101	PSEL = 1            27298521
2. PR_DATA = 00111101	PSEL = 0            27298620
CONFIG_BIT = 1100            27298620
SUCCESS  : Model control inputs getting reflected in MSR            27298620
GEN_COUNTER =         236            27298692
TESTBENCH: DIFF_COUNTER =           1            27298692
MSR_REG_VAL = 11011010            27298692
MSR_REG_TEMP = 11011010            27298692
IIR_REG_VAL = 11000000            27298692
IIR_REG_TEMP = 11000000            27298692




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         235            27298770
SUCCESS APB: APB first cycle             27298821
SUCCESS APB: APB second cycle             27298921
READ: reg_val = 218            27299020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011010            27299020
ACTUAL DATA = 11011010            27299020
MSR_REG_VAL = 11010000            27299020
MSR_REG_TEMP = 11010000            27299020
IIR_REG_VAL = 11000001            27299020
IIR_REG_TEMP = 11000001            27299020
TESTBENCH: DIFF_COUNTER =           0            27299021
1. PR_DATA = 11011010	PSEL = 1            27299021
2. PR_DATA = 11011010	PSEL = 0            27299120
CONFIG_BIT = 0010            27299120
SUCCESS  : Model control inputs getting reflected in MSR            27299120
GEN_COUNTER =         237            27299234
TESTBENCH: DIFF_COUNTER =           1            27299234
MSR_REG_VAL = 11000001            27299234
MSR_REG_TEMP = 11000001            27299234
IIR_REG_VAL = 11000000            27299234
IIR_REG_TEMP = 11000000            27299234




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         236            27299370
SUCCESS APB: APB first cycle             27299421
SUCCESS APB: APB second cycle             27299521
READ: reg_val = 193            27299620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11000001            27299620
ACTUAL DATA = 11000001            27299620
MSR_REG_VAL = 11000000            27299620
MSR_REG_TEMP = 11000000            27299620
IIR_REG_VAL = 11000001            27299620
IIR_REG_TEMP = 11000001            27299620
TESTBENCH: DIFF_COUNTER =           0            27299621
1. PR_DATA = 11000001	PSEL = 1            27299621
2. PR_DATA = 11000001	PSEL = 0            27299720
CONFIG_BIT = 0011            27299720
SUCCESS  : Model control inputs getting reflected in MSR            27299720
GEN_COUNTER =         238            27299776
TESTBENCH: DIFF_COUNTER =           1            27299776
MSR_REG_VAL = 10010101            27299776
MSR_REG_TEMP = 10010101            27299776
IIR_REG_VAL = 11000000            27299776
IIR_REG_TEMP = 11000000            27299776




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         237            27299870
SUCCESS APB: APB first cycle             27299921
SUCCESS APB: APB second cycle             27300021
READ: reg_val = 149            27300120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10010101            27300120
ACTUAL DATA = 10010101            27300120
MSR_REG_VAL = 10010000            27300120
MSR_REG_TEMP = 10010000            27300120
IIR_REG_VAL = 11000001            27300120
IIR_REG_TEMP = 11000001            27300120
TESTBENCH: DIFF_COUNTER =           0            27300121
1. PR_DATA = 10010101	PSEL = 1            27300121
2. PR_DATA = 10010101	PSEL = 0            27300220
CONFIG_BIT = 0110            27300220
SUCCESS  : Model control inputs getting reflected in MSR            27300220
GEN_COUNTER =         239            27300318
TESTBENCH: DIFF_COUNTER =           1            27300318
MSR_REG_VAL = 10000001            27300318
MSR_REG_TEMP = 10000001            27300318
IIR_REG_VAL = 11000000            27300318
IIR_REG_TEMP = 11000000            27300318




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         238            27300370
SUCCESS APB: APB first cycle             27300421
SUCCESS APB: APB second cycle             27300521
READ: reg_val = 129            27300620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10000001            27300620
ACTUAL DATA = 10000001            27300620
MSR_REG_VAL = 10000000            27300620
MSR_REG_TEMP = 10000000            27300620
IIR_REG_VAL = 11000001            27300620
IIR_REG_TEMP = 11000001            27300620
TESTBENCH: DIFF_COUNTER =           0            27300621
1. PR_DATA = 10000001	PSEL = 1            27300621
2. PR_DATA = 10000001	PSEL = 0            27300720
CONFIG_BIT = 0111            27300720
SUCCESS  : Model control inputs getting reflected in MSR            27300720
GEN_COUNTER =         240            27300860
TESTBENCH: DIFF_COUNTER =           1            27300860
MSR_REG_VAL = 10100010            27300860
MSR_REG_TEMP = 10100010            27300860
IIR_REG_VAL = 11000000            27300860
IIR_REG_TEMP = 11000000            27300860




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         239            27300970
SUCCESS APB: APB first cycle             27301021
SUCCESS APB: APB second cycle             27301121
READ: reg_val = 162            27301220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100010            27301220
ACTUAL DATA = 10100010            27301220
MSR_REG_VAL = 10100000            27301220
MSR_REG_TEMP = 10100000            27301220
IIR_REG_VAL = 11000001            27301220
IIR_REG_TEMP = 11000001            27301220
TESTBENCH: DIFF_COUNTER =           0            27301221
1. PR_DATA = 10100010	PSEL = 1            27301221
2. PR_DATA = 10100010	PSEL = 0            27301320
CONFIG_BIT = 0101            27301320
SUCCESS  : Model control inputs getting reflected in MSR            27301320
GEN_COUNTER =         241            27301320
TESTBENCH: DIFF_COUNTER =           1            27301320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         240            27301470
SUCCESS APB: APB first cycle             27301521
SUCCESS APB: APB second cycle             27301621
READ: reg_val = 160            27301720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100000            27301720
ACTUAL DATA = 10100000            27301720
TESTBENCH: DIFF_COUNTER =           0            27301721
SUCCESS : Delta fields are getting default values (Low) afret MSR Read            27301721
GEN_COUNTER =         242            27301721
TESTBENCH: DIFF_COUNTER =           1            27301721
MSR_REG_VAL = 11110001            27301721
MSR_REG_TEMP = 11110001            27301721
IIR_REG_VAL = 11000000            27301721
IIR_REG_TEMP = 11000000            27301721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         241            27301870
SUCCESS APB: APB first cycle             27301921
SUCCESS APB: APB second cycle             27302021
READ: reg_val = 241            27302120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110001            27302120
ACTUAL DATA = 11110001            27302120
MSR_REG_VAL = 11110000            27302120
MSR_REG_TEMP = 11110000            27302120
IIR_REG_VAL = 11000001            27302120
IIR_REG_TEMP = 11000001            27302120
TESTBENCH: DIFF_COUNTER =           0            27302121
GEN_COUNTER =         243            27302121
TESTBENCH: DIFF_COUNTER =           1            27302121




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         242            27302270
SUCCESS APB: APB first cycle             27302321
SUCCESS APB: APB second cycle             27302421
READ: reg_val = 240            27302520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            27302520
ACTUAL DATA = 11110000            27302520
TESTBENCH: DIFF_COUNTER =           0            27302521
MSR_REG_VAL = 00001111            27302521
MSR_REG_TEMP = 00001111            27302521
IIR_REG_VAL = 11000000            27302521
IIR_REG_TEMP = 11000000            27302521
GEN_COUNTER =         244            27302531
TESTBENCH: DIFF_COUNTER =           1            27302531




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         243            27302670
SUCCESS APB: APB first cycle             27302721
SUCCESS APB: APB second cycle             27302821
READ: reg_val =  15            27302920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            27302920
ACTUAL DATA = 00001111            27302920
MSR_REG_VAL = 00000000            27302920
MSR_REG_TEMP = 00000000            27302920
IIR_REG_VAL = 11000001            27302920
IIR_REG_TEMP = 11000001            27302920
TESTBENCH: DIFF_COUNTER =           0            27302921
GEN_COUNTER =         245            27302921
TESTBENCH: DIFF_COUNTER =           1            27302921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         244            27303070
SUCCESS APB: APB first cycle             27303121
SUCCESS APB: APB second cycle             27303221
READ: reg_val =   0            27303320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            27303320
ACTUAL DATA = 00000000            27303320
TESTBENCH: DIFF_COUNTER =           0            27303321
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines            27303321
GEN_COUNTER =         246            27303321
TESTBENCH: DIFF_COUNTER =           1            27303321
MSR_REG_VAL = 11111011            27303321
MSR_REG_TEMP = 11111011            27303321
IIR_REG_VAL = 11000000            27303321
IIR_REG_TEMP = 11000000            27303321




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         245            27303470
SUCCESS APB: APB first cycle             27303521
SUCCESS APB: APB second cycle             27303621
READ: reg_val = 251            27303720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            27303720
ACTUAL DATA = 11111011            27303720
MSR_REG_VAL = 11110000            27303720
MSR_REG_TEMP = 11110000            27303720
IIR_REG_VAL = 11000001            27303720
IIR_REG_TEMP = 11000001            27303720
TESTBENCH: DIFF_COUNTER =           0            27303721
GEN_COUNTER =         247            27303721
TESTBENCH: DIFF_COUNTER =           1            27303721
MSR_REG_VAL = 00001111            27303721
MSR_REG_TEMP = 00001111            27303721
IIR_REG_VAL = 11000000            27303721
IIR_REG_TEMP = 11000000            27303721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         246            27303870
SUCCESS APB: APB first cycle             27303921
SUCCESS APB: APB second cycle             27304021
READ: reg_val =  15            27304120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            27304120
ACTUAL DATA = 00001111            27304120
MSR_REG_VAL = 00000000            27304120
MSR_REG_TEMP = 00000000            27304120
IIR_REG_VAL = 11000001            27304120
IIR_REG_TEMP = 11000001            27304120
TESTBENCH: DIFF_COUNTER =           0            27304121
GEN_COUNTER =         248            27304121
TESTBENCH: DIFF_COUNTER =           1            27304121




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         247            27304270
SUCCESS APB: APB first cycle             27304321
SUCCESS APB: APB second cycle             27304421
READ: reg_val =   0            27304520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            27304520
ACTUAL DATA = 00000000            27304520
TESTBENCH: DIFF_COUNTER =           0            27304521
GEN_COUNTER =         249            27304521
TESTBENCH: DIFF_COUNTER =           1            27304521
MSR_REG_VAL = 11111011            27304521
MSR_REG_TEMP = 11111011            27304521
IIR_REG_VAL = 11000000            27304521
IIR_REG_TEMP = 11000000            27304521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         248            27304670
SUCCESS APB: APB first cycle             27304721
SUCCESS APB: APB second cycle             27304821
READ: reg_val = 251            27304920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            27304920
ACTUAL DATA = 11111011            27304920
MSR_REG_VAL = 11110000            27304920
MSR_REG_TEMP = 11110000            27304920
IIR_REG_VAL = 11000001            27304920
IIR_REG_TEMP = 11000001            27304920
TESTBENCH: DIFF_COUNTER =           0            27304921
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines            27304921
random_object_id=          0            27305738
INFO  @ 27305738ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =          16            27305738
LCR_REG_VAL = 00000000            27305820
LCR_REG_TEMP = 00000000            27305820
LSR_REG_VAL = 01100000            27305820
LSR_REG_TEMP = 01100000            27305820
IER_REG_VAL = 00000000            27305820
IER_REG_TEMP = 00000000            27305820
MCR_REG_VAL = 00000000            27305820
MCR_REG_TEMP = 00000000            27305820
MSR_REG_VAL = 00000000            27305820
MSR_REG_TEMP = 00000000            27305820
DLL_REG_VAL = 00000000            27305820
DLL_REG_TEMP = 00000000            27305820
DLL, DLM has changed            27305820
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            27306020
MSR_REG_TEMP = 11111011            27306020
random_object_id=          7            27306822
INFO  @ 27306822ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          7
QUEUE_SIZE =          17            27306822
MSR_REG_VAL = 00000000            27306920
MSR_REG_TEMP = 00000000            27306920
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            27307120
MSR_REG_TEMP = 11111011            27307120
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 27307364
GEN_COUNTER =         250            27307364
Data = 10000000            27307364
Mask = 00011111            27307364
config Data = 01100010            27307364
config Data = 10000010            27307364
BAUD_VALUE =       19200
GEN_COUNTER =         251            27307364
Data = 00000110            27307364
Mask = 00000000            27307364
config Data = 10101100            27307364
config Data = 00000110            27307364
GEN_COUNTER =         252            27307364
Data = 00000000            27307364
Mask = 00000000            27307364
config Data = 10010000            27307364
config Data = 00000000            27307364
GEN_COUNTER =         253            27307364
Data = 00011111            27307364
Mask = 00011111            27307364
config Data = 01111100            27307364
config Data = 00011100            27307364
GEN_COUNTER =         254            27307364
Data = 00000100            27307364
Mask = 00011011            27307364
config Data = 10101110            27307364
config Data = 00001110            27307364
GEN_COUNTER =         255            27307364
Data = 00001101            27307364
Mask = 11110010            27307364
config Data = 11011010            27307364
config Data = 11011111            27307364
TESTBENCH: DIFF_COUNTER =           6            27307364




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         249            27307470
SUCCESS APB: APB first cycle             27307521
SUCCESS APB: APB second cycle             27307621




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             27307720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000010
DLAB = 0
addr_offst = 00            27307720
write_reg: wr_data	=	10000010
byte_en	=	0001
Update bit fields            27307720
TESTBENCH: DIFF_COUNTER =           5            27307720
LCR_REG_VAL = 10000010            27307720
LCR_REG_TEMP = 10000010            27307720
Driver counter =         250            27307770
SUCCESS APB: APB first cycle             27307821
SUCCESS APB: APB second cycle             27307921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             27308020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            27308020
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            27308020
TESTBENCH: DIFF_COUNTER =           4            27308020
DLL_REG_VAL = 00000110            27308020
DLL_REG_TEMP = 00000110            27308020
DLL, DLM has changed            27308020
Driver counter =         251            27308070
SUCCESS APB: APB first cycle             27308121
SUCCESS APB: APB second cycle             27308221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             27308320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            27308320
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            27308320
TESTBENCH: DIFF_COUNTER =           3            27308320
Driver counter =         252            27308370
SUCCESS APB: APB first cycle             27308421
SUCCESS APB: APB second cycle             27308521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             27308620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011100
DLAB = 1
addr_offst = 00            27308620
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields            27308620
TESTBENCH: DIFF_COUNTER =           2            27308620
LCR_REG_VAL = 00011100            27308620
LCR_REG_TEMP = 00011100            27308620
Driver counter =         253            27308670
SUCCESS APB: APB first cycle             27308721
SUCCESS APB: APB second cycle             27308821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             27308920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            27308920
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            27308920
TESTBENCH: DIFF_COUNTER =           1            27308920
LCR_REG_VAL = 00001110            27308920
LCR_REG_TEMP = 00001110            27308920
Driver counter =         254            27308970
SUCCESS APB: APB first cycle             27309021
SUCCESS APB: APB second cycle             27309121
Updating Regmap at             27309220
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11011111
DLAB = 0
addr_offst = 00            27309220
write_reg: wr_data	=	11011111
byte_en	=	0001
Update bit fields            27309220
TESTBENCH: DIFF_COUNTER =           0            27309220
FCR_REG_VAL = 11001111            27309220
FCR_REG_TEMP = 11001111            27309220
INFO  @ 27309532ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 27309532ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 27309532ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         256            27309532
Data = 00001001            27309532
Mask = 11110010            27309532
config Data = 10011100            27309532
config Data = 10011001            27309532
TESTBENCH: DIFF_COUNTER =           1            27309532




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         255            27309670
SUCCESS APB: APB first cycle             27309721
SUCCESS APB: APB second cycle             27309821
Updating Regmap at             27309920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10011001
DLAB = 0
addr_offst = 00            27309920
write_reg: wr_data	=	10011001
byte_en	=	0001
Update bit fields            27309920
TESTBENCH: DIFF_COUNTER =           0            27309920
FCR_REG_VAL = 10001001            27309920
FCR_REG_TEMP = 10001001            27309920
GEN_COUNTER =         257            27310074
Data = 00000000            27310074
Mask = 11111111            27310074
config Data = 00101010            27310074
config Data = 00101010            27310074
INFO  @ 27310074ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          -1
TESTBENCH: DIFF_COUNTER =           1            27310074




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         256            27310170
SUCCESS APB: APB first cycle             27310221
SUCCESS APB: APB second cycle             27310321
Updating Regmap at             27310420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00101010
DLAB = 0
addr_offst = 00            27310420
write_reg: wr_data	=	00101010
byte_en	=	0001
Update bit fields            27310420
data is 00101010
TESTBENCH: DIFF_COUNTER =           0            27310420
LSR_REG_VAL = 00000000            27310420
LSR_REG_TEMP = 00000000            27310420
MODE1 FILL: XMIT_FIFO_COUNT	=	          0
GEN_COUNTER =         258            27310616
Data = 00000000            27310616
Mask = 11111111            27310616
config Data = 10101111            27310616
config Data = 10101111            27310616
INFO  @ 27310616ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           0
TESTBENCH: DIFF_COUNTER =           1            27310616




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         257            27310670
SUCCESS APB: APB first cycle             27310721
SUCCESS APB: APB second cycle             27310821
Updating Regmap at             27310920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10101111
DLAB = 0
addr_offst = 00            27310920
write_reg: wr_data	=	10101111
byte_en	=	0001
Update bit fields            27310920
data is 10101111
TESTBENCH: DIFF_COUNTER =           0            27310920
MODE1 FILL: XMIT_FIFO_COUNT	=	          1
GEN_COUNTER =         259            27311158
Data = 00000000            27311158
Mask = 11111111            27311158
config Data = 00100100            27311158
config Data = 00100100            27311158
INFO  @ 27311158ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           1
TESTBENCH: DIFF_COUNTER =           1            27311158




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         258            27311270
SUCCESS APB: APB first cycle             27311321
SUCCESS APB: APB second cycle             27311421
Updating Regmap at             27311520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100100
DLAB = 0
addr_offst = 00            27311520
write_reg: wr_data	=	00100100
byte_en	=	0001
Update bit fields            27311520
data is 00100100
TESTBENCH: DIFF_COUNTER =           0            27311520
MODE1 FILL: XMIT_FIFO_COUNT	=	          2
GEN_COUNTER =         260            27311700
Data = 00000000            27311700
Mask = 11111111            27311700
config Data = 00100111            27311700
config Data = 00100111            27311700
INFO  @ 27311700ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           2
TESTBENCH: DIFF_COUNTER =           1            27311700




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         259            27311770
SUCCESS APB: APB first cycle             27311821
SUCCESS APB: APB second cycle             27311921
Updating Regmap at             27312020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100111
DLAB = 0
addr_offst = 00            27312020
write_reg: wr_data	=	00100111
byte_en	=	0001
Update bit fields            27312020
data is 00100111
TESTBENCH: DIFF_COUNTER =           0            27312020
MODE1 FILL: XMIT_FIFO_COUNT	=	          3
GEN_COUNTER =         261            27312242
Data = 00000000            27312242
Mask = 11111111            27312242
config Data = 01010011            27312242
config Data = 01010011            27312242
INFO  @ 27312242ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           3
TESTBENCH: DIFF_COUNTER =           1            27312242




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         260            27312370
SUCCESS APB: APB first cycle             27312421
SUCCESS APB: APB second cycle             27312521
Updating Regmap at             27312620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010011
DLAB = 0
addr_offst = 00            27312620
write_reg: wr_data	=	01010011
byte_en	=	0001
Update bit fields            27312620
data is 01010011
TESTBENCH: DIFF_COUNTER =           0            27312620
MODE1 FILL: XMIT_FIFO_COUNT	=	          4
GEN_COUNTER =         262            27312784
Data = 00000000            27312784
Mask = 11111111            27312784
config Data = 11101110            27312784
config Data = 11101110            27312784
INFO  @ 27312784ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           4
TESTBENCH: DIFF_COUNTER =           1            27312784




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         261            27312870
SUCCESS APB: APB first cycle             27312921
SUCCESS APB: APB second cycle             27313021
Updating Regmap at             27313120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101110
DLAB = 0
addr_offst = 00            27313120
write_reg: wr_data	=	11101110
byte_en	=	0001
Update bit fields            27313120
data is 11101110
TESTBENCH: DIFF_COUNTER =           0            27313120
MODE1 FILL: XMIT_FIFO_COUNT	=	          5
GEN_COUNTER =         263            27313326
Data = 00000000            27313326
Mask = 11111111            27313326
config Data = 01111100            27313326
config Data = 01111100            27313326
INFO  @ 27313326ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           5
TESTBENCH: DIFF_COUNTER =           1            27313326




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         262            27313470
SUCCESS APB: APB first cycle             27313521
SUCCESS APB: APB second cycle             27313621
Updating Regmap at             27313720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111100
DLAB = 0
addr_offst = 00            27313720
write_reg: wr_data	=	01111100
byte_en	=	0001
Update bit fields            27313720
data is 01111100
TESTBENCH: DIFF_COUNTER =           0            27313720
MODE1 FILL: XMIT_FIFO_COUNT	=	          6
GEN_COUNTER =         264            27313868
Data = 00000000            27313868
Mask = 11111111            27313868
config Data = 11111000            27313868
config Data = 11111000            27313868
INFO  @ 27313868ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           6
TESTBENCH: DIFF_COUNTER =           1            27313868




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         263            27313970
SUCCESS APB: APB first cycle             27314021
SUCCESS APB: APB second cycle             27314121
Updating Regmap at             27314220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111000
DLAB = 0
addr_offst = 00            27314220
write_reg: wr_data	=	11111000
byte_en	=	0001
Update bit fields            27314220
data is 11111000
TESTBENCH: DIFF_COUNTER =           0            27314220
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =         265            27314410
Data = 00000000            27314410
Mask = 11111111            27314410
config Data = 01101100            27314410
config Data = 01101100            27314410
INFO  @ 27314410ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1            27314410




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         264            27314470
SUCCESS APB: APB first cycle             27314521
SUCCESS APB: APB second cycle             27314621
Updating Regmap at             27314720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101100
DLAB = 0
addr_offst = 00            27314720
write_reg: wr_data	=	01101100
byte_en	=	0001
Update bit fields            27314720
data is 01101100
TESTBENCH: DIFF_COUNTER =           0            27314720
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =         266            27314952
Data = 00000000            27314952
Mask = 11111111            27314952
config Data = 00111011            27314952
config Data = 00111011            27314952
INFO  @ 27314952ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1            27314952




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         265            27315070
SUCCESS APB: APB first cycle             27315121
SUCCESS APB: APB second cycle             27315221
Updating Regmap at             27315320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111011
DLAB = 0
addr_offst = 00            27315320
write_reg: wr_data	=	00111011
byte_en	=	0001
Update bit fields            27315320
data is 00111011
TESTBENCH: DIFF_COUNTER =           0            27315320
MODE1 FILL: XMIT_FIFO_COUNT	=	          9
GEN_COUNTER =         267            27315494
Data = 00000000            27315494
Mask = 11111111            27315494
config Data = 01101100            27315494
config Data = 01101100            27315494
INFO  @ 27315494ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           9
TESTBENCH: DIFF_COUNTER =           1            27315494




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         266            27315570
SUCCESS APB: APB first cycle             27315621
SUCCESS APB: APB second cycle             27315721
Updating Regmap at             27315820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101100
DLAB = 0
addr_offst = 00            27315820
write_reg: wr_data	=	01101100
byte_en	=	0001
Update bit fields            27315820
data is 01101100
TESTBENCH: DIFF_COUNTER =           0            27315820
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         268            27316036
Data = 00000000            27316036
Mask = 11111111            27316036
config Data = 10111111            27316036
config Data = 10111111            27316036
INFO  @ 27316036ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1            27316036
INFO  @ 27316036ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         267            27316170
SUCCESS APB: APB first cycle             27316221
SUCCESS APB: APB second cycle             27316321
Updating Regmap at             27316420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111111
DLAB = 0
addr_offst = 00            27316420
write_reg: wr_data	=	10111111
byte_en	=	0001
Update bit fields            27316420
data is 10111111
TESTBENCH: DIFF_COUNTER =           0            27316420
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         269            27316578
Data = 00000000            27316578
Mask = 11111111            27316578
config Data = 11010000            27316578
config Data = 11010000            27316578
INFO  @ 27316578ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1            27316578




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         268            27316670
SUCCESS APB: APB first cycle             27316721
SUCCESS APB: APB second cycle             27316821
Updating Regmap at             27316920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11010000
DLAB = 0
addr_offst = 00            27316920
write_reg: wr_data	=	11010000
byte_en	=	0001
Update bit fields            27316920
data is 11010000
TESTBENCH: DIFF_COUNTER =           0            27316920
MODE1 FILL: XMIT_FIFO_COUNT	=	         11
GEN_COUNTER =         270            27317120
Data = 00000000            27317120
Mask = 11111111            27317120
config Data = 10111011            27317120
config Data = 10111011            27317120
INFO  @ 27317120ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          11
TESTBENCH: DIFF_COUNTER =           1            27317120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         269            27317170
SUCCESS APB: APB first cycle             27317221
SUCCESS APB: APB second cycle             27317321
Updating Regmap at             27317420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111011
DLAB = 0
addr_offst = 00            27317420
write_reg: wr_data	=	10111011
byte_en	=	0001
Update bit fields            27317420
data is 10111011
TESTBENCH: DIFF_COUNTER =           0            27317420
MODE1 FILL: XMIT_FIFO_COUNT	=	         12
GEN_COUNTER =         271            27317662
Data = 00000000            27317662
Mask = 11111111            27317662
config Data = 11001110            27317662
config Data = 11001110            27317662
INFO  @ 27317662ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          12
TESTBENCH: DIFF_COUNTER =           1            27317662




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         270            27317770
SUCCESS APB: APB first cycle             27317821
SUCCESS APB: APB second cycle             27317921
Updating Regmap at             27318020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001110
DLAB = 0
addr_offst = 00            27318020
write_reg: wr_data	=	11001110
byte_en	=	0001
Update bit fields            27318020
data is 11001110
TESTBENCH: DIFF_COUNTER =           0            27318020
MODE1 FILL: XMIT_FIFO_COUNT	=	         13
GEN_COUNTER =         272            27318204
Data = 00000000            27318204
Mask = 11111111            27318204
config Data = 01010100            27318204
config Data = 01010100            27318204
INFO  @ 27318204ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          13
TESTBENCH: DIFF_COUNTER =           1            27318204




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         271            27318270
SUCCESS APB: APB first cycle             27318321
SUCCESS APB: APB second cycle             27318421
Updating Regmap at             27318520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010100
DLAB = 0
addr_offst = 00            27318520
write_reg: wr_data	=	01010100
byte_en	=	0001
Update bit fields            27318520
data is 01010100
TESTBENCH: DIFF_COUNTER =           0            27318520
MODE1 FILL: XMIT_FIFO_COUNT	=	         14
GEN_COUNTER =         273            27318746
Data = 00000000            27318746
Mask = 11111111            27318746
config Data = 01010000            27318746
config Data = 01010000            27318746
INFO  @ 27318746ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          14
TESTBENCH: DIFF_COUNTER =           1            27318746




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         272            27318870
SUCCESS APB: APB first cycle             27318921
SUCCESS APB: APB second cycle             27319021
Updating Regmap at             27319120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010000
DLAB = 0
addr_offst = 00            27319120
write_reg: wr_data	=	01010000
byte_en	=	0001
Update bit fields            27319120
data is 01010000
TESTBENCH: DIFF_COUNTER =           0            27319120
MODE1 FILL: XMIT_FIFO_COUNT	=	         15
INFO  @ 27320372ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn InActive for XMIT_FIFO count =          15, indicating FIFO FULL
Wait for character transmission            27320372
SUCCESS: tx_Start bit detected after 8 cycles27342052
INFO  @ 27342052ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 27758308ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 27862372ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 27888388ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01010100
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 27888388ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 27888388ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01010100
INFO  @ 27888388ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 84
INFO  @ 27888388ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01010100
INFO  @ 27888388ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 84
INFO  @ 27888388ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            27891640
MODE1: XMIT_FIFO_COUNT	=	         14
Wait for character transmission            27891640
SUCCESS: tx_Start bit detected after 8 cycles27914404
INFO  @ 27914404ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 28330660ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 28434724ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 28460740ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01011110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 28460740ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 28460740ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01011110
INFO  @ 28460740ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 94
INFO  @ 28460740ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01011110
INFO  @ 28460740ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 94
INFO  @ 28460740ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            28463992
MODE1: XMIT_FIFO_COUNT	=	         13
Wait for character transmission            28463992
SUCCESS: tx_Start bit detected after 8 cycles28486756
INFO  @ 28486756ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 28903012ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 29007076ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 29033092ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01001000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 29033092ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 29033092ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01001000
INFO  @ 29033092ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 72
INFO  @ 29033092ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01001000
INFO  @ 29033092ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 72
INFO  @ 29033092ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            29036344
MODE1: XMIT_FIFO_COUNT	=	         12
Wait for character transmission            29036344
SUCCESS: tx_Start bit detected after 8 cycles29059108
INFO  @ 29059108ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 29475364ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 29579428ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 29605444ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01001110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 29605444ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 29605444ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01001110
INFO  @ 29605444ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 78
INFO  @ 29605444ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01001110
INFO  @ 29605444ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 78
INFO  @ 29605444ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            29608696
MODE1: XMIT_FIFO_COUNT	=	         11
Wait for character transmission            29608696
SUCCESS: tx_Start bit detected after 8 cycles29631460
INFO  @ 29631460ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 30047716ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 30151780ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 30177796ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10100110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 30177796ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 30177796ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10100110
INFO  @ 30177796ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	166
INFO  @ 30177796ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10100110
INFO  @ 30177796ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	166
INFO  @ 30177796ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            30181048
MODE1: XMIT_FIFO_COUNT	=	         10
Wait for character transmission            30181048
SUCCESS: tx_Start bit detected after 8 cycles30203812
INFO  @ 30203812ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 30620068ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 30724132ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 30750148ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11011100
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 30750148ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 30750148ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11011100
INFO  @ 30750148ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	220
INFO  @ 30750148ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11011100
INFO  @ 30750148ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	220
INFO  @ 30750148ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            30753400
MODE1: XMIT_FIFO_COUNT	=	          9
Wait for character transmission            30753400
SUCCESS: tx_Start bit detected after 8 cycles30776164
INFO  @ 30776164ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 31192420ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 31296484ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 31322500ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11111000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 31322500ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 31322500ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11111000
INFO  @ 31322500ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	248
INFO  @ 31322500ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11111000
INFO  @ 31322500ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	248
INFO  @ 31322500ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            31325752
MODE1: XMIT_FIFO_COUNT	=	          8
Wait for character transmission            31325752
SUCCESS: tx_Start bit detected after 8 cycles31348516
INFO  @ 31348516ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 31764772ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 31868836ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 31894852ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11110000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 31894852ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 31894852ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11110000
INFO  @ 31894852ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	240
INFO  @ 31894852ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11110000
INFO  @ 31894852ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	240
INFO  @ 31894852ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            31898104
MODE1: XMIT_FIFO_COUNT	=	          7
Wait for character transmission            31898104
SUCCESS: tx_Start bit detected after 8 cycles31920868
INFO  @ 31920868ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 32337124ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 32441188ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 32467204ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11011000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 32467204ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 32467204ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11011000
INFO  @ 32467204ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	216
INFO  @ 32467204ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11011000
INFO  @ 32467204ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	216
INFO  @ 32467204ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            32470456
MODE1: XMIT_FIFO_COUNT	=	          6
Wait for character transmission            32470456
SUCCESS: tx_Start bit detected after 8 cycles32493220
INFO  @ 32493220ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 32909476ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 33013540ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 33039556ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01110110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 33039556ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 33039556ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01110110
INFO  @ 33039556ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	118
INFO  @ 33039556ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01110110
INFO  @ 33039556ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	118
INFO  @ 33039556ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            33042808
MODE1: XMIT_FIFO_COUNT	=	          5
Wait for character transmission            33042808
SUCCESS: tx_Start bit detected after 8 cycles33065572
INFO  @ 33065572ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 33481828ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 33585892ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 33611908ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11011000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 33611908ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 33611908ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11011000
INFO  @ 33611908ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	216
INFO  @ 33611908ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11011000
INFO  @ 33611908ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	216
INFO  @ 33611908ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            33615160
MODE1: XMIT_FIFO_COUNT	=	          4
Wait for character transmission            33615160
SUCCESS: tx_Start bit detected after 8 cycles33637924
INFO  @ 33637924ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 34054180ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 34158244ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 34184260ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01111110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 34184260ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 34184260ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01111110
INFO  @ 34184260ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	126
INFO  @ 34184260ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01111110
INFO  @ 34184260ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	126
INFO  @ 34184260ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            34187512
MODE1: XMIT_FIFO_COUNT	=	          3
Wait for character transmission            34187512
SUCCESS: tx_Start bit detected after 8 cycles34210276
INFO  @ 34210276ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 34626532ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 34730596ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 34756612ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10100000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 34756612ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 34756612ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10100000
INFO  @ 34756612ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	160
INFO  @ 34756612ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10100000
INFO  @ 34756612ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	160
INFO  @ 34756612ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            34759864
MODE1: XMIT_FIFO_COUNT	=	          2
Wait for character transmission            34759864
SUCCESS: tx_Start bit detected after 8 cycles34782628
INFO  @ 34782628ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 35198884ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 35302948ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 35328964ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01110110
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 35328964ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 35328964ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01110110
INFO  @ 35328964ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	118
INFO  @ 35328964ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01110110
INFO  @ 35328964ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	118
INFO  @ 35328964ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            35332216
MODE1: XMIT_FIFO_COUNT	=	          1
Wait for character transmission            35332216
SUCCESS: tx_Start bit detected after 8 cycles35354980
INFO  @ 35354980ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 35771236ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 35875300ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 35901316ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10011100
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 35901316ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 35901316ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10011100
INFO  @ 35901316ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	156
INFO  @ 35901316ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10011100
INFO  @ 35901316ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	156
INFO  @ 35901316ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            35904568
MODE1: XMIT_FIFO_COUNT	=	          0
Wait for character transmission            35904568
SUCCESS: tx_Start bit detected after 8 cycles35927332
INFO  @ 35927332ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 36343588ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: ODD PARITY 
INFO  @ 36447652ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 36473668ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10101000
data_length =           7
PARITY_SELECT = 0
PARITY_ENABLE = 1
STOP_ENABLE = 1
INFO  @ 36473668ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 36473668ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10101000
INFO  @ 36473668ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	168
INFO  @ 36473668ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10101000
INFO  @ 36473668ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	168
INFO  @ 36473668ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            36474210
LSR_REG_TEMP = 00100000            36474210
Release for character transmission            36476920
MODE1: XMIT_FIFO_COUNT	=	         -1
INFO  @ 36478004ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: MODE1: TXRDYn Active since TXFIFO CLEARED by TRANSMISSION
random_object_id=          0            36479088
INFO  @ 36479088ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =          18            36479088
LCR_REG_VAL = 00000000            36479120
LCR_REG_TEMP = 00000000            36479120
LSR_REG_VAL = 01100000            36479120
LSR_REG_TEMP = 01100000            36479120
FCR_REG_VAL = 00000001            36479120
FCR_REG_TEMP = 00000001            36479120
MSR_REG_VAL = 00000000            36479120
MSR_REG_TEMP = 00000000            36479120
DLL_REG_VAL = 00000000            36479120
DLL_REG_TEMP = 00000000            36479120
DLL, DLM has changed            36479120
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            36479320
MSR_REG_TEMP = 11111011            36479320
random_object_id=          1            36480172
INFO  @ 36480172ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =          19            36480172
UART_FRAME_TRANSMIT ->             36480172
MSR_REG_VAL = 00000000            36480220
MSR_REG_TEMP = 00000000            36480220
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 36480420
GEN_COUNTER =         274            36480420
Data = 10000000            36480420
Mask = 00011111            36480420
config Data = 01101000            36480420
config Data = 10001000            36480420
BAUD_VALUE =       19200
GEN_COUNTER =         275            36480420
Data = 00000110            36480420
Mask = 00000000            36480420
config Data = 10100110            36480420
config Data = 00000110            36480420
GEN_COUNTER =         276            36480420
Data = 00000000            36480420
Mask = 00000000            36480420
config Data = 10111011            36480420
config Data = 00000000            36480420
GEN_COUNTER =         277            36480420
Data = 00011111            36480420
Mask = 00011111            36480420
config Data = 00100100            36480420
config Data = 00000100            36480420
GEN_COUNTER =         278            36480420
Data = 00011100            36480420
Mask = 00000011            36480420
config Data = 11011011            36480420
config Data = 00011111            36480420
GEN_COUNTER =         279            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 11001001            36480420
config Data = 11001001            36480420
GEN_COUNTER =         280            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 01101010            36480420
config Data = 01101010            36480420
GEN_COUNTER =         281            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 01111110            36480420
config Data = 01111110            36480420
GEN_COUNTER =         282            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 01100010            36480420
config Data = 01100010            36480420
GEN_COUNTER =         283            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 00001111            36480420
config Data = 00001111            36480420
GEN_COUNTER =         284            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 11011010            36480420
config Data = 11011010            36480420
GEN_COUNTER =         285            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 00011001            36480420
config Data = 00011001            36480420
GEN_COUNTER =         286            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 01110001            36480420
config Data = 01110001            36480420
GEN_COUNTER =         287            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 11000001            36480420
config Data = 11000001            36480420
GEN_COUNTER =         288            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 11001111            36480420
config Data = 11001111            36480420
GEN_COUNTER =         289            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 01100111            36480420
config Data = 01100111            36480420
GEN_COUNTER =         290            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 11001000            36480420
config Data = 11001000            36480420
GEN_COUNTER =         291            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 11100111            36480420
config Data = 11100111            36480420
GEN_COUNTER =         292            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 01101010            36480420
config Data = 01101010            36480420
GEN_COUNTER =         293            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 10001000            36480420
config Data = 10001000            36480420
GEN_COUNTER =         294            36480420
Data = 00000000            36480420
Mask = 11111111            36480420
config Data = 01000101            36480420
config Data = 01000101            36480420
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =          21            36480420
MSR_REG_VAL = 11111011            36480420
MSR_REG_TEMP = 11111011            36480420




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         273            36480570
SUCCESS APB: APB first cycle             36480621
SUCCESS APB: APB second cycle             36480721




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at             36480820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001000
DLAB = 0
addr_offst = 00            36480820
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields            36480820
TESTBENCH: DIFF_COUNTER =          20            36480820
LCR_REG_VAL = 10001000            36480820
LCR_REG_TEMP = 10001000            36480820
Driver counter =         274            36480870
SUCCESS APB: APB first cycle             36480921
SUCCESS APB: APB second cycle             36481021




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at             36481120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            36481120
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            36481120
TESTBENCH: DIFF_COUNTER =          19            36481120
DLL_REG_VAL = 00000110            36481120
DLL_REG_TEMP = 00000110            36481120
DLL, DLM has changed            36481120
Driver counter =         275            36481170
SUCCESS APB: APB first cycle             36481221
SUCCESS APB: APB second cycle             36481321




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at             36481420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            36481420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            36481420
TESTBENCH: DIFF_COUNTER =          18            36481420
Driver counter =         276            36481470
SUCCESS APB: APB first cycle             36481521
SUCCESS APB: APB second cycle             36481621




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at             36481720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000100
DLAB = 1
addr_offst = 00            36481720
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            36481720
TESTBENCH: DIFF_COUNTER =          17            36481720
LCR_REG_VAL = 00000100            36481720
LCR_REG_TEMP = 00000100            36481720
Driver counter =         277            36481770
SUCCESS APB: APB first cycle             36481821
SUCCESS APB: APB second cycle             36481921




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at             36482020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011111
DLAB = 0
addr_offst = 00            36482020
write_reg: wr_data	=	00011111
byte_en	=	0001
Update bit fields            36482020
TESTBENCH: DIFF_COUNTER =          16            36482020
LCR_REG_VAL = 00011111            36482020
LCR_REG_TEMP = 00011111            36482020
Driver counter =         278            36482070
SUCCESS APB: APB first cycle             36482121
SUCCESS APB: APB second cycle             36482221




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at             36482320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001001
DLAB = 0
addr_offst = 00            36482320
write_reg: wr_data	=	11001001
byte_en	=	0001
Update bit fields            36482320
data is 11001001
TESTBENCH: DIFF_COUNTER =          15            36482320
LSR_REG_VAL = 00000000            36482320
LSR_REG_TEMP = 00000000            36482320
Driver counter =         279            36482370
SUCCESS APB: APB first cycle             36482421
SUCCESS APB: APB second cycle             36482521




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at             36482620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101010
DLAB = 0
addr_offst = 00            36482620
write_reg: wr_data	=	01101010
byte_en	=	0001
Update bit fields            36482620
data is 01101010
TESTBENCH: DIFF_COUNTER =          14            36482620
Driver counter =         280            36482670
SUCCESS APB: APB first cycle             36482721
SUCCESS APB: APB second cycle             36482821




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at             36482920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111110
DLAB = 0
addr_offst = 00            36482920
write_reg: wr_data	=	01111110
byte_en	=	0001
Update bit fields            36482920
data is 01111110
TESTBENCH: DIFF_COUNTER =          13            36482920
Driver counter =         281            36482970
SUCCESS APB: APB first cycle             36483021
SUCCESS APB: APB second cycle             36483121




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at             36483220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100010
DLAB = 0
addr_offst = 00            36483220
write_reg: wr_data	=	01100010
byte_en	=	0001
Update bit fields            36483220
data is 01100010
TESTBENCH: DIFF_COUNTER =          12            36483220
Driver counter =         282            36483270
SUCCESS APB: APB first cycle             36483321
SUCCESS APB: APB second cycle             36483421




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at             36483520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            36483520
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            36483520
data is 00001111
TESTBENCH: DIFF_COUNTER =          11            36483520
Driver counter =         283            36483570
SUCCESS APB: APB first cycle             36483621
SUCCESS APB: APB second cycle             36483721




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at             36483820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011010
DLAB = 0
addr_offst = 00            36483820
write_reg: wr_data	=	11011010
byte_en	=	0001
Update bit fields            36483820
data is 11011010
TESTBENCH: DIFF_COUNTER =          10            36483820
Driver counter =         284            36483870
SUCCESS APB: APB first cycle             36483921
SUCCESS APB: APB second cycle             36484021




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at             36484120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011001
DLAB = 0
addr_offst = 00            36484120
write_reg: wr_data	=	00011001
byte_en	=	0001
Update bit fields            36484120
data is 00011001
TESTBENCH: DIFF_COUNTER =           9            36484120
Driver counter =         285            36484170
SUCCESS APB: APB first cycle             36484221
SUCCESS APB: APB second cycle             36484321




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at             36484420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01110001
DLAB = 0
addr_offst = 00            36484420
write_reg: wr_data	=	01110001
byte_en	=	0001
Update bit fields            36484420
data is 01110001
TESTBENCH: DIFF_COUNTER =           8            36484420
Driver counter =         286            36484470
SUCCESS APB: APB first cycle             36484521
SUCCESS APB: APB second cycle             36484621




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at             36484720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11000001
DLAB = 0
addr_offst = 00            36484720
write_reg: wr_data	=	11000001
byte_en	=	0001
Update bit fields            36484720
data is 11000001
TESTBENCH: DIFF_COUNTER =           7            36484720
Driver counter =         287            36484770
SUCCESS APB: APB first cycle             36484821
SUCCESS APB: APB second cycle             36484921




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             36485020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001111
DLAB = 0
addr_offst = 00            36485020
write_reg: wr_data	=	11001111
byte_en	=	0001
Update bit fields            36485020
data is 11001111
TESTBENCH: DIFF_COUNTER =           6            36485020
Driver counter =         288            36485070
SUCCESS APB: APB first cycle             36485121
SUCCESS APB: APB second cycle             36485221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             36485320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100111
DLAB = 0
addr_offst = 00            36485320
write_reg: wr_data	=	01100111
byte_en	=	0001
Update bit fields            36485320
data is 01100111
TESTBENCH: DIFF_COUNTER =           5            36485320
Driver counter =         289            36485370
SUCCESS APB: APB first cycle             36485421
SUCCESS APB: APB second cycle             36485521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             36485620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001000
DLAB = 0
addr_offst = 00            36485620
write_reg: wr_data	=	11001000
byte_en	=	0001
Update bit fields            36485620
data is 11001000
TESTBENCH: DIFF_COUNTER =           4            36485620
Driver counter =         290            36485670
SUCCESS APB: APB first cycle             36485721
SUCCESS APB: APB second cycle             36485821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             36485920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100111
DLAB = 0
addr_offst = 00            36485920
write_reg: wr_data	=	11100111
byte_en	=	0001
Update bit fields            36485920
data is 11100111
TESTBENCH: DIFF_COUNTER =           3            36485920
Driver counter =         291            36485970
SUCCESS APB: APB first cycle             36486021
SUCCESS APB: APB second cycle             36486121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             36486220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101010
DLAB = 0
addr_offst = 00            36486220
write_reg: wr_data	=	01101010
byte_en	=	0001
Update bit fields            36486220
data is 01101010
TESTBENCH: DIFF_COUNTER =           2            36486220
Driver counter =         292            36486270
SUCCESS APB: APB first cycle             36486321
SUCCESS APB: APB second cycle             36486421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             36486520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001000
DLAB = 0
addr_offst = 00            36486520
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields            36486520
data is 10001000
TESTBENCH: DIFF_COUNTER =           1            36486520
Driver counter =         293            36486570
SUCCESS APB: APB first cycle             36486621
SUCCESS APB: APB second cycle             36486721
Updating Regmap at             36486820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01000101
DLAB = 0
addr_offst = 00            36486820
write_reg: wr_data	=	01000101
byte_en	=	0001
Update bit fields            36486820
data is 01000101
TESTBENCH: DIFF_COUNTER =           0            36486820
random_object_id=          9            36486820
INFO  @ 36486820ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          9
QUEUE_SIZE =          20            36486820
LCR_REG_VAL = 00000000            36486920
LCR_REG_TEMP = 00000000            36486920
LSR_REG_VAL = 01100000            36486920
LSR_REG_TEMP = 01100000            36486920
MSR_REG_VAL = 00000000            36486920
MSR_REG_TEMP = 00000000            36486920
DLL_REG_VAL = 00000000            36486920
DLL_REG_TEMP = 00000000            36486920
DLL, DLM has changed            36486920
GEN_COUNTER =         295            36487020
Data = 10000000            36487020
Mask = 00011111            36487020
config Data = 10010100            36487020
config Data = 10010100            36487020
BAUD_VALUE =       19200
GEN_COUNTER =         296            36487020
Data = 00000110            36487020
Mask = 00000000            36487020
config Data = 10101001            36487020
config Data = 00000110            36487020
GEN_COUNTER =         297            36487020
Data = 00000000            36487020
Mask = 00000000            36487020
config Data = 11101011            36487020
config Data = 00000000            36487020
GEN_COUNTER =         298            36487020
Data = 00011111            36487020
Mask = 00011111            36487020
config Data = 11111110            36487020
config Data = 00011110            36487020
GEN_COUNTER =         299            36487020
Data = 00011111            36487020
Mask = 00011111            36487020
config Data = 01001110            36487020
config Data = 00001110            36487020
GEN_COUNTER =         300            36487020
Data = 11111101            36487020
Mask = 11111101            36487020
config Data = 00001110            36487020
config Data = 00001100            36487020
GEN_COUNTER =         301            36487020
Data = 00000100            36487020
Mask = 00000000            36487020
config Data = 01010001            36487020
config Data = 00000100            36487020
TESTBENCH: DIFF_COUNTER =           7            36487020
FRAME_COUNT =           1            36487020
PAR_VAL = 0            36487020
CHARACTER FRAME TIME =           7            36487020
CHARACTER LENGTH = 00            36487020




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            36487120
MSR_REG_TEMP = 11111011            36487120
Driver counter =         294            36487170
SUCCESS APB: APB first cycle             36487221
SUCCESS APB: APB second cycle             36487321




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             36487420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010100
DLAB = 0
addr_offst = 00            36487420
write_reg: wr_data	=	10010100
byte_en	=	0001
Update bit fields            36487420
TESTBENCH: DIFF_COUNTER =           6            36487420
LCR_REG_VAL = 10010100            36487420
LCR_REG_TEMP = 10010100            36487420
Driver counter =         295            36487470
SUCCESS APB: APB first cycle             36487521
SUCCESS APB: APB second cycle             36487621




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             36487720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00            36487720
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            36487720
TESTBENCH: DIFF_COUNTER =           5            36487720
DLL_REG_VAL = 00000110            36487720
DLL_REG_TEMP = 00000110            36487720
DLL, DLM has changed            36487720
Driver counter =         296            36487770
SUCCESS APB: APB first cycle             36487821
SUCCESS APB: APB second cycle             36487921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             36488020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            36488020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            36488020
TESTBENCH: DIFF_COUNTER =           4            36488020
Driver counter =         297            36488070
SUCCESS APB: APB first cycle             36488121
SUCCESS APB: APB second cycle             36488221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             36488320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 1
addr_offst = 00            36488320
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            36488320
TESTBENCH: DIFF_COUNTER =           3            36488320
LCR_REG_VAL = 00011110            36488320
LCR_REG_TEMP = 00011110            36488320
Driver counter =         298            36488370
SUCCESS APB: APB first cycle             36488421
SUCCESS APB: APB second cycle             36488521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             36488620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            36488620
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            36488620
TESTBENCH: DIFF_COUNTER =           2            36488620
LCR_REG_VAL = 00001110            36488620
LCR_REG_TEMP = 00001110            36488620
Driver counter =         299            36488670
SUCCESS APB: APB first cycle             36488721
SUCCESS APB: APB second cycle             36488821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             36488920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            36488920
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            36488920
TESTBENCH: DIFF_COUNTER =           1            36488920
FCR_REG_VAL = 00001101            36488920
FCR_REG_TEMP = 00001101            36488920
Driver counter =         300            36488970
SUCCESS APB: APB first cycle             36489021
SUCCESS APB: APB second cycle             36489121
Updating Regmap at             36489220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            36489220
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            36489220
TESTBENCH: DIFF_COUNTER =           0            36489220
IER_REG_VAL = 00000100            36489220
IER_REG_TEMP = 00000100            36489220
***** Starting detection on Receiver side *****36589656
SUCCESS: rx_Start bit detected after 8 cycles36615672
**** Initiate capturing frame bits ***********36615672
FRAME_COUNT =           2            36849816
PAR_VAL = 0            36849816
PAR_FRAME = 1
i =           7            36849816
CHARACTER FRAME TIME =          11            36849816
CHARACTER LENGTH = 10            36849816
RX:SUCCESS: ODD PARITY             37031928
ERROR: FRAMING ERROR detected            37135992
addr_offst = 00            37135992
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields            37135992
data is 10010010

LSR_REG_VAL = 11101000            37135992
LSR_REG_TEMP = 11101000            37135992
IIR_REG_VAL = 11000110            37135992
IIR_REG_TEMP = 11000110            37135992
COLLECTING IIR COVERAGE            37135992
IIR[3:1] = 011            37135992
LSR_REG_VAL = 11101001            37136534
LSR_REG_TEMP = 11101001            37136534
FRAME_COUNT =           3            37422168
PAR_VAL = 0            37422168
PAR_FRAME = 1
i =           7            37422168
CHARACTER FRAME TIME =          11            37422168
CHARACTER LENGTH = 10            37422168
***** Starting detection on Receiver side *****37422168
SUCCESS: rx_Start bit detected after 8 cycles37448184
**** Initiate capturing frame bits ***********37448184
RX:ERROR: ODD PARITY ERROR            37864440
LSR_REG_VAL = 11101101            37864440
LSR_REG_TEMP = 11101101            37864440
LSR_DATA = 11101101            37864450
LSR_DATA_INTF = 11101101            37864450
SUCCESS: STOP bit detected            37968504
addr_offst = 00            37968504
write_reg: wr_data	=	00010000
byte_en	=	0001
Update bit fields            37968504
data is 00010000

FRAME_COUNT =           4            37994520
PAR_VAL = 0            37994520
PAR_FRAME = 1
i =           7            37994520
CHARACTER FRAME TIME =          11            37994520
CHARACTER LENGTH = 10            37994520
***** Starting detection on Receiver side *****37994520
SUCCESS: rx_Start bit detected after 8 cycles38020536
**** Initiate capturing frame bits ***********38020536
RX:ERROR: ODD PARITY ERROR            38436792
LSR_DATA = 11101101            38436802
LSR_DATA_INTF = 11101101            38436802
SUCCESS: STOP bit detected            38540856
addr_offst = 00            38540856
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields            38540856
data is 00001000

FRAME_COUNT =           5            38566872
PAR_VAL = 1            38566872
PAR_FRAME = 0
i =           7            38566872
CHARACTER FRAME TIME =          11            38566872
CHARACTER LENGTH = 10            38566872
***** Starting detection on Receiver side *****38566872
SUCCESS: rx_Start bit detected after 8 cycles38592888
**** Initiate capturing frame bits ***********38592888
RX:ERROR: ODD PARITY ERROR            39009144
LSR_DATA = 11101101            39009154
LSR_DATA_INTF = 11101101            39009154
SUCCESS: STOP bit detected            39113208
addr_offst = 00            39113208
write_reg: wr_data	=	01010000
byte_en	=	0001
Update bit fields            39113208
data is 01010000

FRAME_COUNT =           6            39139224
PAR_VAL = 1            39139224
PAR_FRAME = 0
i =           7            39139224
CHARACTER FRAME TIME =          11            39139224
CHARACTER LENGTH = 10            39139224
***** Starting detection on Receiver side *****39139224
SUCCESS: rx_Start bit detected after 8 cycles39165240
**** Initiate capturing frame bits ***********39165240
IIR_REG_VAL = 11001110            39425400
IIR_REG_TEMP = 11001110            39425400
COLLECTING IIR COVERAGE            39425400
IIR[3:1] = 111            39425400
RX:ERROR: ODD PARITY ERROR            39581496
LSR_DATA = 11101101            39581506
LSR_DATA_INTF = 11101101            39581506
SUCCESS: STOP bit detected            39685560
addr_offst = 00            39685560
write_reg: wr_data	=	01110100
byte_en	=	0001
Update bit fields            39685560
data is 01110100

FRAME_COUNT =           7            39711576
PAR_VAL = 0            39711576
PAR_FRAME = 1
i =           7            39711576
CHARACTER FRAME TIME =          11            39711576
CHARACTER LENGTH = 10            39711576
***** Starting detection on Receiver side *****39711576
SUCCESS: rx_Start bit detected after 8 cycles39737592
**** Initiate capturing frame bits ***********39737592
RX:ERROR: ODD PARITY ERROR            40153848
LSR_DATA = 11101101            40153858
LSR_DATA_INTF = 11101101            40153858
SUCCESS: STOP bit detected            40257912
addr_offst = 00            40257912
write_reg: wr_data	=	01111010
byte_en	=	0001
Update bit fields            40257912
data is 01111010

FRAME_COUNT =           8            40283928
PAR_VAL = 1            40283928
PAR_FRAME = 0
i =           7            40283928
CHARACTER FRAME TIME =          11            40283928
CHARACTER LENGTH = 10            40283928
***** Starting detection on Receiver side *****40283928
SUCCESS: rx_Start bit detected after 8 cycles40309944
**** Initiate capturing frame bits ***********40309944
RX:ERROR: ODD PARITY ERROR            40726200
LSR_DATA = 11101101            40726210
LSR_DATA_INTF = 11101101            40726210
SUCCESS: STOP bit detected            40830264
addr_offst = 00            40830264
write_reg: wr_data	=	10101100
byte_en	=	0001
Update bit fields            40830264
data is 10101100

FRAME_COUNT =           9            40856280
PAR_VAL = 1            40856280
PAR_FRAME = 0
i =           7            40856280
CHARACTER FRAME TIME =          11            40856280
CHARACTER LENGTH = 10            40856280
***** Starting detection on Receiver side *****40856280
SUCCESS: rx_Start bit detected after 8 cycles40882296
**** Initiate capturing frame bits ***********40882296
RX:ERROR: ODD PARITY ERROR            41298552
LSR_DATA = 11101101            41298562
LSR_DATA_INTF = 11101101            41298562
SUCCESS: STOP bit detected            41402616
addr_offst = 00            41402616
write_reg: wr_data	=	00100110
byte_en	=	0001
Update bit fields            41402616
data is 00100110

FRAME_COUNT =          10            41428632
PAR_VAL = 1            41428632
PAR_FRAME = 0
i =           7            41428632
CHARACTER FRAME TIME =          11            41428632
CHARACTER LENGTH = 10            41428632
***** Starting detection on Receiver side *****41428632
SUCCESS: rx_Start bit detected after 8 cycles41454648
**** Initiate capturing frame bits ***********41454648
RX:SUCCESS: ODD PARITY             41870904
SUCCESS: STOP bit detected            41974968
addr_offst = 00            41974968
write_reg: wr_data	=	00011010
byte_en	=	0001
Update bit fields            41974968
data is 00011010

FRAME_COUNT =          11            42000984
PAR_VAL = 0            42000984
PAR_FRAME = 1
i =           7            42000984
CHARACTER FRAME TIME =          11            42000984
CHARACTER LENGTH = 10            42000984
***** Starting detection on Receiver side *****42157080
SUCCESS: rx_Start bit detected after 8 cycles42183096
**** Initiate capturing frame bits ***********42183096
FRAME_COUNT =          12            42573336
PAR_VAL = 1            42573336
PAR_FRAME = 0
i =           7            42573336
CHARACTER FRAME TIME =          11            42573336
CHARACTER LENGTH = 10            42573336
RX:SUCCESS: ODD PARITY             42599352
GEN_COUNTER =         302            42680652
Data = 00011111            42680652
Mask = 00011111            42680652
config Data = 11001101            42680652
config Data = 00001101            42680652
TESTBENCH: DIFF_COUNTER =           1            42680652




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         301            42680770
SUCCESS APB: APB first cycle             42680821
SUCCESS APB: APB second cycle             42680921
Updating Regmap at             42681020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00            42681020
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            42681020
TESTBENCH: DIFF_COUNTER =           0            42681020
LCR_REG_VAL = 00001101            42681020
LCR_REG_TEMP = 00001101            42681020
SUCCESS: STOP bit detected            42703416
addr_offst = 00            42703416
write_reg: wr_data	=	11110100
byte_en	=	0001
Update bit fields            42703416
data is 11110100

***** Starting detection on Receiver side *****42729432
ERROR: Faulty rx_start-bit on SD0. **********42755448
***** Starting detection on Receiver side *****42787968
SUCCESS: rx_Start bit detected after 8 cycles42813984
**** Initiate capturing frame bits ***********42813984
FRAME_COUNT =          13            43145688
PAR_VAL = 1            43145688
PAR_FRAME = 0
i =           6            43145688
CHARACTER FRAME TIME =          10            43145688
CHARACTER LENGTH = 01            43145688
RX:ERROR: ODD PARITY ERROR            43178208
LSR_DATA = 11101101            43178218
LSR_DATA_INTF = 11101101            43178218
fifo top :          9
addr_offst = 00            43256256
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields            43256256
data is 10010010
GEN_COUNTER =         303            43256256
TESTBENCH: DIFF_COUNTER =           1            43256256




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         302            43256370
SUCCESS APB: APB first cycle             43256421
SUCCESS APB: APB second cycle             43256521
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00010000            43256620
ACTUAL DATA = 01001001            43256620
IIR_REG_VAL = 11000110            43256620
IIR_REG_TEMP = 11000110            43256620
COLLECTING IIR COVERAGE            43256620
IIR[3:1] = 011            43256620
TESTBENCH: DIFF_COUNTER =           0            43256621
uart_data : 01001001  vs BFM_data: 10010010            43256621
SUCCESS: STOP bit detected            43282272
addr_offst = 00            43282272
write_reg: wr_data	=	10110100
byte_en	=	0001
Update bit fields            43282272
data is 10110100

***** Starting detection on Receiver side *****43337556
SUCCESS: rx_Start bit detected after 8 cycles43363572
**** Initiate capturing frame bits ***********43363572
FRAME_COUNT =          14            43666008
PAR_VAL = 1            43666008
PAR_FRAME = 0
i =           6            43666008
CHARACTER FRAME TIME =          10            43666008
CHARACTER LENGTH = 01            43666008
RX:SUCCESS: ODD PARITY            43727796
fifo top :          9
addr_offst = 00            43831860
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields            43831860
data is 00001000
GEN_COUNTER =         304            43831860
ERROR: FRAMING ERROR detected            43831860
addr_offst = 00            43831860
write_reg: wr_data	=	01110100
byte_en	=	0001
Update bit fields            43831860
data is 01110100

TESTBENCH: DIFF_COUNTER =           1            43831860




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         303            43831970
SUCCESS APB: APB first cycle             43832021
SUCCESS APB: APB second cycle             43832121
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01010000            43832220
ACTUAL DATA = 00011111            43832220
TESTBENCH: DIFF_COUNTER =           0            43832221
uart_data : 00011111  vs BFM_data: 00001000            43832221
-----------------------------------------------------------------
Dut Error @ 43832221ns : $unit_0x68a90024.uart_error_injection_tc.start	:
ERROR: UART is NOT sampling data at the 8th B_CLK
-----------------------------------------------------------------

random_object_id=          4            43832944
INFO  @ 43832944ns : $unit_0x68a90024.uart_test.new	:	TEST COUNT EXCEEDED MAX TEST SIZE
INFO  @ 43832944ns : $unit_0x68a90024.uart_test.new	:	MAX_TEST_COUNT =          20 
INFO  @ 43832944ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =          21            43832944
INFO  @ 43832944ns : $unit_0x68a90024.Root_Test_Admin.trigger	:	CLEARING QUEUE
CLEARING QUEUE            43832944
random_object_id=          0            43832944
INFO  @ 43832944ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =           1            43832944
LCR_REG_VAL = 00000000            43833020
LCR_REG_TEMP = 00000000            43833020
LSR_REG_VAL = 01100000            43833020
LSR_REG_TEMP = 01100000            43833020
FCR_REG_VAL = 00000001            43833020
FCR_REG_TEMP = 00000001            43833020
IIR_REG_VAL = 11000001            43833020
IIR_REG_TEMP = 11000001            43833020
COLLECTING IIR COVERAGE            43833020
IIR[3:1] = 000            43833020
IER_REG_VAL = 00000000            43833020
IER_REG_TEMP = 00000000            43833020
MSR_REG_VAL = 00000000            43833020
MSR_REG_TEMP = 00000000            43833020
DLL_REG_VAL = 00000000            43833020
DLL_REG_TEMP = 00000000            43833020
DLL, DLM has changed            43833020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            43833220
MSR_REG_TEMP = 11111011            43833220
random_object_id=          2            43834146
INFO  @ 43834146ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =           2            43834146
MSR_REG_VAL = 00000000            43834220
MSR_REG_TEMP = 00000000            43834220
GEN_COUNTER =         305            43834320
Data = 10000000            43834320
Mask = 00011111            43834320
config Data = 00110001            43834320
config Data = 10010001            43834320
BAUD_VALUE =       19200
GEN_COUNTER =         306            43834320
Data = 00001010            43834320
Mask = 00000000            43834320
config Data = 00100110            43834320
config Data = 00001010            43834320
GEN_COUNTER =         307            43834320
Data = 00000000            43834320
Mask = 00000000            43834320
config Data = 01001101            43834320
config Data = 00000000            43834320
GEN_COUNTER =         308            43834320
Data = 00011111            43834320
Mask = 00011111            43834320
config Data = 11000010            43834320
config Data = 00000010            43834320
TESTBENCH: DIFF_COUNTER =           4            43834320




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =         309            43834420
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           5            43834420
MSR_REG_VAL = 11111011            43834420
MSR_REG_TEMP = 11111011            43834420
Driver counter =         304            43834470
SUCCESS APB: APB first cycle             43834521
SUCCESS APB: APB second cycle             43834621




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             43834720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010001
DLAB = 0
addr_offst = 00            43834720
write_reg: wr_data	=	10010001
byte_en	=	0001
Update bit fields            43834720
TESTBENCH: DIFF_COUNTER =           4            43834720
LCR_REG_VAL = 10010001            43834720
LCR_REG_TEMP = 10010001            43834720
Driver counter =         305            43834770
SUCCESS APB: APB first cycle             43834821
SUCCESS APB: APB second cycle             43834921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             43835020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            43835020
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            43835020
TESTBENCH: DIFF_COUNTER =           3            43835020
DLL_REG_VAL = 00001010            43835020
DLL_REG_TEMP = 00001010            43835020
DLL, DLM has changed            43835020
Driver counter =         306            43835070
SUCCESS APB: APB first cycle             43835121
SUCCESS APB: APB second cycle             43835221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             43835320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            43835320
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            43835320
TESTBENCH: DIFF_COUNTER =           2            43835320
Driver counter =         307            43835370
SUCCESS APB: APB first cycle             43835421
SUCCESS APB: APB second cycle             43835521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             43835620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000010
DLAB = 1
addr_offst = 00            43835620
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields            43835620
TESTBENCH: DIFF_COUNTER =           1            43835620
LCR_REG_VAL = 00000010            43835620
LCR_REG_TEMP = 00000010            43835620
Driver counter =         308            43835670
SUCCESS APB: APB first cycle             43835721
SUCCESS APB: APB second cycle             43835821
READ: reg_val = 193            43835920
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001            43835920
ACTUAL DATA = 11000001            43835920
TESTBENCH: DIFF_COUNTER =           0            43835921
I am here
GEN_COUNTER =         310            43835921
Data = 00011111            43835921
Mask = 00011111            43835921
config Data = 00100011            43835921
config Data = 00000011            43835921
GEN_COUNTER =         311            43835921
Data = 00000010            43835921
Mask = 11111000            43835921
config Data = 10001110            43835921
config Data = 10001010            43835921
GEN_COUNTER =         312            43835921
Data = 11111011            43835921
Mask = 11111011            43835921
config Data = 01010110            43835921
config Data = 01010010            43835921
GEN_COUNTER =         313            43835921
Data = 00111111            43835921
Mask = 11000000            43835921
config Data = 00001101            43835921
config Data = 00111111            43835921
TESTBENCH: DIFF_COUNTER =           4            43835921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         309            43836070
SUCCESS APB: APB first cycle             43836121
SUCCESS APB: APB second cycle             43836221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             43836320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            43836320
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            43836320
TESTBENCH: DIFF_COUNTER =           3            43836320
LCR_REG_VAL = 00000011            43836320
LCR_REG_TEMP = 00000011            43836320
Driver counter =         310            43836370
SUCCESS APB: APB first cycle             43836421
SUCCESS APB: APB second cycle             43836521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             43836620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10001010
DLAB = 0
addr_offst = 00            43836620
write_reg: wr_data	=	10001010
byte_en	=	0001
Update bit fields            43836620
TESTBENCH: DIFF_COUNTER =           2            43836620
IER_REG_VAL = 00001010            43836620
IER_REG_TEMP = 00001010            43836620
IIR_REG_VAL = 11000010            43836620
IIR_REG_TEMP = 11000010            43836620
COLLECTING IIR COVERAGE            43836620
IIR[3:1] = 001            43836620
Driver counter =         311            43836670
SUCCESS APB: APB first cycle             43836721
SUCCESS APB: APB second cycle             43836821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             43836920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01010010
DLAB = 0
addr_offst = 00            43836920
write_reg: wr_data	=	01010010
byte_en	=	0001
Update bit fields            43836920
TESTBENCH: DIFF_COUNTER =           1            43836920
FCR_REG_VAL = 01000011            43836920
FCR_REG_TEMP = 01000011            43836920
Driver counter =         312            43836970
SUCCESS APB: APB first cycle             43837021
SUCCESS APB: APB second cycle             43837121
Updating Regmap at             43837220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111111
DLAB = 0
addr_offst = 00            43837220
write_reg: wr_data	=	00111111
byte_en	=	0001
Update bit fields            43837220
data is 00111111
TESTBENCH: DIFF_COUNTER =           0            43837220
LSR_REG_VAL = 00000000            43837220
LSR_REG_TEMP = 00000000            43837220
IIR_REG_VAL = 11000000            43837220
IIR_REG_TEMP = 11000000            43837220
COLLECTING IIR COVERAGE            43837220
IIR[3:1] = 000            43837220
INFO  @ 43842296ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            43842622
LSR_REG_TEMP = 00100000            43842622
IIR_REG_VAL = 11000010            43842622
IIR_REG_TEMP = 11000010            43842622
COLLECTING IIR COVERAGE            43842622
IIR[3:1] = 001            43842622
SUCCESS: tx_Start bit detected after 8 cycles43868376
INFO  @ 43868376ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
FRAME_COUNT =          15            44187856
PAR_VAL = 1            44187856
CHARACTER FRAME TIME =          10            44187856
CHARACTER LENGTH = 11            44187856
***** Starting detection on Receiver side *****44187856
SUCCESS: rx_Start bit detected after 8 cycles44213936
**** Initiate capturing frame bits ***********44213936
TRANSMISSION without parity ->             44285656
GEN_COUNTER =         314            44305226
TESTBENCH: DIFF_COUNTER =           1            44305226




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         313            44305370
SUCCESS APB: APB first cycle             44305421
SUCCESS APB: APB second cycle             44305521
READ: reg_val = 194            44305620
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            44305620
ACTUAL DATA = 11000010            44305620
TESTBENCH: DIFF_COUNTER =           0            44305621
SUCCESS: THRE successfully detected in IIR            44305621
SUCCESS: THRE interrupt observed at the IRQ pin            44305621
GEN_COUNTER =         315            44305621
TESTBENCH: DIFF_COUNTER =           1            44305621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         314            44305770
SUCCESS APB: APB first cycle             44305821
SUCCESS APB: APB second cycle             44305921
READ: reg_val = 194            44306020
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            44306020
ACTUAL DATA = 11000010            44306020
TESTBENCH: DIFF_COUNTER =           0            44306021
GEN_COUNTER =         316            44306021
Data = 00100001            44306021
Mask = 11011110            44306021
config Data = 01001001            44306021
config Data = 01101001            44306021
GEN_COUNTER =         317            44306021
TESTBENCH: DIFF_COUNTER =           2            44306021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         315            44306170
SUCCESS APB: APB first cycle             44306221
SUCCESS APB: APB second cycle             44306321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             44306420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101001
DLAB = 0
addr_offst = 00            44306420
write_reg: wr_data	=	01101001
byte_en	=	0001
Update bit fields            44306420
data is 01101001
TESTBENCH: DIFF_COUNTER =           1            44306420
LSR_REG_VAL = 00000000            44306420
LSR_REG_TEMP = 00000000            44306420
IIR_REG_VAL = 11000000            44306420
IIR_REG_TEMP = 11000000            44306420
COLLECTING IIR COVERAGE            44306420
IIR[3:1] = 000            44306420
Driver counter =         316            44306470
SUCCESS APB: APB first cycle             44306521
SUCCESS APB: APB second cycle             44306621
READ: reg_val = 192            44306720
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000000            44306720
ACTUAL DATA = 11000000            44306720
TESTBENCH: DIFF_COUNTER =           0            44306721
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO            44306721
random_object_id=          2            44307172
INFO  @ 44307172ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =           3            44307172
LCR_REG_VAL = 00000000            44307220
LCR_REG_TEMP = 00000000            44307220
LSR_REG_VAL = 01100000            44307220
LSR_REG_TEMP = 01100000            44307220
FCR_REG_VAL = 00000001            44307220
FCR_REG_TEMP = 00000001            44307220
IIR_REG_VAL = 11000001            44307220
IIR_REG_TEMP = 11000001            44307220
IER_REG_VAL = 00000000            44307220
IER_REG_TEMP = 00000000            44307220
MSR_REG_VAL = 00000000            44307220
MSR_REG_TEMP = 00000000            44307220
DLL_REG_VAL = 00000000            44307220
DLL_REG_TEMP = 00000000            44307220
DLL, DLM has changed            44307220
GEN_COUNTER =         318            44307320
Data = 10000000            44307320
Mask = 00011111            44307320
config Data = 10101011            44307320
config Data = 10001011            44307320
BAUD_VALUE =       19200
GEN_COUNTER =         319            44307320
Data = 00001010            44307320
Mask = 00000000            44307320
config Data = 10010101            44307320
config Data = 00001010            44307320
GEN_COUNTER =         320            44307320
Data = 00000000            44307320
Mask = 00000000            44307320
config Data = 11110110            44307320
config Data = 00000000            44307320
GEN_COUNTER =         321            44307320
Data = 00011111            44307320
Mask = 00011111            44307320
config Data = 01010001            44307320
config Data = 00010001            44307320
TESTBENCH: DIFF_COUNTER =           4            44307320




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =         322            44307420
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           5            44307420
MSR_REG_VAL = 11111011            44307420
MSR_REG_TEMP = 11111011            44307420
Driver counter =         317            44307470
SUCCESS APB: APB first cycle             44307521
SUCCESS APB: APB second cycle             44307621




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             44307720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001011
DLAB = 0
addr_offst = 00            44307720
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields            44307720
TESTBENCH: DIFF_COUNTER =           4            44307720
LCR_REG_VAL = 10001011            44307720
LCR_REG_TEMP = 10001011            44307720
Driver counter =         318            44307770
SUCCESS APB: APB first cycle             44307821
SUCCESS APB: APB second cycle             44307921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             44308020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            44308020
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            44308020
TESTBENCH: DIFF_COUNTER =           3            44308020
DLL_REG_VAL = 00001010            44308020
DLL_REG_TEMP = 00001010            44308020
DLL, DLM has changed            44308020
Driver counter =         319            44308070
SUCCESS APB: APB first cycle             44308121
SUCCESS APB: APB second cycle             44308221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             44308320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            44308320
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            44308320
TESTBENCH: DIFF_COUNTER =           2            44308320
Driver counter =         320            44308370
SUCCESS APB: APB first cycle             44308421
SUCCESS APB: APB second cycle             44308521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             44308620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010001
DLAB = 1
addr_offst = 00            44308620
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields            44308620
TESTBENCH: DIFF_COUNTER =           1            44308620
LCR_REG_VAL = 00010001            44308620
LCR_REG_TEMP = 00010001            44308620
Driver counter =         321            44308670
SUCCESS APB: APB first cycle             44308721
SUCCESS APB: APB second cycle             44308821
READ: reg_val = 193            44308920
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001            44308920
ACTUAL DATA = 11000001            44308920
TESTBENCH: DIFF_COUNTER =           0            44308921
I am here
GEN_COUNTER =         323            44308921
Data = 00011111            44308921
Mask = 00011111            44308921
config Data = 11111000            44308921
config Data = 00011000            44308921
GEN_COUNTER =         324            44308921
Data = 00000010            44308921
Mask = 11111000            44308921
config Data = 10001101            44308921
config Data = 10001010            44308921
GEN_COUNTER =         325            44308921
Data = 11111011            44308921
Mask = 11111011            44308921
config Data = 11111101            44308921
config Data = 11111001            44308921
GEN_COUNTER =         326            44308921
Data = 01001101            44308921
Mask = 10110010            44308921
config Data = 00010011            44308921
config Data = 01011111            44308921
TESTBENCH: DIFF_COUNTER =           4            44308921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         322            44309070
SUCCESS APB: APB first cycle             44309121
SUCCESS APB: APB second cycle             44309221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             44309320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 0
addr_offst = 00            44309320
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields            44309320
TESTBENCH: DIFF_COUNTER =           3            44309320
LCR_REG_VAL = 00011000            44309320
LCR_REG_TEMP = 00011000            44309320
Driver counter =         323            44309370
SUCCESS APB: APB first cycle             44309421
SUCCESS APB: APB second cycle             44309521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             44309620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10001010
DLAB = 0
addr_offst = 00            44309620
write_reg: wr_data	=	10001010
byte_en	=	0001
Update bit fields            44309620
TESTBENCH: DIFF_COUNTER =           2            44309620
IER_REG_VAL = 00001010            44309620
IER_REG_TEMP = 00001010            44309620
IIR_REG_VAL = 11000010            44309620
IIR_REG_TEMP = 11000010            44309620
COLLECTING IIR COVERAGE            44309620
IIR[3:1] = 001            44309620
Driver counter =         324            44309670
SUCCESS APB: APB first cycle             44309721
SUCCESS APB: APB second cycle             44309821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             44309920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11111001
DLAB = 0
addr_offst = 00            44309920
write_reg: wr_data	=	11111001
byte_en	=	0001
Update bit fields            44309920
TESTBENCH: DIFF_COUNTER =           1            44309920
FCR_REG_VAL = 11001001            44309920
FCR_REG_TEMP = 11001001            44309920
Driver counter =         325            44309970
SUCCESS APB: APB first cycle             44310021
SUCCESS APB: APB second cycle             44310121
Updating Regmap at             44310220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011111
DLAB = 0
addr_offst = 00            44310220
write_reg: wr_data	=	01011111
byte_en	=	0001
Update bit fields            44310220
data is 01011111
TESTBENCH: DIFF_COUNTER =           0            44310220
LSR_REG_VAL = 00000000            44310220
LSR_REG_TEMP = 00000000            44310220
IIR_REG_VAL = 11000000            44310220
IIR_REG_TEMP = 11000000            44310220
COLLECTING IIR COVERAGE            44310220
IIR[3:1] = 000            44310220
INFO  @ 44315322ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            44315648
LSR_REG_TEMP = 00100000            44315648
IIR_REG_VAL = 11000010            44315648
IIR_REG_TEMP = 11000010            44315648
COLLECTING IIR COVERAGE            44315648
IIR[3:1] = 001            44315648
SUCCESS: tx_Start bit detected after 8 cycles44341402
INFO  @ 44341402ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 44654362ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
RX:SUCCESS: EVEN PARITY            44683702
INFO  @ 44706522ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
FRAME_COUNT =          16            44709782
PAR_VAL = 0            44709782
PAR_FRAME = 0
i =           5            44709782
CHARACTER FRAME TIME =           8            44709782
CHARACTER LENGTH = 00            44709782
GEN_COUNTER =         327            44726092
TESTBENCH: DIFF_COUNTER =           1            44726092




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         326            44726170
SUCCESS APB: APB first cycle             44726221
SUCCESS APB: APB second cycle             44726321
READ: reg_val = 194            44726420
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            44726420
ACTUAL DATA = 11000010            44726420
TESTBENCH: DIFF_COUNTER =           0            44726421
SUCCESS: THRE successfully detected in IIR            44726421
SUCCESS: THRE interrupt observed at the IRQ pin            44726421
GEN_COUNTER =         328            44726421
TESTBENCH: DIFF_COUNTER =           1            44726421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         327            44726570
SUCCESS APB: APB first cycle             44726621
SUCCESS APB: APB second cycle             44726721
READ: reg_val = 194            44726820
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            44726820
ACTUAL DATA = 11000010            44726820
TESTBENCH: DIFF_COUNTER =           0            44726821
GEN_COUNTER =         329            44726821
Data = 00010111            44726821
Mask = 11101000            44726821
config Data = 11101111            44726821
config Data = 11111111            44726821
GEN_COUNTER =         330            44726821
TESTBENCH: DIFF_COUNTER =           2            44726821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         328            44726970
SUCCESS APB: APB first cycle             44727021
SUCCESS APB: APB second cycle             44727121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             44727220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00            44727220
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields            44727220
data is 11111111
TESTBENCH: DIFF_COUNTER =           1            44727220
LSR_REG_VAL = 00000000            44727220
LSR_REG_TEMP = 00000000            44727220
IIR_REG_VAL = 11000000            44727220
IIR_REG_TEMP = 11000000            44727220
COLLECTING IIR COVERAGE            44727220
IIR[3:1] = 000            44727220
Driver counter =         329            44727270
SUCCESS APB: APB first cycle             44727321
SUCCESS APB: APB second cycle             44727421
READ: reg_val = 192            44727520
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000000            44727520
ACTUAL DATA = 11000000            44727520
TESTBENCH: DIFF_COUNTER =           0            44727521
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO            44727521
random_object_id=         12            44728038
INFO  @ 44728038ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         12
QUEUE_SIZE =           4            44728038
1. APB_CLOCK            44728038
2. APB_CLOCK            44728120
3: Inside UART_TEST            44728120
random_object_id=          5            44728690
INFO  @ 44728690ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =           5            44728690
LCR_REG_VAL = 00000000            44728720
LCR_REG_TEMP = 00000000            44728720
LSR_REG_VAL = 01100000            44728720
LSR_REG_TEMP = 01100000            44728720
FCR_REG_VAL = 00000001            44728720
FCR_REG_TEMP = 00000001            44728720
IIR_REG_VAL = 11000001            44728720
IIR_REG_TEMP = 11000001            44728720
IER_REG_VAL = 00000000            44728720
IER_REG_TEMP = 00000000            44728720
MSR_REG_VAL = 00000000            44728720
MSR_REG_TEMP = 00000000            44728720
DLL_REG_VAL = 00000000            44728720
DLL_REG_TEMP = 00000000            44728720
DLL, DLM has changed            44728720
LSR[0] is not Set after Reset -> 44728920
GEN_COUNTER =         331            44728920
Data = 10000000            44728920
Mask = 00011111            44728920
config Data = 00000000            44728920
config Data = 10000000            44728920
BAUD_VALUE =       19200
GEN_COUNTER =         332            44728920
Data = 00001010            44728920
Mask = 00000000            44728920
config Data = 01010111            44728920
config Data = 00001010            44728920
GEN_COUNTER =         333            44728920
Data = 00000000            44728920
Mask = 00000000            44728920
config Data = 01001100            44728920
config Data = 00000000            44728920
GEN_COUNTER =         334            44728920
Data = 00011111            44728920
Mask = 00011111            44728920
config Data = 01101010            44728920
config Data = 00001010            44728920
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           4            44728920
MSR_REG_VAL = 11111011            44728920
MSR_REG_TEMP = 11111011            44728920




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         330            44729070
SUCCESS APB: APB first cycle             44729121
SUCCESS APB: APB second cycle             44729221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             44729320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000000
DLAB = 0
addr_offst = 00            44729320
write_reg: wr_data	=	10000000
byte_en	=	0001
Update bit fields            44729320
TESTBENCH: DIFF_COUNTER =           3            44729320
LCR_REG_VAL = 10000000            44729320
LCR_REG_TEMP = 10000000            44729320
Driver counter =         331            44729370
SUCCESS APB: APB first cycle             44729421
SUCCESS APB: APB second cycle             44729521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             44729620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            44729620
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            44729620
TESTBENCH: DIFF_COUNTER =           2            44729620
DLL_REG_VAL = 00001010            44729620
DLL_REG_TEMP = 00001010            44729620
DLL, DLM has changed            44729620
Driver counter =         332            44729670
SUCCESS APB: APB first cycle             44729721
SUCCESS APB: APB second cycle             44729821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             44729920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            44729920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            44729920
TESTBENCH: DIFF_COUNTER =           1            44729920
Driver counter =         333            44729970
SUCCESS APB: APB first cycle             44730021
SUCCESS APB: APB second cycle             44730121
Updating Regmap at             44730220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            44730220
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            44730220
TESTBENCH: DIFF_COUNTER =           0            44730220
LCR_REG_VAL = 00001010            44730220
LCR_REG_TEMP = 00001010            44730220
1. CHECK LOOPBACK TIME            44730220
GEN_COUNTER =         335            44730220
Data = 00011111            44730220
Mask = 11100000            44730220
config Data = 00111000            44730220
config Data = 00111111            44730220
GEN_COUNTER =         336            44730220
Data = 00000011            44730220
Mask = 00010000            44730220
config Data = 01110110            44730220
config Data = 00010011            44730220
GEN_COUNTER =         337            44730220
Data = 00000001            44730220
Mask = 00111000            44730220
config Data = 00110110            44730220
config Data = 00110001            44730220
GEN_COUNTER =         338            44730220
Data = 00001111            44730220
Mask = 11110000            44730220
config Data = 01010010            44730220
config Data = 01011111            44730220
GEN_COUNTER =         339            44730220
GEN_COUNTER =         340            44730220
Data = 10001010            44730220
Mask = 00000000            44730220
config Data = 01000111            44730220
config Data = 10001010            44730220
TESTBENCH: DIFF_COUNTER =           6            44730220




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         334            44730370
SUCCESS APB: APB first cycle             44730421
SUCCESS APB: APB second cycle             44730521




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             44730620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00111111
DLAB = 0
addr_offst = 00            44730620
write_reg: wr_data	=	00111111
byte_en	=	0001
Update bit fields            44730620
TESTBENCH: DIFF_COUNTER =           5            44730620
MCR_REG_VAL = 00011111            44730620
MCR_REG_TEMP = 00011111            44730620
Driver counter =         335            44730670
SUCCESS APB: APB first cycle             44730721
SUCCESS APB: APB second cycle             44730821




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             44730920
TESTBENCH: DIFF_COUNTER =           4            44730920
Driver counter =         336            44730970
SUCCESS APB: APB first cycle             44731021
SUCCESS APB: APB second cycle             44731121




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             44731220
TESTBENCH: DIFF_COUNTER =           3            44731220
Driver counter =         337            44731270
SUCCESS APB: APB first cycle             44731321
SUCCESS APB: APB second cycle             44731421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             44731520
TESTBENCH: DIFF_COUNTER =           2            44731520
Driver counter =         338            44731570
SUCCESS APB: APB first cycle             44731621
SUCCESS APB: APB second cycle             44731721




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            44731821
Driver counter =         339            44731870
SUCCESS APB: APB first cycle             44731921
SUCCESS APB: APB second cycle             44732021
Updating Regmap at             44732120
TESTBENCH: DIFF_COUNTER =           0            44732120
2. CHECK LOOPBACK TIME            44732120
ERROR: FRAMING ERROR detected            44736840
addr_offst = 00            44736840
write_reg: wr_data	=	00100011
byte_en	=	0001
Update bit fields            44736840
data is 00100011

LSR_REG_VAL = 11101000            44736840
LSR_REG_TEMP = 11101000            44736840
LSR_REG_VAL = 11101001            44737166
LSR_REG_TEMP = 11101001            44737166
***** Starting detection on Receiver side *****44867240
SUCCESS: rx_Start bit detected after 8 cycles44893320
**** Initiate capturing frame bits ***********44893320
FRAME_COUNT =          17            45128040
PAR_VAL = 0            45128040
PAR_FRAME = 1
i =           7            45128040
CHARACTER FRAME TIME =          10            45128040
CHARACTER LENGTH = 10            45128040
GEN_COUNTER =         341            45251930
TESTBENCH: DIFF_COUNTER =           1            45251930




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         340            45252070
SUCCESS APB: APB first cycle             45252121
SUCCESS APB: APB second cycle             45252221
TESTBENCH: DIFF_COUNTER =           0            45252321
SUCCESS : data transmitted and received are same in loop-back mode            45252321
read_data = 10001010	temp_data = 10001010            45252321
GEN_COUNTER =         342            45252321
TESTBENCH: DIFF_COUNTER =           1            45252321




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         341            45252470
SUCCESS APB: APB first cycle             45252521
SUCCESS APB: APB second cycle             45252621
TESTBENCH: DIFF_COUNTER =           0            45252721
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode            45252721
GEN_COUNTER =         343            45252721
TESTBENCH: DIFF_COUNTER =           1            45252721




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         342            45252870
SUCCESS APB: APB first cycle             45252921
SUCCESS APB: APB second cycle             45253021
TESTBENCH: DIFF_COUNTER =           0            45253121
1. dtr_dsr = 1            45253121
1. cts_rts = 1            45253121
1. out1_ri = 1            45253121
1. out2_dcd = 1            45253121
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111            45253121
LCR_REG_VAL = 00000000            45255220
LCR_REG_TEMP = 00000000            45255220
LSR_REG_VAL = 01100000            45255220
LSR_REG_TEMP = 01100000            45255220
MCR_REG_VAL = 00000000            45255220
MCR_REG_TEMP = 00000000            45255220
MSR_REG_VAL = 00000000            45255220
MSR_REG_TEMP = 00000000            45255220
DLL_REG_VAL = 00000000            45255220
DLL_REG_TEMP = 00000000            45255220
DLL, DLM has changed            45255220
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            45255420
MSR_REG_TEMP = 11111011            45255420
random_object_id=          4            45255832
INFO  @ 45255832ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =           6            45255832
GEN_COUNTER =         344            45255832
Data = 00001111            45255832
Mask = 11110000            45255832
config Data = 10011100            45255832
config Data = 10011111            45255832
GEN_COUNTER =         345            45255832
GEN_COUNTER =         346            45255832
Data = 00000000            45255832
Mask = 00000000            45255832
config Data = 11101010            45255832
config Data = 00000000            45255832
TESTBENCH: DIFF_COUNTER =           3            45255832




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         343            45255970
SUCCESS APB: APB first cycle             45256021
SUCCESS APB: APB second cycle             45256121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             45256220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10011111
DLAB = 0
addr_offst = 00            45256220
write_reg: wr_data	=	10011111
byte_en	=	0001
Update bit fields            45256220
TESTBENCH: DIFF_COUNTER =           2            45256220
IER_REG_VAL = 00001111            45256220
IER_REG_TEMP = 00001111            45256220
IIR_REG_VAL = 11000010            45256220
IIR_REG_TEMP = 11000010            45256220
COLLECTING IIR COVERAGE            45256220
IIR[3:1] = 001            45256220
Driver counter =         344            45256270
SUCCESS APB: APB first cycle             45256321
SUCCESS APB: APB second cycle             45256421
READ: reg_val = 251            45256520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            45256520
ACTUAL DATA = 11111011            45256520
MSR_REG_VAL = 11110000            45256520
MSR_REG_TEMP = 11110000            45256520




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            45256521
Driver counter =         345            45256570
SUCCESS APB: APB first cycle             45256621
SUCCESS APB: APB second cycle             45256721
Updating Regmap at             45256820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            45256820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            45256820
TESTBENCH: DIFF_COUNTER =           0            45256820
SUCCESS : Default values output control pins of Modem Control Logic is identified            45256820
GEN_COUNTER =         347            45256820
Data = 00001001            45256820
Mask = 00000000            45256820
config Data = 11001110            45256820
config Data = 00001001            45256820
TESTBENCH: DIFF_COUNTER =           1            45256820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         346            45256970
SUCCESS APB: APB first cycle             45257021
SUCCESS APB: APB second cycle             45257121
Updating Regmap at             45257220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            45257220
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            45257220
TESTBENCH: DIFF_COUNTER =           0            45257220
MCR_REG_VAL = 00001001            45257220
MCR_REG_TEMP = 00001001            45257220
CHECK_DATA = 00001001	TEMP_DATA = 00001001            45257220
SUCCESS : MCR configured output control pins to correct values            45257220
GEN_COUNTER =         348            45257220
Data = 00000100            45257220
Mask = 00000000            45257220
config Data = 10000010            45257220
config Data = 00000100            45257220
TESTBENCH: DIFF_COUNTER =           1            45257220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         347            45257370
SUCCESS APB: APB first cycle             45257421
SUCCESS APB: APB second cycle             45257521
Updating Regmap at             45257620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            45257620
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            45257620
TESTBENCH: DIFF_COUNTER =           0            45257620
MCR_REG_VAL = 00000100            45257620
MCR_REG_TEMP = 00000100            45257620
CHECK_DATA = 00000100	TEMP_DATA = 00000100            45257620
SUCCESS : MCR configured output control pins to correct values            45257620
GEN_COUNTER =         349            45257620
Data = 00000110            45257620
Mask = 00000000            45257620
config Data = 01100100            45257620
config Data = 00000110            45257620
TESTBENCH: DIFF_COUNTER =           1            45257620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         348            45257770
SUCCESS APB: APB first cycle             45257821
SUCCESS APB: APB second cycle             45257921
Updating Regmap at             45258020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00            45258020
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            45258020
TESTBENCH: DIFF_COUNTER =           0            45258020
MCR_REG_VAL = 00000110            45258020
MCR_REG_TEMP = 00000110            45258020
CHECK_DATA = 00000110	TEMP_DATA = 00000110            45258020
SUCCESS : MCR configured output control pins to correct values            45258020
GEN_COUNTER =         350            45258020
Data = 00000000            45258020
Mask = 00000000            45258020
config Data = 10010110            45258020
config Data = 00000000            45258020
TESTBENCH: DIFF_COUNTER =           1            45258020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         349            45258170
SUCCESS APB: APB first cycle             45258221
SUCCESS APB: APB second cycle             45258321
Updating Regmap at             45258420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            45258420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            45258420
TESTBENCH: DIFF_COUNTER =           0            45258420
MCR_REG_VAL = 00000000            45258420
MCR_REG_TEMP = 00000000            45258420
CHECK_DATA = 00000000	TEMP_DATA = 00000000            45258420
SUCCESS : MCR configured output control pins to correct values            45258420
GEN_COUNTER =         351            45258420
Data = 00000110            45258420
Mask = 00000000            45258420
config Data = 11111010            45258420
config Data = 00000110            45258420
TESTBENCH: DIFF_COUNTER =           1            45258420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         350            45258570
SUCCESS APB: APB first cycle             45258621
SUCCESS APB: APB second cycle             45258721
Updating Regmap at             45258820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00            45258820
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            45258820
TESTBENCH: DIFF_COUNTER =           0            45258820
MCR_REG_VAL = 00000110            45258820
MCR_REG_TEMP = 00000110            45258820
CHECK_DATA = 00000110	TEMP_DATA = 00000110            45258820
SUCCESS : MCR configured output control pins to correct values            45258820
GEN_COUNTER =         352            45258820
Data = 00001001            45258820
Mask = 00000000            45258820
config Data = 01000110            45258820
config Data = 00001001            45258820
TESTBENCH: DIFF_COUNTER =           1            45258820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         351            45258970
SUCCESS APB: APB first cycle             45259021
SUCCESS APB: APB second cycle             45259121
Updating Regmap at             45259220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            45259220
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            45259220
TESTBENCH: DIFF_COUNTER =           0            45259220
MCR_REG_VAL = 00001001            45259220
MCR_REG_TEMP = 00001001            45259220
CHECK_DATA = 00001001	TEMP_DATA = 00001001            45259220
SUCCESS : MCR configured output control pins to correct values            45259220
GEN_COUNTER =         353            45259220
Data = 00001111            45259220
Mask = 00000000            45259220
config Data = 01000111            45259220
config Data = 00001111            45259220
TESTBENCH: DIFF_COUNTER =           1            45259220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         352            45259370
SUCCESS APB: APB first cycle             45259421
SUCCESS APB: APB second cycle             45259521
Updating Regmap at             45259620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            45259620
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            45259620
TESTBENCH: DIFF_COUNTER =           0            45259620
MCR_REG_VAL = 00001111            45259620
MCR_REG_TEMP = 00001111            45259620
CHECK_DATA = 00001111	TEMP_DATA = 00001111            45259620
SUCCESS : MCR configured output control pins to correct values            45259620
GEN_COUNTER =         354            45259620
Data = 00001111            45259620
Mask = 00000000            45259620
config Data = 11001110            45259620
config Data = 00001111            45259620
TESTBENCH: DIFF_COUNTER =           1            45259620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         353            45259770
SUCCESS APB: APB first cycle             45259821
SUCCESS APB: APB second cycle             45259921
Updating Regmap at             45260020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            45260020
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            45260020
TESTBENCH: DIFF_COUNTER =           0            45260020
CHECK_DATA = 00001111	TEMP_DATA = 00001111            45260020
SUCCESS : MCR configured output control pins to correct values            45260020
GEN_COUNTER =         355            45260020
Data = 00000001            45260020
Mask = 00000000            45260020
config Data = 00001001            45260020
config Data = 00000001            45260020
TESTBENCH: DIFF_COUNTER =           1            45260020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         354            45260170
SUCCESS APB: APB first cycle             45260221
SUCCESS APB: APB second cycle             45260321
Updating Regmap at             45260420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            45260420
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            45260420
TESTBENCH: DIFF_COUNTER =           0            45260420
MCR_REG_VAL = 00000001            45260420
MCR_REG_TEMP = 00000001            45260420
CHECK_DATA = 00000001	TEMP_DATA = 00000001            45260420
SUCCESS : MCR configured output control pins to correct values            45260420
GEN_COUNTER =         356            45260420
Data = 00000101            45260420
Mask = 00000000            45260420
config Data = 10110010            45260420
config Data = 00000101            45260420
TESTBENCH: DIFF_COUNTER =           1            45260420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         355            45260570
SUCCESS APB: APB first cycle             45260621
SUCCESS APB: APB second cycle             45260721
Updating Regmap at             45260820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            45260820
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            45260820
TESTBENCH: DIFF_COUNTER =           0            45260820
MCR_REG_VAL = 00000101            45260820
MCR_REG_TEMP = 00000101            45260820
CHECK_DATA = 00000101	TEMP_DATA = 00000101            45260820
SUCCESS : MCR configured output control pins to correct values            45260820
GEN_COUNTER =         357            45260820
Data = 00000100            45260820
Mask = 00000000            45260820
config Data = 00010101            45260820
config Data = 00000100            45260820
TESTBENCH: DIFF_COUNTER =           1            45260820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         356            45260970
SUCCESS APB: APB first cycle             45261021
SUCCESS APB: APB second cycle             45261121
Updating Regmap at             45261220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            45261220
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            45261220
TESTBENCH: DIFF_COUNTER =           0            45261220
MCR_REG_VAL = 00000100            45261220
MCR_REG_TEMP = 00000100            45261220
CHECK_DATA = 00000100	TEMP_DATA = 00000100            45261220
SUCCESS : MCR configured output control pins to correct values            45261220
GEN_COUNTER =         358            45261220
Data = 00001010            45261220
Mask = 00000000            45261220
config Data = 11110111            45261220
config Data = 00001010            45261220
TESTBENCH: DIFF_COUNTER =           1            45261220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         357            45261370
SUCCESS APB: APB first cycle             45261421
SUCCESS APB: APB second cycle             45261521
Updating Regmap at             45261620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00            45261620
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            45261620
TESTBENCH: DIFF_COUNTER =           0            45261620
MCR_REG_VAL = 00001010            45261620
MCR_REG_TEMP = 00001010            45261620
CHECK_DATA = 00001010	TEMP_DATA = 00001010            45261620
SUCCESS : MCR configured output control pins to correct values            45261620
GEN_COUNTER =         359            45261620
Data = 00000110            45261620
Mask = 00000000            45261620
config Data = 11101000            45261620
config Data = 00000110            45261620
TESTBENCH: DIFF_COUNTER =           1            45261620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         358            45261770
SUCCESS APB: APB first cycle             45261821
SUCCESS APB: APB second cycle             45261921
Updating Regmap at             45262020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00            45262020
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            45262020
TESTBENCH: DIFF_COUNTER =           0            45262020
MCR_REG_VAL = 00000110            45262020
MCR_REG_TEMP = 00000110            45262020
CHECK_DATA = 00000110	TEMP_DATA = 00000110            45262020
SUCCESS : MCR configured output control pins to correct values            45262020
GEN_COUNTER =         360            45262020
Data = 00000011            45262020
Mask = 00000000            45262020
config Data = 00010001            45262020
config Data = 00000011            45262020
TESTBENCH: DIFF_COUNTER =           1            45262020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         359            45262170
SUCCESS APB: APB first cycle             45262221
SUCCESS APB: APB second cycle             45262321
Updating Regmap at             45262420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            45262420
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            45262420
TESTBENCH: DIFF_COUNTER =           0            45262420
MCR_REG_VAL = 00000011            45262420
MCR_REG_TEMP = 00000011            45262420
CHECK_DATA = 00000011	TEMP_DATA = 00000011            45262420
SUCCESS : MCR configured output control pins to correct values            45262420
GEN_COUNTER =         361            45262420
Data = 00000100            45262420
Mask = 00000000            45262420
config Data = 11101110            45262420
config Data = 00000100            45262420
TESTBENCH: DIFF_COUNTER =           1            45262420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         360            45262570
SUCCESS APB: APB first cycle             45262621
SUCCESS APB: APB second cycle             45262721
Updating Regmap at             45262820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            45262820
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            45262820
TESTBENCH: DIFF_COUNTER =           0            45262820
MCR_REG_VAL = 00000100            45262820
MCR_REG_TEMP = 00000100            45262820
CHECK_DATA = 00000100	TEMP_DATA = 00000100            45262820
SUCCESS : MCR configured output control pins to correct values            45262820
GEN_COUNTER =         362            45263004
TESTBENCH: DIFF_COUNTER =           1            45263004
MSR_REG_VAL = 10100101            45263004
MSR_REG_TEMP = 10100101            45263004




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         361            45263070
SUCCESS APB: APB first cycle             45263121
SUCCESS APB: APB second cycle             45263221
READ: reg_val = 165            45263320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100101            45263320
ACTUAL DATA = 10100101            45263320
MSR_REG_VAL = 10100000            45263320
MSR_REG_TEMP = 10100000            45263320
TESTBENCH: DIFF_COUNTER =           0            45263321
1. PR_DATA = 10100101	PSEL = 1            45263321
2. PR_DATA = 10100101	PSEL = 0            45263420
CONFIG_BIT = 0101            45263420
SUCCESS  : Model control inputs getting reflected in MSR            45263420
GEN_COUNTER =         363            45263656
TESTBENCH: DIFF_COUNTER =           1            45263656
MSR_REG_VAL = 00011011            45263656
MSR_REG_TEMP = 00011011            45263656




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         362            45263770
SUCCESS APB: APB first cycle             45263821
SUCCESS APB: APB second cycle             45263921
READ: reg_val =  27            45264020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011011            45264020
ACTUAL DATA = 00011011            45264020
MSR_REG_VAL = 00010000            45264020
MSR_REG_TEMP = 00010000            45264020
TESTBENCH: DIFF_COUNTER =           0            45264021
1. PR_DATA = 00011011	PSEL = 1            45264021
2. PR_DATA = 00011011	PSEL = 0            45264120
CONFIG_BIT = 1110            45264120
SUCCESS  : Model control inputs getting reflected in MSR            45264120
GEN_COUNTER =         364            45264308
TESTBENCH: DIFF_COUNTER =           1            45264308
MSR_REG_VAL = 01110010            45264308
MSR_REG_TEMP = 01110010            45264308




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         363            45264370
SUCCESS APB: APB first cycle             45264421
SUCCESS APB: APB second cycle             45264521
READ: reg_val = 114            45264620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110010            45264620
ACTUAL DATA = 01110010            45264620
MSR_REG_VAL = 01110000            45264620
MSR_REG_TEMP = 01110000            45264620
TESTBENCH: DIFF_COUNTER =           0            45264621
1. PR_DATA = 01110010	PSEL = 1            45264621
2. PR_DATA = 01110010	PSEL = 0            45264720
CONFIG_BIT = 1000            45264720
SUCCESS  : Model control inputs getting reflected in MSR            45264720
GEN_COUNTER =         365            45264960
TESTBENCH: DIFF_COUNTER =           1            45264960
MSR_REG_VAL = 10001111            45264960
MSR_REG_TEMP = 10001111            45264960




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         364            45265070
SUCCESS APB: APB first cycle             45265121
SUCCESS APB: APB second cycle             45265221
READ: reg_val = 143            45265320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10001111            45265320
ACTUAL DATA = 10001111            45265320
MSR_REG_VAL = 10000000            45265320
MSR_REG_TEMP = 10000000            45265320
TESTBENCH: DIFF_COUNTER =           0            45265321
1. PR_DATA = 10001111	PSEL = 1            45265321
2. PR_DATA = 10001111	PSEL = 0            45265420
CONFIG_BIT = 0111            45265420
SUCCESS  : Model control inputs getting reflected in MSR            45265420
GEN_COUNTER =         366            45265612
TESTBENCH: DIFF_COUNTER =           1            45265612




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         365            45265670
SUCCESS APB: APB first cycle             45265721
SUCCESS APB: APB second cycle             45265821
READ: reg_val = 128            45265920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10000000            45265920
ACTUAL DATA = 10000000            45265920
TESTBENCH: DIFF_COUNTER =           0            45265921
1. PR_DATA = 10000000	PSEL = 1            45265921
2. PR_DATA = 10000000	PSEL = 0            45266020
CONFIG_BIT = 0111            45266020
SUCCESS  : Model control inputs getting reflected in MSR            45266020
GEN_COUNTER =         367            45266264
TESTBENCH: DIFF_COUNTER =           1            45266264
MSR_REG_VAL = 00101010            45266264
MSR_REG_TEMP = 00101010            45266264




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         366            45266370
SUCCESS APB: APB first cycle             45266421
SUCCESS APB: APB second cycle             45266521
READ: reg_val =  42            45266620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101010            45266620
ACTUAL DATA = 00101010            45266620
MSR_REG_VAL = 00100000            45266620
MSR_REG_TEMP = 00100000            45266620
TESTBENCH: DIFF_COUNTER =           0            45266621
1. PR_DATA = 00101010	PSEL = 1            45266621
2. PR_DATA = 00101010	PSEL = 0            45266720
CONFIG_BIT = 1101            45266720
SUCCESS  : Model control inputs getting reflected in MSR            45266720
GEN_COUNTER =         368            45266916
TESTBENCH: DIFF_COUNTER =           1            45266916
MSR_REG_VAL = 11001010            45266916
MSR_REG_TEMP = 11001010            45266916




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         367            45266970
SUCCESS APB: APB first cycle             45267021
SUCCESS APB: APB second cycle             45267121
READ: reg_val = 202            45267220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11001010            45267220
ACTUAL DATA = 11001010            45267220
MSR_REG_VAL = 11000000            45267220
MSR_REG_TEMP = 11000000            45267220
TESTBENCH: DIFF_COUNTER =           0            45267221
1. PR_DATA = 11001010	PSEL = 1            45267221
2. PR_DATA = 11001010	PSEL = 0            45267320
CONFIG_BIT = 0011            45267320
SUCCESS  : Model control inputs getting reflected in MSR            45267320
GEN_COUNTER =         369            45267568
TESTBENCH: DIFF_COUNTER =           1            45267568
MSR_REG_VAL = 01001000            45267568
MSR_REG_TEMP = 01001000            45267568




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         368            45267670
SUCCESS APB: APB first cycle             45267721
SUCCESS APB: APB second cycle             45267821
READ: reg_val =  72            45267920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01001000            45267920
ACTUAL DATA = 01001000            45267920
MSR_REG_VAL = 01000000            45267920
MSR_REG_TEMP = 01000000            45267920
TESTBENCH: DIFF_COUNTER =           0            45267921
1. PR_DATA = 01001000	PSEL = 1            45267921
2. PR_DATA = 01001000	PSEL = 0            45268020
CONFIG_BIT = 1011            45268020
SUCCESS  : Model control inputs getting reflected in MSR            45268020
GEN_COUNTER =         370            45268220
TESTBENCH: DIFF_COUNTER =           1            45268220
MSR_REG_VAL = 00010101            45268220
MSR_REG_TEMP = 00010101            45268220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         369            45268270
SUCCESS APB: APB first cycle             45268321
SUCCESS APB: APB second cycle             45268421
READ: reg_val =  21            45268520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00010101            45268520
ACTUAL DATA = 00010101            45268520
MSR_REG_VAL = 00010000            45268520
MSR_REG_TEMP = 00010000            45268520
TESTBENCH: DIFF_COUNTER =           0            45268521
1. PR_DATA = 00010101	PSEL = 1            45268521
2. PR_DATA = 00010101	PSEL = 0            45268620
CONFIG_BIT = 1110            45268620
SUCCESS  : Model control inputs getting reflected in MSR            45268620
GEN_COUNTER =         371            45268872
TESTBENCH: DIFF_COUNTER =           1            45268872
MSR_REG_VAL = 11011000            45268872
MSR_REG_TEMP = 11011000            45268872




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         370            45268970
SUCCESS APB: APB first cycle             45269021
SUCCESS APB: APB second cycle             45269121
READ: reg_val = 216            45269220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011000            45269220
ACTUAL DATA = 11011000            45269220
MSR_REG_VAL = 11010000            45269220
MSR_REG_TEMP = 11010000            45269220
TESTBENCH: DIFF_COUNTER =           0            45269221
1. PR_DATA = 11011000	PSEL = 1            45269221
2. PR_DATA = 11011000	PSEL = 0            45269320
CONFIG_BIT = 0010            45269320
SUCCESS  : Model control inputs getting reflected in MSR            45269320
GEN_COUNTER =         372            45269524
TESTBENCH: DIFF_COUNTER =           1            45269524
MSR_REG_VAL = 01001001            45269524
MSR_REG_TEMP = 01001001            45269524




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         371            45269670
SUCCESS APB: APB first cycle             45269721
SUCCESS APB: APB second cycle             45269821
READ: reg_val =  73            45269920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01001001            45269920
ACTUAL DATA = 01001001            45269920
MSR_REG_VAL = 01000000            45269920
MSR_REG_TEMP = 01000000            45269920
TESTBENCH: DIFF_COUNTER =           0            45269921
1. PR_DATA = 01001001	PSEL = 1            45269921
2. PR_DATA = 01001001	PSEL = 0            45270020
CONFIG_BIT = 1011            45270020
SUCCESS  : Model control inputs getting reflected in MSR            45270020
GEN_COUNTER =         373            45270176
TESTBENCH: DIFF_COUNTER =           1            45270176




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         372            45270270
SUCCESS APB: APB first cycle             45270321
SUCCESS APB: APB second cycle             45270421
READ: reg_val =  64            45270520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01000000            45270520
ACTUAL DATA = 01000000            45270520
TESTBENCH: DIFF_COUNTER =           0            45270521
1. PR_DATA = 01000000	PSEL = 1            45270521
2. PR_DATA = 01000000	PSEL = 0            45270620
CONFIG_BIT = 1011            45270620
SUCCESS  : Model control inputs getting reflected in MSR            45270620
GEN_COUNTER =         374            45270828
TESTBENCH: DIFF_COUNTER =           1            45270828
MSR_REG_VAL = 10111111            45270828
MSR_REG_TEMP = 10111111            45270828




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         373            45270970
SUCCESS APB: APB first cycle             45271021
SUCCESS APB: APB second cycle             45271121
READ: reg_val = 191            45271220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10111111            45271220
ACTUAL DATA = 10111111            45271220
MSR_REG_VAL = 10110000            45271220
MSR_REG_TEMP = 10110000            45271220
TESTBENCH: DIFF_COUNTER =           0            45271221
1. PR_DATA = 10111111	PSEL = 1            45271221
2. PR_DATA = 10111111	PSEL = 0            45271320
CONFIG_BIT = 0100            45271320
SUCCESS  : Model control inputs getting reflected in MSR            45271320
GEN_COUNTER =         375            45271480
TESTBENCH: DIFF_COUNTER =           1            45271480
MSR_REG_VAL = 00011010            45271480
MSR_REG_TEMP = 00011010            45271480




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         374            45271570
SUCCESS APB: APB first cycle             45271621
SUCCESS APB: APB second cycle             45271721
READ: reg_val =  26            45271820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011010            45271820
ACTUAL DATA = 00011010            45271820
MSR_REG_VAL = 00010000            45271820
MSR_REG_TEMP = 00010000            45271820
TESTBENCH: DIFF_COUNTER =           0            45271821
1. PR_DATA = 00011010	PSEL = 1            45271821
2. PR_DATA = 00011010	PSEL = 0            45271920
CONFIG_BIT = 1110            45271920
SUCCESS  : Model control inputs getting reflected in MSR            45271920
GEN_COUNTER =         376            45272132
TESTBENCH: DIFF_COUNTER =           1            45272132
MSR_REG_VAL = 01000001            45272132
MSR_REG_TEMP = 01000001            45272132




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         375            45272270
SUCCESS APB: APB first cycle             45272321
SUCCESS APB: APB second cycle             45272421
READ: reg_val =  65            45272520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01000001            45272520
ACTUAL DATA = 01000001            45272520
MSR_REG_VAL = 01000000            45272520
MSR_REG_TEMP = 01000000            45272520
TESTBENCH: DIFF_COUNTER =           0            45272521
1. PR_DATA = 01000001	PSEL = 1            45272521
2. PR_DATA = 01000001	PSEL = 0            45272620
CONFIG_BIT = 1011            45272620
SUCCESS  : Model control inputs getting reflected in MSR            45272620
GEN_COUNTER =         377            45272620
TESTBENCH: DIFF_COUNTER =           1            45272620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         376            45272770
SUCCESS APB: APB first cycle             45272821
SUCCESS APB: APB second cycle             45272921
READ: reg_val =  64            45273020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01000000            45273020
ACTUAL DATA = 01000000            45273020
TESTBENCH: DIFF_COUNTER =           0            45273021
SUCCESS : Delta fields are getting default values (Low) afret MSR Read            45273021
GEN_COUNTER =         378            45273021
TESTBENCH: DIFF_COUNTER =           1            45273021
MSR_REG_VAL = 11111011            45273021
MSR_REG_TEMP = 11111011            45273021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         377            45273170
SUCCESS APB: APB first cycle             45273221
SUCCESS APB: APB second cycle             45273321
READ: reg_val = 251            45273420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            45273420
ACTUAL DATA = 11111011            45273420
MSR_REG_VAL = 11110000            45273420
MSR_REG_TEMP = 11110000            45273420
TESTBENCH: DIFF_COUNTER =           0            45273421
GEN_COUNTER =         379            45273421
TESTBENCH: DIFF_COUNTER =           1            45273421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         378            45273570
SUCCESS APB: APB first cycle             45273621
SUCCESS APB: APB second cycle             45273721
READ: reg_val = 240            45273820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            45273820
ACTUAL DATA = 11110000            45273820
TESTBENCH: DIFF_COUNTER =           0            45273821
MSR_REG_VAL = 00001111            45273821
MSR_REG_TEMP = 00001111            45273821
GEN_COUNTER =         380            45273831
TESTBENCH: DIFF_COUNTER =           1            45273831




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         379            45273970
SUCCESS APB: APB first cycle             45274021
SUCCESS APB: APB second cycle             45274121
READ: reg_val =  15            45274220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            45274220
ACTUAL DATA = 00001111            45274220
MSR_REG_VAL = 00000000            45274220
MSR_REG_TEMP = 00000000            45274220
TESTBENCH: DIFF_COUNTER =           0            45274221
GEN_COUNTER =         381            45274221
TESTBENCH: DIFF_COUNTER =           1            45274221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         380            45274370
SUCCESS APB: APB first cycle             45274421
SUCCESS APB: APB second cycle             45274521
READ: reg_val =   0            45274620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            45274620
ACTUAL DATA = 00000000            45274620
TESTBENCH: DIFF_COUNTER =           0            45274621
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines            45274621
GEN_COUNTER =         382            45274621
TESTBENCH: DIFF_COUNTER =           1            45274621
MSR_REG_VAL = 11111011            45274621
MSR_REG_TEMP = 11111011            45274621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         381            45274770
SUCCESS APB: APB first cycle             45274821
SUCCESS APB: APB second cycle             45274921
READ: reg_val = 251            45275020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            45275020
ACTUAL DATA = 11111011            45275020
MSR_REG_VAL = 11110000            45275020
MSR_REG_TEMP = 11110000            45275020
TESTBENCH: DIFF_COUNTER =           0            45275021
GEN_COUNTER =         383            45275021
TESTBENCH: DIFF_COUNTER =           1            45275021
MSR_REG_VAL = 00001111            45275021
MSR_REG_TEMP = 00001111            45275021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         382            45275170
SUCCESS APB: APB first cycle             45275221
SUCCESS APB: APB second cycle             45275321
READ: reg_val =  15            45275420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            45275420
ACTUAL DATA = 00001111            45275420
MSR_REG_VAL = 00000000            45275420
MSR_REG_TEMP = 00000000            45275420
TESTBENCH: DIFF_COUNTER =           0            45275421
GEN_COUNTER =         384            45275421
TESTBENCH: DIFF_COUNTER =           1            45275421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         383            45275570
SUCCESS APB: APB first cycle             45275621
SUCCESS APB: APB second cycle             45275721
READ: reg_val =   0            45275820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            45275820
ACTUAL DATA = 00000000            45275820
TESTBENCH: DIFF_COUNTER =           0            45275821
GEN_COUNTER =         385            45275821
TESTBENCH: DIFF_COUNTER =           1            45275821
MSR_REG_VAL = 11111011            45275821
MSR_REG_TEMP = 11111011            45275821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         384            45275970
SUCCESS APB: APB first cycle             45276021
SUCCESS APB: APB second cycle             45276121
READ: reg_val = 251            45276220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            45276220
ACTUAL DATA = 11111011            45276220
MSR_REG_VAL = 11110000            45276220
MSR_REG_TEMP = 11110000            45276220
TESTBENCH: DIFF_COUNTER =           0            45276221
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines            45276221
random_object_id=          7            45276696
INFO  @ 45276696ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          7
QUEUE_SIZE =           7            45276696
IIR_REG_VAL = 11000001            45276720
IIR_REG_TEMP = 11000001            45276720
COLLECTING IIR COVERAGE            45276720
IIR[3:1] = 000            45276720
IER_REG_VAL = 00000000            45276720
IER_REG_TEMP = 00000000            45276720
MCR_REG_VAL = 00000000            45276720
MCR_REG_TEMP = 00000000            45276720
MSR_REG_VAL = 00000000            45276720
MSR_REG_TEMP = 00000000            45276720
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            45276920
MSR_REG_TEMP = 11111011            45276920
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 45277022
GEN_COUNTER =         386            45277022
Data = 10000000            45277022
Mask = 00011111            45277022
config Data = 00011101            45277022
config Data = 10011101            45277022
BAUD_VALUE =       19200
GEN_COUNTER =         387            45277022
Data = 00001010            45277022
Mask = 00000000            45277022
config Data = 00011110            45277022
config Data = 00001010            45277022
GEN_COUNTER =         388            45277022
Data = 00000000            45277022
Mask = 00000000            45277022
config Data = 10011001            45277022
config Data = 00000000            45277022
GEN_COUNTER =         389            45277022
Data = 00011111            45277022
Mask = 00011111            45277022
config Data = 10000001            45277022
config Data = 00000001            45277022
GEN_COUNTER =         390            45277022
Data = 00000100            45277022
Mask = 00011011            45277022
config Data = 01110001            45277022
config Data = 00010101            45277022
GEN_COUNTER =         391            45277022
Data = 00001101            45277022
Mask = 11110010            45277022
config Data = 01111011            45277022
config Data = 01111111            45277022
TESTBENCH: DIFF_COUNTER =           6            45277022




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         385            45277170
SUCCESS APB: APB first cycle             45277221
SUCCESS APB: APB second cycle             45277321




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             45277420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011101
DLAB = 0
addr_offst = 00            45277420
write_reg: wr_data	=	10011101
byte_en	=	0001
Update bit fields            45277420
TESTBENCH: DIFF_COUNTER =           5            45277420
LCR_REG_VAL = 10011101            45277420
LCR_REG_TEMP = 10011101            45277420
Driver counter =         386            45277470
SUCCESS APB: APB first cycle             45277521
SUCCESS APB: APB second cycle             45277621




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             45277720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            45277720
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            45277720
TESTBENCH: DIFF_COUNTER =           4            45277720
DLL_REG_VAL = 00001010            45277720
DLL_REG_TEMP = 00001010            45277720
DLL, DLM has changed            45277720
Driver counter =         387            45277770
SUCCESS APB: APB first cycle             45277821
SUCCESS APB: APB second cycle             45277921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             45278020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            45278020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            45278020
TESTBENCH: DIFF_COUNTER =           3            45278020
Driver counter =         388            45278070
SUCCESS APB: APB first cycle             45278121
SUCCESS APB: APB second cycle             45278221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             45278320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000001
DLAB = 1
addr_offst = 00            45278320
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            45278320
TESTBENCH: DIFF_COUNTER =           2            45278320
LCR_REG_VAL = 00000001            45278320
LCR_REG_TEMP = 00000001            45278320
Driver counter =         389            45278370
SUCCESS APB: APB first cycle             45278421
SUCCESS APB: APB second cycle             45278521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             45278620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010101
DLAB = 0
addr_offst = 00            45278620
write_reg: wr_data	=	00010101
byte_en	=	0001
Update bit fields            45278620
TESTBENCH: DIFF_COUNTER =           1            45278620
LCR_REG_VAL = 00010101            45278620
LCR_REG_TEMP = 00010101            45278620
Driver counter =         390            45278670
SUCCESS APB: APB first cycle             45278721
SUCCESS APB: APB second cycle             45278821
Updating Regmap at             45278920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01111111
DLAB = 0
addr_offst = 00            45278920
write_reg: wr_data	=	01111111
byte_en	=	0001
Update bit fields            45278920
TESTBENCH: DIFF_COUNTER =           0            45278920
FCR_REG_VAL = 01001111            45278920
FCR_REG_TEMP = 01001111            45278920
INFO  @ 45278978ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 45278978ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 45278978ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         392            45278978
Data = 00001001            45278978
Mask = 11110010            45278978
config Data = 10010101            45278978
config Data = 10011001            45278978
TESTBENCH: DIFF_COUNTER =           1            45278978




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         391            45279070
SUCCESS APB: APB first cycle             45279121
SUCCESS APB: APB second cycle             45279221
Updating Regmap at             45279320
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10011001
DLAB = 0
addr_offst = 00            45279320
write_reg: wr_data	=	10011001
byte_en	=	0001
Update bit fields            45279320
TESTBENCH: DIFF_COUNTER =           0            45279320
FCR_REG_VAL = 10001001            45279320
FCR_REG_TEMP = 10001001            45279320
GEN_COUNTER =         393            45279630
Data = 00000000            45279630
Mask = 11111111            45279630
config Data = 00111111            45279630
config Data = 00111111            45279630
INFO  @ 45279630ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          -1
TESTBENCH: DIFF_COUNTER =           1            45279630




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         392            45279770
SUCCESS APB: APB first cycle             45279821
SUCCESS APB: APB second cycle             45279921
Updating Regmap at             45280020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111111
DLAB = 0
addr_offst = 00            45280020
write_reg: wr_data	=	00111111
byte_en	=	0001
Update bit fields            45280020
data is 00111111
TESTBENCH: DIFF_COUNTER =           0            45280020
LSR_REG_VAL = 00000000            45280020
LSR_REG_TEMP = 00000000            45280020
MODE1 FILL: XMIT_FIFO_COUNT	=	          0
GEN_COUNTER =         394            45280282
Data = 00000000            45280282
Mask = 11111111            45280282
config Data = 10111100            45280282
config Data = 10111100            45280282
INFO  @ 45280282ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           0
TESTBENCH: DIFF_COUNTER =           1            45280282




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         393            45280370
SUCCESS APB: APB first cycle             45280421
SUCCESS APB: APB second cycle             45280521
Updating Regmap at             45280620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111100
DLAB = 0
addr_offst = 00            45280620
write_reg: wr_data	=	10111100
byte_en	=	0001
Update bit fields            45280620
data is 10111100
TESTBENCH: DIFF_COUNTER =           0            45280620
MODE1 FILL: XMIT_FIFO_COUNT	=	          1
GEN_COUNTER =         395            45280934
Data = 00000000            45280934
Mask = 11111111            45280934
config Data = 00111001            45280934
config Data = 00111001            45280934
INFO  @ 45280934ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           1
TESTBENCH: DIFF_COUNTER =           1            45280934




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         394            45281070
SUCCESS APB: APB first cycle             45281121
SUCCESS APB: APB second cycle             45281221
Updating Regmap at             45281320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111001
DLAB = 0
addr_offst = 00            45281320
write_reg: wr_data	=	00111001
byte_en	=	0001
Update bit fields            45281320
data is 00111001
TESTBENCH: DIFF_COUNTER =           0            45281320
MODE1 FILL: XMIT_FIFO_COUNT	=	          2
GEN_COUNTER =         396            45281586
Data = 00000000            45281586
Mask = 11111111            45281586
config Data = 01010011            45281586
config Data = 01010011            45281586
INFO  @ 45281586ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           2
TESTBENCH: DIFF_COUNTER =           1            45281586




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         395            45281670
SUCCESS APB: APB first cycle             45281721
SUCCESS APB: APB second cycle             45281821
Updating Regmap at             45281920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010011
DLAB = 0
addr_offst = 00            45281920
write_reg: wr_data	=	01010011
byte_en	=	0001
Update bit fields            45281920
data is 01010011
TESTBENCH: DIFF_COUNTER =           0            45281920
MODE1 FILL: XMIT_FIFO_COUNT	=	          3
GEN_COUNTER =         397            45282238
Data = 00000000            45282238
Mask = 11111111            45282238
config Data = 11101101            45282238
config Data = 11101101            45282238
INFO  @ 45282238ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           3
TESTBENCH: DIFF_COUNTER =           1            45282238




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         396            45282370
SUCCESS APB: APB first cycle             45282421
SUCCESS APB: APB second cycle             45282521
Updating Regmap at             45282620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101101
DLAB = 0
addr_offst = 00            45282620
write_reg: wr_data	=	11101101
byte_en	=	0001
Update bit fields            45282620
data is 11101101
TESTBENCH: DIFF_COUNTER =           0            45282620
MODE1 FILL: XMIT_FIFO_COUNT	=	          4
GEN_COUNTER =         398            45282890
Data = 00000000            45282890
Mask = 11111111            45282890
config Data = 11010111            45282890
config Data = 11010111            45282890
INFO  @ 45282890ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           4
TESTBENCH: DIFF_COUNTER =           1            45282890




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         397            45282970
SUCCESS APB: APB first cycle             45283021
SUCCESS APB: APB second cycle             45283121
Updating Regmap at             45283220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11010111
DLAB = 0
addr_offst = 00            45283220
write_reg: wr_data	=	11010111
byte_en	=	0001
Update bit fields            45283220
data is 11010111
TESTBENCH: DIFF_COUNTER =           0            45283220
MODE1 FILL: XMIT_FIFO_COUNT	=	          5
GEN_COUNTER =         399            45283542
Data = 00000000            45283542
Mask = 11111111            45283542
config Data = 00111100            45283542
config Data = 00111100            45283542
INFO  @ 45283542ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           5
TESTBENCH: DIFF_COUNTER =           1            45283542




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         398            45283670
SUCCESS APB: APB first cycle             45283721
SUCCESS APB: APB second cycle             45283821
Updating Regmap at             45283920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 0
addr_offst = 00            45283920
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            45283920
data is 00111100
TESTBENCH: DIFF_COUNTER =           0            45283920
MODE1 FILL: XMIT_FIFO_COUNT	=	          6
GEN_COUNTER =         400            45284194
Data = 00000000            45284194
Mask = 11111111            45284194
config Data = 11100111            45284194
config Data = 11100111            45284194
INFO  @ 45284194ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           6
TESTBENCH: DIFF_COUNTER =           1            45284194




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         399            45284270
SUCCESS APB: APB first cycle             45284321
SUCCESS APB: APB second cycle             45284421
Updating Regmap at             45284520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100111
DLAB = 0
addr_offst = 00            45284520
write_reg: wr_data	=	11100111
byte_en	=	0001
Update bit fields            45284520
data is 11100111
TESTBENCH: DIFF_COUNTER =           0            45284520
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =         401            45284846
Data = 00000000            45284846
Mask = 11111111            45284846
config Data = 11011011            45284846
config Data = 11011011            45284846
INFO  @ 45284846ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1            45284846




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         400            45284970
SUCCESS APB: APB first cycle             45285021
SUCCESS APB: APB second cycle             45285121
INFO  @ 45285172ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Updating Regmap at             45285220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011011
DLAB = 0
addr_offst = 00            45285220
write_reg: wr_data	=	11011011
byte_en	=	0001
Update bit fields            45285220
data is 11011011
TESTBENCH: DIFF_COUNTER =           0            45285220
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =         402            45285498
Data = 00000000            45285498
Mask = 11111111            45285498
config Data = 00100110            45285498
config Data = 00100110            45285498
INFO  @ 45285498ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1            45285498




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         401            45285570
SUCCESS APB: APB first cycle             45285621
SUCCESS APB: APB second cycle             45285721
Updating Regmap at             45285820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100110
DLAB = 0
addr_offst = 00            45285820
write_reg: wr_data	=	00100110
byte_en	=	0001
Update bit fields            45285820
data is 00100110
TESTBENCH: DIFF_COUNTER =           0            45285820
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =         403            45285824
Data = 00000000            45285824
Mask = 11111111            45285824
config Data = 10010101            45285824
config Data = 10010101            45285824
INFO  @ 45285824ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1            45285824




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         402            45285970
SUCCESS APB: APB first cycle             45286021
SUCCESS APB: APB second cycle             45286121
Updating Regmap at             45286220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010101
DLAB = 0
addr_offst = 00            45286220
write_reg: wr_data	=	10010101
byte_en	=	0001
Update bit fields            45286220
data is 10010101
TESTBENCH: DIFF_COUNTER =           0            45286220
MODE1 FILL: XMIT_FIFO_COUNT	=	          9
GEN_COUNTER =         404            45286476
Data = 00000000            45286476
Mask = 11111111            45286476
config Data = 10010011            45286476
config Data = 10010011            45286476
INFO  @ 45286476ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           9
TESTBENCH: DIFF_COUNTER =           1            45286476




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         403            45286570
SUCCESS APB: APB first cycle             45286621
SUCCESS APB: APB second cycle             45286721
Updating Regmap at             45286820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010011
DLAB = 0
addr_offst = 00            45286820
write_reg: wr_data	=	10010011
byte_en	=	0001
Update bit fields            45286820
data is 10010011
TESTBENCH: DIFF_COUNTER =           0            45286820
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         405            45287128
Data = 00000000            45287128
Mask = 11111111            45287128
config Data = 11001011            45287128
config Data = 11001011            45287128
INFO  @ 45287128ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1            45287128




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         404            45287270
SUCCESS APB: APB first cycle             45287321
SUCCESS APB: APB second cycle             45287421
Updating Regmap at             45287520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001011
DLAB = 0
addr_offst = 00            45287520
write_reg: wr_data	=	11001011
byte_en	=	0001
Update bit fields            45287520
data is 11001011
TESTBENCH: DIFF_COUNTER =           0            45287520
MODE1 FILL: XMIT_FIFO_COUNT	=	         11
GEN_COUNTER =         406            45287780
Data = 00000000            45287780
Mask = 11111111            45287780
config Data = 00010111            45287780
config Data = 00010111            45287780
INFO  @ 45287780ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          11
TESTBENCH: DIFF_COUNTER =           1            45287780




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         405            45287870
SUCCESS APB: APB first cycle             45287921
SUCCESS APB: APB second cycle             45288021
Updating Regmap at             45288120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010111
DLAB = 0
addr_offst = 00            45288120
write_reg: wr_data	=	00010111
byte_en	=	0001
Update bit fields            45288120
data is 00010111
TESTBENCH: DIFF_COUNTER =           0            45288120
MODE1 FILL: XMIT_FIFO_COUNT	=	         12
GEN_COUNTER =         407            45288432
Data = 00000000            45288432
Mask = 11111111            45288432
config Data = 00110101            45288432
config Data = 00110101            45288432
INFO  @ 45288432ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          12
TESTBENCH: DIFF_COUNTER =           1            45288432




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         406            45288570
SUCCESS APB: APB first cycle             45288621
SUCCESS APB: APB second cycle             45288721
Updating Regmap at             45288820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110101
DLAB = 0
addr_offst = 00            45288820
write_reg: wr_data	=	00110101
byte_en	=	0001
Update bit fields            45288820
data is 00110101
TESTBENCH: DIFF_COUNTER =           0            45288820
MODE1 FILL: XMIT_FIFO_COUNT	=	         13
GEN_COUNTER =         408            45289084
Data = 00000000            45289084
Mask = 11111111            45289084
config Data = 01110000            45289084
config Data = 01110000            45289084
INFO  @ 45289084ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          13
TESTBENCH: DIFF_COUNTER =           1            45289084




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         407            45289170
SUCCESS APB: APB first cycle             45289221
SUCCESS APB: APB second cycle             45289321
Updating Regmap at             45289420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01110000
DLAB = 0
addr_offst = 00            45289420
write_reg: wr_data	=	01110000
byte_en	=	0001
Update bit fields            45289420
data is 01110000
TESTBENCH: DIFF_COUNTER =           0            45289420
MODE1 FILL: XMIT_FIFO_COUNT	=	         14
GEN_COUNTER =         409            45289736
Data = 00000000            45289736
Mask = 11111111            45289736
config Data = 11001001            45289736
config Data = 11001001            45289736
INFO  @ 45289736ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          14
TESTBENCH: DIFF_COUNTER =           1            45289736




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         408            45289870
SUCCESS APB: APB first cycle             45289921
SUCCESS APB: APB second cycle             45290021
Updating Regmap at             45290120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001001
DLAB = 0
addr_offst = 00            45290120
write_reg: wr_data	=	11001001
byte_en	=	0001
Update bit fields            45290120
data is 11001001
TESTBENCH: DIFF_COUNTER =           0            45290120
MODE1 FILL: XMIT_FIFO_COUNT	=	         15
INFO  @ 45291040ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn InActive for XMIT_FIFO count =          15, indicating FIFO FULL
Wait for character transmission            45291040
SUCCESS: tx_Start bit detected after 8 cycles45311252
INFO  @ 45311252ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
RX:ERROR: EVEN PARITY ERROR            45330812
LSR_REG_VAL = 10000100            45330812
LSR_REG_TEMP = 10000100            45330812
LSR_DATA = 10000100            45330822
LSR_DATA_INTF = 10000100            45330822
ERROR: FRAMING ERROR detected            45382972
addr_offst = 00            45382972
write_reg: wr_data	=	01010010
byte_en	=	0001
Update bit fields            45382972
data is 01010010

LSR_REG_VAL = 10001100            45382972
LSR_REG_TEMP = 10001100            45382972
LSR_REG_VAL = 10001101            45383298
LSR_REG_TEMP = 10001101            45383298
TRANSMISSION without parity ->             45624212
INFO  @ 45728532ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 45754612ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11111100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 45754612ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 45754612ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11111100
INFO  @ 45754612ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	252
INFO  @ 45754612ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11111100
INFO  @ 45754612ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	252
INFO  @ 45754612ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            45757872
MODE1: XMIT_FIFO_COUNT	=	         14
Wait for character transmission            45757872
SUCCESS: tx_Start bit detected after 8 cycles45780692
INFO  @ 45780692ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             46093652
INFO  @ 46197972ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 46224052ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11110000
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 46224052ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 46224052ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11110000
INFO  @ 46224052ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	240
INFO  @ 46224052ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11110000
INFO  @ 46224052ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	240
INFO  @ 46224052ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            46227312
MODE1: XMIT_FIFO_COUNT	=	         13
Wait for character transmission            46227312
SUCCESS: tx_Start bit detected after 8 cycles46250132
INFO  @ 46250132ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             46563092
INFO  @ 46667412ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 46693492ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11100100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 46693492ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 46693492ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11100100
INFO  @ 46693492ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	228
INFO  @ 46693492ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11100100
INFO  @ 46693492ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	228
INFO  @ 46693492ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            46696752
MODE1: XMIT_FIFO_COUNT	=	         12
Wait for character transmission            46696752
SUCCESS: tx_Start bit detected after 8 cycles46719572
INFO  @ 46719572ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             47032532
INFO  @ 47136852ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 47162932ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01001100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 47162932ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 47162932ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01001100
INFO  @ 47162932ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 76
INFO  @ 47162932ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01001100
INFO  @ 47162932ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 76
INFO  @ 47162932ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            47166192
MODE1: XMIT_FIFO_COUNT	=	         11
Wait for character transmission            47166192
SUCCESS: tx_Start bit detected after 8 cycles47189012
INFO  @ 47189012ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             47501972
INFO  @ 47606292ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 47632372ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10110100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 47632372ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 47632372ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10110100
INFO  @ 47632372ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	180
INFO  @ 47632372ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10110100
INFO  @ 47632372ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	180
INFO  @ 47632372ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            47635632
MODE1: XMIT_FIFO_COUNT	=	         10
Wait for character transmission            47635632
SUCCESS: tx_Start bit detected after 8 cycles47658452
INFO  @ 47658452ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             47971412
INFO  @ 48075732ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 48101812ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01011100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 48101812ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 48101812ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01011100
INFO  @ 48101812ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 92
INFO  @ 48101812ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01011100
INFO  @ 48101812ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 92
INFO  @ 48101812ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            48105072
MODE1: XMIT_FIFO_COUNT	=	          9
Wait for character transmission            48105072
SUCCESS: tx_Start bit detected after 8 cycles48127892
INFO  @ 48127892ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             48440852
INFO  @ 48545172ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 48571252ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11110000
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 48571252ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 48571252ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11110000
INFO  @ 48571252ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	240
INFO  @ 48571252ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11110000
INFO  @ 48571252ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	240
INFO  @ 48571252ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            48574512
MODE1: XMIT_FIFO_COUNT	=	          8
Wait for character transmission            48574512
SUCCESS: tx_Start bit detected after 8 cycles48597332
INFO  @ 48597332ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             48910292
INFO  @ 49014612ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 49040692ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10011100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 49040692ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 49040692ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10011100
INFO  @ 49040692ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	156
INFO  @ 49040692ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10011100
INFO  @ 49040692ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	156
INFO  @ 49040692ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            49043952
MODE1: XMIT_FIFO_COUNT	=	          7
Wait for character transmission            49043952
SUCCESS: tx_Start bit detected after 8 cycles49066772
INFO  @ 49066772ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             49379732
INFO  @ 49484052ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 49510132ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01101100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 49510132ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 49510132ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01101100
INFO  @ 49510132ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	108
INFO  @ 49510132ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01101100
INFO  @ 49510132ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	108
INFO  @ 49510132ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            49513392
MODE1: XMIT_FIFO_COUNT	=	          6
Wait for character transmission            49513392
SUCCESS: tx_Start bit detected after 8 cycles49536212
INFO  @ 49536212ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             49849172
INFO  @ 49953492ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 49979572ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10011000
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 49979572ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 49979572ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10011000
INFO  @ 49979572ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	152
INFO  @ 49979572ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10011000
INFO  @ 49979572ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	152
INFO  @ 49979572ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            49982832
MODE1: XMIT_FIFO_COUNT	=	          5
Wait for character transmission            49982832
SUCCESS: tx_Start bit detected after 8 cycles50005652
INFO  @ 50005652ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             50318612
INFO  @ 50422932ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 50449012ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01010100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 50449012ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 50449012ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01010100
INFO  @ 50449012ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 84
INFO  @ 50449012ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01010100
INFO  @ 50449012ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 84
INFO  @ 50449012ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            50452272
MODE1: XMIT_FIFO_COUNT	=	          4
Wait for character transmission            50452272
SUCCESS: tx_Start bit detected after 8 cycles50475092
INFO  @ 50475092ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             50788052
INFO  @ 50892372ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 50918452ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01001100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 50918452ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 50918452ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01001100
INFO  @ 50918452ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 76
INFO  @ 50918452ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01001100
INFO  @ 50918452ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 76
INFO  @ 50918452ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            50921712
MODE1: XMIT_FIFO_COUNT	=	          3
Wait for character transmission            50921712
SUCCESS: tx_Start bit detected after 8 cycles50944532
INFO  @ 50944532ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             51257492
INFO  @ 51361812ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 51387892ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00101100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 51387892ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 51387892ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00101100
INFO  @ 51387892ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 44
INFO  @ 51387892ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00101100
INFO  @ 51387892ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 44
INFO  @ 51387892ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            51391152
MODE1: XMIT_FIFO_COUNT	=	          2
Wait for character transmission            51391152
SUCCESS: tx_Start bit detected after 8 cycles51413972
INFO  @ 51413972ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             51726932
INFO  @ 51831252ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 51857332ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01011100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 51857332ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 51857332ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01011100
INFO  @ 51857332ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 92
INFO  @ 51857332ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01011100
INFO  @ 51857332ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 92
INFO  @ 51857332ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            51860592
MODE1: XMIT_FIFO_COUNT	=	          1
Wait for character transmission            51860592
SUCCESS: tx_Start bit detected after 8 cycles51883412
INFO  @ 51883412ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             52196372
INFO  @ 52300692ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 52326772ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11010100
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 52326772ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 52326772ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11010100
INFO  @ 52326772ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	212
INFO  @ 52326772ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11010100
INFO  @ 52326772ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	212
INFO  @ 52326772ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            52330032
MODE1: XMIT_FIFO_COUNT	=	          0
Wait for character transmission            52330032
SUCCESS: tx_Start bit detected after 8 cycles52352852
INFO  @ 52352852ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             52665812
INFO  @ 52770132ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 52796212ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11000000
data_length =           6
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 52796212ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 52796212ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11000000
INFO  @ 52796212ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	192
INFO  @ 52796212ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11000000
INFO  @ 52796212ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	192
INFO  @ 52796212ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 10101101            52796538
LSR_REG_TEMP = 10101101            52796538
Release for character transmission            52799472
MODE1: XMIT_FIFO_COUNT	=	         -1
INFO  @ 52800124ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: MODE1: TXRDYn Active since TXFIFO CLEARED by TRANSMISSION
random_object_id=          3            52800776
INFO  @ 52800776ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 52800776ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 52800776ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =           8            52800776
LCR_REG_VAL = 00000000            52800820
LCR_REG_TEMP = 00000000            52800820
LSR_REG_VAL = 01100000            52800820
LSR_REG_TEMP = 01100000            52800820
FCR_REG_VAL = 00000001            52800820
FCR_REG_TEMP = 00000001            52800820
MSR_REG_VAL = 00000000            52800820
MSR_REG_TEMP = 00000000            52800820
DLL_REG_VAL = 00000000            52800820
DLL_REG_TEMP = 00000000            52800820
DLL, DLM has changed            52800820
GEN_COUNTER =         410            52801020
Data = 10000000            52801020
Mask = 00011111            52801020
config Data = 11110110            52801020
config Data = 10010110            52801020
BAUD_VALUE =       19200
GEN_COUNTER =         411            52801020
Data = 00001010            52801020
Mask = 00000000            52801020
config Data = 11001001            52801020
config Data = 00001010            52801020
GEN_COUNTER =         412            52801020
Data = 00000000            52801020
Mask = 00000000            52801020
config Data = 00101111            52801020
config Data = 00000000            52801020
GEN_COUNTER =         413            52801020
Data = 00011111            52801020
Mask = 00011111            52801020
config Data = 10010010            52801020
config Data = 00010010            52801020
LSR[0] is not Set after Reset -> 52801020
GEN_COUNTER =         414            52801020
Data = 01011111            52801020
Mask = 01011111            52801020
config Data = 11101101            52801020
config Data = 01001101            52801020
GEN_COUNTER =         415            52801020
Data = 00000101            52801020
Mask = 11111010            52801020
config Data = 11111111            52801020
config Data = 11111111            52801020
Trigger-level = 01000000            52801020
GEN_COUNTER =         416            52801020
Data = 01000001            52801020
Mask = 00111100            52801020
config Data = 00101011            52801020
config Data = 01101001            52801020
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           7            52801020
MSR_REG_VAL = 11111011            52801020
MSR_REG_TEMP = 11111011            52801020




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7            52801120
Driver counter =         409            52801170
SUCCESS APB: APB first cycle             52801221
SUCCESS APB: APB second cycle             52801321




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             52801420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010110
DLAB = 0
addr_offst = 00            52801420
write_reg: wr_data	=	10010110
byte_en	=	0001
Update bit fields            52801420
TESTBENCH: DIFF_COUNTER =           6            52801420
LCR_REG_VAL = 10010110            52801420
LCR_REG_TEMP = 10010110            52801420
Driver counter =         410            52801470
SUCCESS APB: APB first cycle             52801521
SUCCESS APB: APB second cycle             52801621




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             52801720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            52801720
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            52801720
TESTBENCH: DIFF_COUNTER =           5            52801720
DLL_REG_VAL = 00001010            52801720
DLL_REG_TEMP = 00001010            52801720
DLL, DLM has changed            52801720
Driver counter =         411            52801770
SUCCESS APB: APB first cycle             52801821
SUCCESS APB: APB second cycle             52801921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             52802020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            52802020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            52802020
TESTBENCH: DIFF_COUNTER =           4            52802020
Driver counter =         412            52802070
SUCCESS APB: APB first cycle             52802121
SUCCESS APB: APB second cycle             52802221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             52802320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010010
DLAB = 1
addr_offst = 00            52802320
write_reg: wr_data	=	00010010
byte_en	=	0001
Update bit fields            52802320
TESTBENCH: DIFF_COUNTER =           3            52802320
LCR_REG_VAL = 00010010            52802320
LCR_REG_TEMP = 00010010            52802320
Driver counter =         413            52802370
SUCCESS APB: APB first cycle             52802421
SUCCESS APB: APB second cycle             52802521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             52802620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01001101
DLAB = 0
addr_offst = 00            52802620
write_reg: wr_data	=	01001101
byte_en	=	0001
Update bit fields            52802620
TESTBENCH: DIFF_COUNTER =           2            52802620
LCR_REG_VAL = 01001101            52802620
LCR_REG_TEMP = 01001101            52802620
Driver counter =         414            52802670
SUCCESS APB: APB first cycle             52802721
SUCCESS APB: APB second cycle             52802821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             52802920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00            52802920
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields            52802920
TESTBENCH: DIFF_COUNTER =           1            52802920
IER_REG_VAL = 00001111            52802920
IER_REG_TEMP = 00001111            52802920
IIR_REG_VAL = 11000010            52802920
IIR_REG_TEMP = 11000010            52802920
COLLECTING IIR COVERAGE            52802920
IIR[3:1] = 001            52802920
Driver counter =         415            52802970
SUCCESS APB: APB first cycle             52803021
SUCCESS APB: APB second cycle             52803121
Updating Regmap at             52803220
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01101001
DLAB = 0
addr_offst = 00            52803220
write_reg: wr_data	=	01101001
byte_en	=	0001
Update bit fields            52803220
TESTBENCH: DIFF_COUNTER =           0            52803220
FCR_REG_VAL = 01001001            52803220
FCR_REG_TEMP = 01001001            52803220
REGMAP: CHAR_LENGTH =          10            52803220
TESTCASE TRIGGER_DEPTH =           4            52803220
TIMEOUT WAIT,           1 ->             52803220
FRAME_COUNT =           1            52803220
PAR_VAL = 0            52803220
PAR_FRAME = 1
i =           6            52803220
CHARACTER FRAME TIME =          10            52803220
CHARACTER LENGTH = 01            52803220
***** Starting detection on Receiver side *****52803220
TIMEOUT WAIT,           2 ->             52805666
TIMEOUT WAIT,           3 ->             52808926
TIMEOUT WAIT,           4 ->             52812186
TIMEOUT WAIT,           5 ->             52815446
TIMEOUT WAIT,           6 ->             52818706
TIMEOUT WAIT,           7 ->             52821966
TIMEOUT WAIT,           8 ->             52825226
TIMEOUT WAIT,           9 ->             52828486
SUCCESS: rx_Start bit detected after 8 cycles52828486
**** Initiate capturing frame bits ***********52828486
TIMEOUT WAIT,          10 ->             52831746
TIMEOUT WAIT,          11 ->             52835006
TIMEOUT WAIT,          12 ->             52838266
TIMEOUT WAIT,          13 ->             52841526
TIMEOUT WAIT,          14 ->             52844786
TIMEOUT WAIT,          15 ->             52848046
TIMEOUT WAIT,          16 ->             52851306
TIMEOUT WAIT,          17 ->             52854566
TIMEOUT WAIT,          18 ->             52857826
TIMEOUT WAIT,          19 ->             52861086
TIMEOUT WAIT,          20 ->             52864346
TIMEOUT WAIT,          21 ->             52867606
TIMEOUT WAIT,          22 ->             52870866
TIMEOUT WAIT,          23 ->             52874126
TIMEOUT WAIT,          24 ->             52877386
TIMEOUT WAIT,          25 ->             52880646
TIMEOUT WAIT,          26 ->             52883906
TIMEOUT WAIT,          27 ->             52887166
TIMEOUT WAIT,          28 ->             52890426
TIMEOUT WAIT,          29 ->             52893686
TIMEOUT WAIT,          30 ->             52896946
TIMEOUT WAIT,          31 ->             52900206
TIMEOUT WAIT,          32 ->             52903466
TIMEOUT WAIT,          33 ->             52906726
TIMEOUT WAIT,          34 ->             52909986
TIMEOUT WAIT,          35 ->             52913246
TIMEOUT WAIT,          36 ->             52916506
TIMEOUT WAIT,          37 ->             52919766
TIMEOUT WAIT,          38 ->             52923026
TIMEOUT WAIT,          39 ->             52926286
TIMEOUT WAIT,          40 ->             52929546
TIMEOUT WAIT,          41 ->             52932806
TIMEOUT WAIT,          42 ->             52936066
TIMEOUT WAIT,          43 ->             52939326
TIMEOUT WAIT,          44 ->             52942586
TIMEOUT WAIT,          45 ->             52945846
TIMEOUT WAIT,          46 ->             52949106
TIMEOUT WAIT,          47 ->             52952366
TIMEOUT WAIT,          48 ->             52955626
TIMEOUT WAIT,          49 ->             52958886
TIMEOUT WAIT,          50 ->             52962146
TIMEOUT WAIT,          51 ->             52965406
TIMEOUT WAIT,          52 ->             52968666
TIMEOUT WAIT,          53 ->             52971926
TIMEOUT WAIT,          54 ->             52975186
TIMEOUT WAIT,          55 ->             52978446
TIMEOUT WAIT,          56 ->             52981706
TIMEOUT WAIT,          57 ->             52984966
TIMEOUT WAIT,          58 ->             52988226
TIMEOUT WAIT,          59 ->             52991486
TIMEOUT WAIT,          60 ->             52994746
TIMEOUT WAIT,          61 ->             52998006
TIMEOUT WAIT,          62 ->             53001266
TIMEOUT WAIT,          63 ->             53004526
TIMEOUT WAIT,          64 ->             53007786
TIMEOUT WAIT,          65 ->             53011046
TIMEOUT WAIT,          66 ->             53014306
TIMEOUT WAIT,          67 ->             53017566
TIMEOUT WAIT,          68 ->             53020826
TIMEOUT WAIT,          69 ->             53024086
TIMEOUT WAIT,          70 ->             53027346
TIMEOUT WAIT,          71 ->             53030606
TIMEOUT WAIT,          72 ->             53033866
TIMEOUT WAIT,          73 ->             53037126
TIMEOUT WAIT,          74 ->             53040386
TIMEOUT WAIT,          75 ->             53043646
TIMEOUT WAIT,          76 ->             53046906
TIMEOUT WAIT,          77 ->             53050166
TIMEOUT WAIT,          78 ->             53053426
TIMEOUT WAIT,          79 ->             53056686
TIMEOUT WAIT,          80 ->             53059946
TIMEOUT WAIT,          81 ->             53063206
TIMEOUT WAIT,          82 ->             53066466
TIMEOUT WAIT,          83 ->             53069726
TIMEOUT WAIT,          84 ->             53072986
TIMEOUT WAIT,          85 ->             53076246
TIMEOUT WAIT,          86 ->             53079506
TIMEOUT WAIT,          87 ->             53082766
TIMEOUT WAIT,          88 ->             53086026
TIMEOUT WAIT,          89 ->             53089286
TIMEOUT WAIT,          90 ->             53092546
TIMEOUT WAIT,          91 ->             53095806
TIMEOUT WAIT,          92 ->             53099066
TIMEOUT WAIT,          93 ->             53102326
TIMEOUT WAIT,          94 ->             53105586
TIMEOUT WAIT,          95 ->             53108846
TIMEOUT WAIT,          96 ->             53112106
TIMEOUT WAIT,          97 ->             53115366
TIMEOUT WAIT,          98 ->             53118626
TIMEOUT WAIT,          99 ->             53121886
TIMEOUT WAIT,         100 ->             53125146
TIMEOUT WAIT,         101 ->             53128406
TIMEOUT WAIT,         102 ->             53131666
TIMEOUT WAIT,         103 ->             53134926
TIMEOUT WAIT,         104 ->             53138186
TIMEOUT WAIT,         105 ->             53141446
TIMEOUT WAIT,         106 ->             53144706
TIMEOUT WAIT,         107 ->             53147966
TIMEOUT WAIT,         108 ->             53151226
TIMEOUT WAIT,         109 ->             53154486
TIMEOUT WAIT,         110 ->             53157746
TIMEOUT WAIT,         111 ->             53161006
TIMEOUT WAIT,         112 ->             53164266
TIMEOUT WAIT,         113 ->             53167526
TIMEOUT WAIT,         114 ->             53170786
TIMEOUT WAIT,         115 ->             53174046
TIMEOUT WAIT,         116 ->             53177306
TIMEOUT WAIT,         117 ->             53180566
TIMEOUT WAIT,         118 ->             53183826
TIMEOUT WAIT,         119 ->             53187086
TIMEOUT WAIT,         120 ->             53190346
TIMEOUT WAIT,         121 ->             53193606
RX:SUCCESS: ODD PARITY            53193606
TIMEOUT WAIT,         122 ->             53196866
TIMEOUT WAIT,         123 ->             53200126
TIMEOUT WAIT,         124 ->             53203386
TIMEOUT WAIT,         125 ->             53206646
TIMEOUT WAIT,         126 ->             53209906
TIMEOUT WAIT,         127 ->             53213166
TIMEOUT WAIT,         128 ->             53216426
TIMEOUT WAIT,         129 ->             53219686
TIMEOUT WAIT,         130 ->             53222946
TIMEOUT WAIT,         131 ->             53226206
TIMEOUT WAIT,         132 ->             53229466
TIMEOUT WAIT,         133 ->             53232726
TIMEOUT WAIT,         134 ->             53235986
TIMEOUT WAIT,         135 ->             53239246
TIMEOUT WAIT,         136 ->             53242506
TIMEOUT WAIT,         137 ->             53245766
TIMEOUT WAIT,         138 ->             53249026
TIMEOUT WAIT,         139 ->             53252286
TIMEOUT WAIT,         140 ->             53255546
TIMEOUT WAIT,         141 ->             53258806
TIMEOUT WAIT,         142 ->             53262066
TIMEOUT WAIT,         143 ->             53265326
TIMEOUT WAIT,         144 ->             53268586
TIMEOUT WAIT,         145 ->             53271846
TIMEOUT WAIT,         146 ->             53275106
TIMEOUT WAIT,         147 ->             53278366
TIMEOUT WAIT,         148 ->             53281626
TIMEOUT WAIT,         149 ->             53284886
TIMEOUT WAIT,         150 ->             53288146
TIMEOUT WAIT,         151 ->             53291406
TIMEOUT WAIT,         152 ->             53294666
TIMEOUT WAIT,         153 ->             53297926
SUCCESS: STOP bit detected            53297926
addr_offst = 00            53297926
write_reg: wr_data	=	10101100
byte_en	=	0001
Update bit fields            53297926
data is 10101100

LSR_REG_VAL = 01100001            53298252
LSR_REG_TEMP = 01100001            53298252
TIMEOUT WAIT,         154 ->             53301186
TIMEOUT WAIT,         155 ->             53304446
TIMEOUT WAIT,         156 ->             53307706
TIMEOUT WAIT,         157 ->             53310966
TIMEOUT WAIT,         158 ->             53314226
TIMEOUT WAIT,         159 ->             53317486
TIMEOUT WAIT,         160 ->             53320746
TIMEOUT WAIT,         161 ->             53324006
TIMEOUT WAIT,         162 ->             53327266
TIMEOUT WAIT,         163 ->             53330526
TIMEOUT WAIT,         164 ->             53333786
TIMEOUT WAIT,         165 ->             53337046
TIMEOUT WAIT,         166 ->             53340306
TIMEOUT WAIT,         167 ->             53343566
TIMEOUT WAIT,         168 ->             53346826
TIMEOUT WAIT,         169 ->             53350086
TIMEOUT WAIT,         170 ->             53353346
TIMEOUT WAIT,         171 ->             53356606
TIMEOUT WAIT,         172 ->             53359866
TIMEOUT WAIT,         173 ->             53363126
TIMEOUT WAIT,         174 ->             53366386
TIMEOUT WAIT,         175 ->             53369646
TIMEOUT WAIT,         176 ->             53372906
TIMEOUT WAIT,         177 ->             53376166
TIMEOUT WAIT,         178 ->             53379426
TIMEOUT WAIT,         179 ->             53382686
TIMEOUT WAIT,         180 ->             53385946
TIMEOUT WAIT,         181 ->             53389206
TIMEOUT WAIT,         182 ->             53392466
TIMEOUT WAIT,         183 ->             53395726
TIMEOUT WAIT,         184 ->             53398986
TIMEOUT WAIT,         185 ->             53402246
TIMEOUT WAIT,         186 ->             53405506
TIMEOUT WAIT,         187 ->             53408766
TIMEOUT WAIT,         188 ->             53412026
TIMEOUT WAIT,         189 ->             53415286
TIMEOUT WAIT,         190 ->             53418546
TIMEOUT WAIT,         191 ->             53421806
TIMEOUT WAIT,         192 ->             53425066
TIMEOUT WAIT,         193 ->             53428326
TIMEOUT WAIT,         194 ->             53431586
TIMEOUT WAIT,         195 ->             53434846
TIMEOUT WAIT,         196 ->             53438106
TIMEOUT WAIT,         197 ->             53441366
TIMEOUT WAIT,         198 ->             53444626
TIMEOUT WAIT,         199 ->             53447886
TIMEOUT WAIT,         200 ->             53451146
TIMEOUT WAIT,         201 ->             53454406
TIMEOUT WAIT,         202 ->             53457666
TIMEOUT WAIT,         203 ->             53460926
TIMEOUT WAIT,         204 ->             53464186
TIMEOUT WAIT,         205 ->             53467446
TIMEOUT WAIT,         206 ->             53470706
TIMEOUT WAIT,         207 ->             53473966
TIMEOUT WAIT,         208 ->             53477226
TIMEOUT WAIT,         209 ->             53480486
TIMEOUT WAIT,         210 ->             53483746
TIMEOUT WAIT,         211 ->             53487006
TIMEOUT WAIT,         212 ->             53490266
TIMEOUT WAIT,         213 ->             53493526
TIMEOUT WAIT,         214 ->             53496786
TIMEOUT WAIT,         215 ->             53500046
TIMEOUT WAIT,         216 ->             53503306
TIMEOUT WAIT,         217 ->             53506566
TIMEOUT WAIT,         218 ->             53509826
TIMEOUT WAIT,         219 ->             53513086
TIMEOUT WAIT,         220 ->             53516346
TIMEOUT WAIT,         221 ->             53519606
TIMEOUT WAIT,         222 ->             53522866
TIMEOUT WAIT,         223 ->             53526126
TIMEOUT WAIT,         224 ->             53529386
TIMEOUT WAIT,         225 ->             53532646
TIMEOUT WAIT,         226 ->             53535906
TIMEOUT WAIT,         227 ->             53539166
TIMEOUT WAIT,         228 ->             53542426
TIMEOUT WAIT,         229 ->             53545686
TIMEOUT WAIT,         230 ->             53548946
TIMEOUT WAIT,         231 ->             53552206
TIMEOUT WAIT,         232 ->             53555466
TIMEOUT WAIT,         233 ->             53558726
TIMEOUT WAIT,         234 ->             53561986
TIMEOUT WAIT,         235 ->             53565246
TIMEOUT WAIT,         236 ->             53568506
TIMEOUT WAIT,         237 ->             53571766
TIMEOUT WAIT,         238 ->             53575026
TIMEOUT WAIT,         239 ->             53578286
TIMEOUT WAIT,         240 ->             53581546
TIMEOUT WAIT,         241 ->             53584806
TIMEOUT WAIT,         242 ->             53588066
TIMEOUT WAIT,         243 ->             53591326
TIMEOUT WAIT,         244 ->             53594586
TIMEOUT WAIT,         245 ->             53597846
TIMEOUT WAIT,         246 ->             53601106
TIMEOUT WAIT,         247 ->             53604366
TIMEOUT WAIT,         248 ->             53607626
TIMEOUT WAIT,         249 ->             53610886
TIMEOUT WAIT,         250 ->             53614146
TIMEOUT WAIT,         251 ->             53617406
TIMEOUT WAIT,         252 ->             53620666
TIMEOUT WAIT,         253 ->             53623926
TIMEOUT WAIT,         254 ->             53627186
TIMEOUT WAIT,         255 ->             53630446
TIMEOUT WAIT,         256 ->             53633706
TIMEOUT WAIT,         257 ->             53636966
TIMEOUT WAIT,         258 ->             53640226
TIMEOUT WAIT,         259 ->             53643486
TIMEOUT WAIT,         260 ->             53646746
TIMEOUT WAIT,         261 ->             53650006
TIMEOUT WAIT,         262 ->             53653266
TIMEOUT WAIT,         263 ->             53656526
TIMEOUT WAIT,         264 ->             53659786
TIMEOUT WAIT,         265 ->             53663046
TIMEOUT WAIT,         266 ->             53666306
TIMEOUT WAIT,         267 ->             53669566
TIMEOUT WAIT,         268 ->             53672826
TIMEOUT WAIT,         269 ->             53676086
TIMEOUT WAIT,         270 ->             53679346
TIMEOUT WAIT,         271 ->             53682606
TIMEOUT WAIT,         272 ->             53685866
TIMEOUT WAIT,         273 ->             53689126
TIMEOUT WAIT,         274 ->             53692386
TIMEOUT WAIT,         275 ->             53695646
TIMEOUT WAIT,         276 ->             53698906
TIMEOUT WAIT,         277 ->             53702166
TIMEOUT WAIT,         278 ->             53705426
TIMEOUT WAIT,         279 ->             53708686
TIMEOUT WAIT,         280 ->             53711946
TIMEOUT WAIT,         281 ->             53715206
TIMEOUT WAIT,         282 ->             53718466
TIMEOUT WAIT,         283 ->             53721726
TIMEOUT WAIT,         284 ->             53724986
TIMEOUT WAIT,         285 ->             53728246
TIMEOUT WAIT,         286 ->             53731506
TIMEOUT WAIT,         287 ->             53734766
TIMEOUT WAIT,         288 ->             53738026
TIMEOUT WAIT,         289 ->             53741286
TIMEOUT WAIT,         290 ->             53744546
TIMEOUT WAIT,         291 ->             53747806
TIMEOUT WAIT,         292 ->             53751066
TIMEOUT WAIT,         293 ->             53754326
TIMEOUT WAIT,         294 ->             53757586
TIMEOUT WAIT,         295 ->             53760846
TIMEOUT WAIT,         296 ->             53764106
TIMEOUT WAIT,         297 ->             53767366
TIMEOUT WAIT,         298 ->             53770626
TIMEOUT WAIT,         299 ->             53773886
TIMEOUT WAIT,         300 ->             53777146
TIMEOUT WAIT,         301 ->             53780406
TIMEOUT WAIT,         302 ->             53783666
TIMEOUT WAIT,         303 ->             53786926
TIMEOUT WAIT,         304 ->             53790186
TIMEOUT WAIT,         305 ->             53793446
TIMEOUT WAIT,         306 ->             53796706
TIMEOUT WAIT,         307 ->             53799966
TIMEOUT WAIT,         308 ->             53803226
TIMEOUT WAIT,         309 ->             53806486
TIMEOUT WAIT,         310 ->             53809746
TIMEOUT WAIT,         311 ->             53813006
TIMEOUT WAIT,         312 ->             53816266
TIMEOUT WAIT,         313 ->             53819526
TIMEOUT WAIT,         314 ->             53822786
TIMEOUT WAIT,         315 ->             53826046
TIMEOUT WAIT,         316 ->             53829306
TIMEOUT WAIT,         317 ->             53832566
TIMEOUT WAIT,         318 ->             53835826
TIMEOUT WAIT,         319 ->             53839086
TIMEOUT WAIT,         320 ->             53842346
TIMEOUT WAIT,         321 ->             53845606
TIMEOUT WAIT,         322 ->             53848866
TIMEOUT WAIT,         323 ->             53852126
TIMEOUT WAIT,         324 ->             53855386
TIMEOUT WAIT,         325 ->             53858646
TIMEOUT WAIT,         326 ->             53861906
TIMEOUT WAIT,         327 ->             53865166
TIMEOUT WAIT,         328 ->             53868426
TIMEOUT WAIT,         329 ->             53871686
TIMEOUT WAIT,         330 ->             53874946
TIMEOUT WAIT,         331 ->             53878206
TIMEOUT WAIT,         332 ->             53881466
TIMEOUT WAIT,         333 ->             53884726
TIMEOUT WAIT,         334 ->             53887986
TIMEOUT WAIT,         335 ->             53891246
TIMEOUT WAIT,         336 ->             53894506
TIMEOUT WAIT,         337 ->             53897766
TIMEOUT WAIT,         338 ->             53901026
TIMEOUT WAIT,         339 ->             53904286
TIMEOUT WAIT,         340 ->             53907546
TIMEOUT WAIT,         341 ->             53910806
TIMEOUT WAIT,         342 ->             53914066
TIMEOUT WAIT,         343 ->             53917326
TIMEOUT WAIT,         344 ->             53920586
TIMEOUT WAIT,         345 ->             53923846
TIMEOUT WAIT,         346 ->             53927106
TIMEOUT WAIT,         347 ->             53930366
TIMEOUT WAIT,         348 ->             53933626
TIMEOUT WAIT,         349 ->             53936886
TIMEOUT WAIT,         350 ->             53940146
TIMEOUT WAIT,         351 ->             53943406
TIMEOUT WAIT,         352 ->             53946666
TIMEOUT WAIT,         353 ->             53949926
TIMEOUT WAIT,         354 ->             53953186
TIMEOUT WAIT,         355 ->             53956446
TIMEOUT WAIT,         356 ->             53959706
TIMEOUT WAIT,         357 ->             53962966
TIMEOUT WAIT,         358 ->             53966226
TIMEOUT WAIT,         359 ->             53969486
TIMEOUT WAIT,         360 ->             53972746
TIMEOUT WAIT,         361 ->             53976006
TIMEOUT WAIT,         362 ->             53979266
TIMEOUT WAIT,         363 ->             53982526
TIMEOUT WAIT,         364 ->             53985786
TIMEOUT WAIT,         365 ->             53989046
TIMEOUT WAIT,         366 ->             53992306
TIMEOUT WAIT,         367 ->             53995566
TIMEOUT WAIT,         368 ->             53998826
TIMEOUT WAIT,         369 ->             54002086
TIMEOUT WAIT,         370 ->             54005346
TIMEOUT WAIT,         371 ->             54008606
TIMEOUT WAIT,         372 ->             54011866
TIMEOUT WAIT,         373 ->             54015126
TIMEOUT WAIT,         374 ->             54018386
TIMEOUT WAIT,         375 ->             54021646
TIMEOUT WAIT,         376 ->             54024906
TIMEOUT WAIT,         377 ->             54028166
TIMEOUT WAIT,         378 ->             54031426
TIMEOUT WAIT,         379 ->             54034686
TIMEOUT WAIT,         380 ->             54037946
TIMEOUT WAIT,         381 ->             54041206
TIMEOUT WAIT,         382 ->             54044466
TIMEOUT WAIT,         383 ->             54047726
TIMEOUT WAIT,         384 ->             54050986
TIMEOUT WAIT,         385 ->             54054246
TIMEOUT WAIT,         386 ->             54057506
TIMEOUT WAIT,         387 ->             54060766
TIMEOUT WAIT,         388 ->             54064026
TIMEOUT WAIT,         389 ->             54067286
TIMEOUT WAIT,         390 ->             54070546
TIMEOUT WAIT,         391 ->             54073806
TIMEOUT WAIT,         392 ->             54077066
TIMEOUT WAIT,         393 ->             54080326
TIMEOUT WAIT,         394 ->             54083586
TIMEOUT WAIT,         395 ->             54086846
TIMEOUT WAIT,         396 ->             54090106
TIMEOUT WAIT,         397 ->             54093366
TIMEOUT WAIT,         398 ->             54096626
TIMEOUT WAIT,         399 ->             54099886
TIMEOUT WAIT,         400 ->             54103146
TIMEOUT WAIT,         401 ->             54106406
TIMEOUT WAIT,         402 ->             54109666
TIMEOUT WAIT,         403 ->             54112926
TIMEOUT WAIT,         404 ->             54116186
TIMEOUT WAIT,         405 ->             54119446
TIMEOUT WAIT,         406 ->             54122706
TIMEOUT WAIT,         407 ->             54125966
TIMEOUT WAIT,         408 ->             54129226
TIMEOUT WAIT,         409 ->             54132486
TIMEOUT WAIT,         410 ->             54135746
TIMEOUT WAIT,         411 ->             54139006
TIMEOUT WAIT,         412 ->             54142266
TIMEOUT WAIT,         413 ->             54145526
TIMEOUT WAIT,         414 ->             54148786
TIMEOUT WAIT,         415 ->             54152046
TIMEOUT WAIT,         416 ->             54155306
TIMEOUT WAIT,         417 ->             54158566
TIMEOUT WAIT,         418 ->             54161826
TIMEOUT WAIT,         419 ->             54165086
TIMEOUT WAIT,         420 ->             54168346
TIMEOUT WAIT,         421 ->             54171606
TIMEOUT WAIT,         422 ->             54174866
TIMEOUT WAIT,         423 ->             54178126
TIMEOUT WAIT,         424 ->             54181386
TIMEOUT WAIT,         425 ->             54184646
TIMEOUT WAIT,         426 ->             54187906
TIMEOUT WAIT,         427 ->             54191166
TIMEOUT WAIT,         428 ->             54194426
TIMEOUT WAIT,         429 ->             54197686
TIMEOUT WAIT,         430 ->             54200946
TIMEOUT WAIT,         431 ->             54204206
TIMEOUT WAIT,         432 ->             54207466
TIMEOUT WAIT,         433 ->             54210726
TIMEOUT WAIT,         434 ->             54213986
TIMEOUT WAIT,         435 ->             54217246
TIMEOUT WAIT,         436 ->             54220506
TIMEOUT WAIT,         437 ->             54223766
TIMEOUT WAIT,         438 ->             54227026
TIMEOUT WAIT,         439 ->             54230286
TIMEOUT WAIT,         440 ->             54233546
TIMEOUT WAIT,         441 ->             54236806
TIMEOUT WAIT,         442 ->             54240066
TIMEOUT WAIT,         443 ->             54243326
TIMEOUT WAIT,         444 ->             54246586
TIMEOUT WAIT,         445 ->             54249846
TIMEOUT WAIT,         446 ->             54253106
TIMEOUT WAIT,         447 ->             54256366
TIMEOUT WAIT,         448 ->             54259626
TIMEOUT WAIT,         449 ->             54262886
TIMEOUT WAIT,         450 ->             54266146
TIMEOUT WAIT,         451 ->             54269406
TIMEOUT WAIT,         452 ->             54272666
TIMEOUT WAIT,         453 ->             54275926
TIMEOUT WAIT,         454 ->             54279186
TIMEOUT WAIT,         455 ->             54282446
TIMEOUT WAIT,         456 ->             54285706
TIMEOUT WAIT,         457 ->             54288966
TIMEOUT WAIT,         458 ->             54292226
TIMEOUT WAIT,         459 ->             54295486
TIMEOUT WAIT,         460 ->             54298746
TIMEOUT WAIT,         461 ->             54302006
TIMEOUT WAIT,         462 ->             54305266
TIMEOUT WAIT,         463 ->             54308526
TIMEOUT WAIT,         464 ->             54311786
TIMEOUT WAIT,         465 ->             54315046
TIMEOUT WAIT,         466 ->             54318306
TIMEOUT WAIT,         467 ->             54321566
TIMEOUT WAIT,         468 ->             54324826
TIMEOUT WAIT,         469 ->             54328086
TIMEOUT WAIT,         470 ->             54331346
TIMEOUT WAIT,         471 ->             54334606
TIMEOUT WAIT,         472 ->             54337866
TIMEOUT WAIT,         473 ->             54341126
TIMEOUT WAIT,         474 ->             54344386
TIMEOUT WAIT,         475 ->             54347646
TIMEOUT WAIT,         476 ->             54350906
TIMEOUT WAIT,         477 ->             54354166
TIMEOUT WAIT,         478 ->             54357426
TIMEOUT WAIT,         479 ->             54360686
TIMEOUT WAIT,         480 ->             54363946
TIMEOUT WAIT,         481 ->             54367206
TIMEOUT WAIT,         482 ->             54370466
TIMEOUT WAIT,         483 ->             54373726
TIMEOUT WAIT,         484 ->             54376986
TIMEOUT WAIT,         485 ->             54380246
TIMEOUT WAIT,         486 ->             54383506
TIMEOUT WAIT,         487 ->             54386766
TIMEOUT WAIT,         488 ->             54390026
TIMEOUT WAIT,         489 ->             54393286
TIMEOUT WAIT,         490 ->             54396546
TIMEOUT WAIT,         491 ->             54399806
TIMEOUT WAIT,         492 ->             54403066
TIMEOUT WAIT,         493 ->             54406326
TIMEOUT WAIT,         494 ->             54409586
TIMEOUT WAIT,         495 ->             54412846
TIMEOUT WAIT,         496 ->             54416106
TIMEOUT WAIT,         497 ->             54419366
TIMEOUT WAIT,         498 ->             54422626
TIMEOUT WAIT,         499 ->             54425886
TIMEOUT WAIT,         500 ->             54429146
TIMEOUT WAIT,         501 ->             54432406
TIMEOUT WAIT,         502 ->             54435666
TIMEOUT WAIT,         503 ->             54438926
TIMEOUT WAIT,         504 ->             54442186
TIMEOUT WAIT,         505 ->             54445446
TIMEOUT WAIT,         506 ->             54448706
TIMEOUT WAIT,         507 ->             54451966
TIMEOUT WAIT,         508 ->             54455226
TIMEOUT WAIT,         509 ->             54458486
TIMEOUT WAIT,         510 ->             54461746
TIMEOUT WAIT,         511 ->             54465006
TIMEOUT WAIT,         512 ->             54468266
TIMEOUT WAIT,         513 ->             54471526
TIMEOUT WAIT,         514 ->             54474786
TIMEOUT WAIT,         515 ->             54478046
TIMEOUT WAIT,         516 ->             54481306
TIMEOUT WAIT,         517 ->             54484566
TIMEOUT WAIT,         518 ->             54487826
TIMEOUT WAIT,         519 ->             54491086
TIMEOUT WAIT,         520 ->             54494346
TIMEOUT WAIT,         521 ->             54497606
TIMEOUT WAIT,         522 ->             54500866
TIMEOUT WAIT,         523 ->             54504126
TIMEOUT WAIT,         524 ->             54507386
TIMEOUT WAIT,         525 ->             54510646
TIMEOUT WAIT,         526 ->             54513906
TIMEOUT WAIT,         527 ->             54517166
TIMEOUT WAIT,         528 ->             54520426
TIMEOUT WAIT,         529 ->             54523686
TIMEOUT WAIT,         530 ->             54526946
TIMEOUT WAIT,         531 ->             54530206
TIMEOUT WAIT,         532 ->             54533466
TIMEOUT WAIT,         533 ->             54536726
TIMEOUT WAIT,         534 ->             54539986
TIMEOUT WAIT,         535 ->             54543246
TIMEOUT WAIT,         536 ->             54546506
TIMEOUT WAIT,         537 ->             54549766
TIMEOUT WAIT,         538 ->             54553026
TIMEOUT WAIT,         539 ->             54556286
TIMEOUT WAIT,         540 ->             54559546
TIMEOUT WAIT,         541 ->             54562806
TIMEOUT WAIT,         542 ->             54566066
TIMEOUT WAIT,         543 ->             54569326
TIMEOUT WAIT,         544 ->             54572586
TIMEOUT WAIT,         545 ->             54575846
TIMEOUT WAIT,         546 ->             54579106
TIMEOUT WAIT,         547 ->             54582366
TIMEOUT WAIT,         548 ->             54585626
TIMEOUT WAIT,         549 ->             54588886
TIMEOUT WAIT,         550 ->             54592146
TIMEOUT WAIT,         551 ->             54595406
TIMEOUT WAIT,         552 ->             54598666
TIMEOUT WAIT,         553 ->             54601926
TIMEOUT WAIT,         554 ->             54605186
TIMEOUT WAIT,         555 ->             54608446
TIMEOUT WAIT,         556 ->             54611706
TIMEOUT WAIT,         557 ->             54614966
TIMEOUT WAIT,         558 ->             54618226
TIMEOUT WAIT,         559 ->             54621486
TIMEOUT WAIT,         560 ->             54624746
TIMEOUT WAIT,         561 ->             54628006
TIMEOUT WAIT,         562 ->             54631266
TIMEOUT WAIT,         563 ->             54634526
TIMEOUT WAIT,         564 ->             54637786
TIMEOUT WAIT,         565 ->             54641046
TIMEOUT WAIT,         566 ->             54644306
TIMEOUT WAIT,         567 ->             54647566
TIMEOUT WAIT,         568 ->             54650826
TIMEOUT WAIT,         569 ->             54654086
TIMEOUT WAIT,         570 ->             54657346
TIMEOUT WAIT,         571 ->             54660606
TIMEOUT WAIT,         572 ->             54663866
TIMEOUT WAIT,         573 ->             54667126
TIMEOUT WAIT,         574 ->             54670386
TIMEOUT WAIT,         575 ->             54673646
TIMEOUT WAIT,         576 ->             54676906
TIMEOUT WAIT,         577 ->             54680166
TIMEOUT WAIT,         578 ->             54683426
TIMEOUT WAIT,         579 ->             54686686
TIMEOUT WAIT,         580 ->             54689946
TIMEOUT WAIT,         581 ->             54693206
TIMEOUT WAIT,         582 ->             54696466
TIMEOUT WAIT,         583 ->             54699726
TIMEOUT WAIT,         584 ->             54702986
TIMEOUT WAIT,         585 ->             54706246
TIMEOUT WAIT,         586 ->             54709506
TIMEOUT WAIT,         587 ->             54712766
TIMEOUT WAIT,         588 ->             54716026
TIMEOUT WAIT,         589 ->             54719286
TIMEOUT WAIT,         590 ->             54722546
TIMEOUT WAIT,         591 ->             54725806
TIMEOUT WAIT,         592 ->             54729066
TIMEOUT WAIT,         593 ->             54732326
TIMEOUT WAIT,         594 ->             54735586
TIMEOUT WAIT,         595 ->             54738846
TIMEOUT WAIT,         596 ->             54742106
TIMEOUT WAIT,         597 ->             54745366
TIMEOUT WAIT,         598 ->             54748626
TIMEOUT WAIT,         599 ->             54751886
TIMEOUT WAIT,         600 ->             54755146
TIMEOUT WAIT,         601 ->             54758406
TIMEOUT WAIT,         602 ->             54761666
TIMEOUT WAIT,         603 ->             54764926
TIMEOUT WAIT,         604 ->             54768186
TIMEOUT WAIT,         605 ->             54771446
TIMEOUT WAIT,         606 ->             54774706
TIMEOUT WAIT,         607 ->             54777966
TIMEOUT WAIT,         608 ->             54781226
TIMEOUT WAIT,         609 ->             54784486
TIMEOUT WAIT,         610 ->             54787746
TIMEOUT WAIT,         611 ->             54791006
TIMEOUT WAIT,         612 ->             54794266
TIMEOUT WAIT,         613 ->             54797526
TIMEOUT WAIT,         614 ->             54800786
TIMEOUT WAIT,         615 ->             54804046
TIMEOUT WAIT,         616 ->             54807306
TIMEOUT WAIT,         617 ->             54810566
TIMEOUT WAIT,         618 ->             54813826
TIMEOUT WAIT,         619 ->             54817086
TIMEOUT WAIT,         620 ->             54820346
TIMEOUT WAIT,         621 ->             54823606
TIMEOUT WAIT,         622 ->             54826866
TIMEOUT WAIT,         623 ->             54830126
TIMEOUT WAIT,         624 ->             54833386
TIMEOUT WAIT,         625 ->             54836646
TIMEOUT WAIT,         626 ->             54839906
TIMEOUT WAIT,         627 ->             54843166
TIMEOUT WAIT,         628 ->             54846426
TIMEOUT WAIT,         629 ->             54849686
TIMEOUT WAIT,         630 ->             54852946
TIMEOUT WAIT,         631 ->             54856206
TIMEOUT WAIT,         632 ->             54859466
TIMEOUT WAIT,         633 ->             54862726
TIMEOUT WAIT,         634 ->             54865986
TIMEOUT WAIT,         635 ->             54869246
TIMEOUT WAIT,         636 ->             54872506
TIMEOUT WAIT,         637 ->             54875766
TIMEOUT WAIT,         638 ->             54879026
TIMEOUT WAIT,         639 ->             54882286
TIMEOUT WAIT,         640 ->             54885546
TIMEOUT WAIT,         641 ->             54888806
GEN_COUNTER =         417            54892066
Warning : Trigger level flag (LCR2) is not set in DUT : UART            54892066
TESTBENCH: DIFF_COUNTER =           1            54892066




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         416            54892170
SUCCESS APB: APB first cycle             54892221
SUCCESS APB: APB second cycle             54892321
READ: reg_val =  97            54892420
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            54892420
ACTUAL DATA = 01100001            54892420
TESTBENCH: DIFF_COUNTER =           0            54892421
GEN_COUNTER =         418            57503326
Timeout interrupt detected successfully            57503326
GEN_COUNTER =         419            57503326
TESTBENCH: DIFF_COUNTER =           2            57503326




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         417            57503470
SUCCESS APB: APB first cycle             57503521
SUCCESS APB: APB second cycle             57503621
READ: reg_val =  97            57503720
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            57503720
ACTUAL DATA = 01100001            57503720




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            57503721
Driver counter =         418            57503770
SUCCESS APB: APB first cycle             57503821
SUCCESS APB: APB second cycle             57503921
READ: reg_val =  97            57504020
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            57504020
ACTUAL DATA = 01100001            57504020
SUCCESS APB: APB first cycle             57504121
SUCCESS APB: APB second cycle             57504221
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10101100            57504320
ACTUAL DATA = 00101011            57504320
TESTBENCH: DIFF_COUNTER =           0            57504321
LSR_REG_VAL = 01100000            57504630
LSR_REG_TEMP = 01100000            57504630
random_object_id=          5            57507238
INFO  @ 57507238ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =           9            57507238
LCR_REG_VAL = 00000000            57507320
LCR_REG_TEMP = 00000000            57507320
FCR_REG_VAL = 00000001            57507320
FCR_REG_TEMP = 00000001            57507320
IIR_REG_VAL = 11000001            57507320
IIR_REG_TEMP = 11000001            57507320
COLLECTING IIR COVERAGE            57507320
IIR[3:1] = 000            57507320
IER_REG_VAL = 00000000            57507320
IER_REG_TEMP = 00000000            57507320
MSR_REG_VAL = 00000000            57507320
MSR_REG_TEMP = 00000000            57507320
DLL_REG_VAL = 00000000            57507320
DLL_REG_TEMP = 00000000            57507320
DLL, DLM has changed            57507320
LSR[0] is not Set after Reset -> 57507520
GEN_COUNTER =         420            57507520
Data = 10000000            57507520
Mask = 00011111            57507520
config Data = 10111101            57507520
config Data = 10011101            57507520
BAUD_VALUE =       19200
GEN_COUNTER =         421            57507520
Data = 00001010            57507520
Mask = 00000000            57507520
config Data = 00101111            57507520
config Data = 00001010            57507520
GEN_COUNTER =         422            57507520
Data = 00000000            57507520
Mask = 00000000            57507520
config Data = 10110011            57507520
config Data = 00000000            57507520
GEN_COUNTER =         423            57507520
Data = 00011111            57507520
Mask = 00011111            57507520
config Data = 10011011            57507520
config Data = 00011011            57507520
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           4            57507520
MSR_REG_VAL = 11111011            57507520
MSR_REG_TEMP = 11111011            57507520




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         419            57507670
SUCCESS APB: APB first cycle             57507721
SUCCESS APB: APB second cycle             57507821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             57507920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011101
DLAB = 0
addr_offst = 00            57507920
write_reg: wr_data	=	10011101
byte_en	=	0001
Update bit fields            57507920
TESTBENCH: DIFF_COUNTER =           3            57507920
LCR_REG_VAL = 10011101            57507920
LCR_REG_TEMP = 10011101            57507920
Driver counter =         420            57507970
SUCCESS APB: APB first cycle             57508021
SUCCESS APB: APB second cycle             57508121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             57508220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            57508220
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            57508220
TESTBENCH: DIFF_COUNTER =           2            57508220
DLL_REG_VAL = 00001010            57508220
DLL_REG_TEMP = 00001010            57508220
DLL, DLM has changed            57508220
Driver counter =         421            57508270
SUCCESS APB: APB first cycle             57508321
SUCCESS APB: APB second cycle             57508421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             57508520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            57508520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            57508520
TESTBENCH: DIFF_COUNTER =           1            57508520
Driver counter =         422            57508570
SUCCESS APB: APB first cycle             57508621
SUCCESS APB: APB second cycle             57508721
Updating Regmap at             57508820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011011
DLAB = 1
addr_offst = 00            57508820
write_reg: wr_data	=	00011011
byte_en	=	0001
Update bit fields            57508820
TESTBENCH: DIFF_COUNTER =           0            57508820
LCR_REG_VAL = 00011011            57508820
LCR_REG_TEMP = 00011011            57508820
1. CHECK LOOPBACK TIME            57508820
GEN_COUNTER =         424            57508820
Data = 00011111            57508820
Mask = 11100000            57508820
config Data = 01110000            57508820
config Data = 01111111            57508820
GEN_COUNTER =         425            57508820
Data = 00000011            57508820
Mask = 00010000            57508820
config Data = 11111110            57508820
config Data = 00010011            57508820
GEN_COUNTER =         426            57508820
Data = 00000001            57508820
Mask = 00111000            57508820
config Data = 10100101            57508820
config Data = 00100001            57508820
GEN_COUNTER =         427            57508820
Data = 00001111            57508820
Mask = 11110000            57508820
config Data = 00000110            57508820
config Data = 00001111            57508820
GEN_COUNTER =         428            57508820
GEN_COUNTER =         429            57508820
Data = 11000110            57508820
Mask = 00000000            57508820
config Data = 11100000            57508820
config Data = 11000110            57508820
TESTBENCH: DIFF_COUNTER =           6            57508820




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         423            57508970
SUCCESS APB: APB first cycle             57509021
SUCCESS APB: APB second cycle             57509121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             57509220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 01111111
DLAB = 0
addr_offst = 00            57509220
write_reg: wr_data	=	01111111
byte_en	=	0001
Update bit fields            57509220
TESTBENCH: DIFF_COUNTER =           5            57509220
MCR_REG_VAL = 00011111            57509220
MCR_REG_TEMP = 00011111            57509220
Driver counter =         424            57509270
SUCCESS APB: APB first cycle             57509321
SUCCESS APB: APB second cycle             57509421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             57509520
TESTBENCH: DIFF_COUNTER =           4            57509520
Driver counter =         425            57509570
SUCCESS APB: APB first cycle             57509621
SUCCESS APB: APB second cycle             57509721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             57509820
TESTBENCH: DIFF_COUNTER =           3            57509820
Driver counter =         426            57509870
SUCCESS APB: APB first cycle             57509921
SUCCESS APB: APB second cycle             57510021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             57510120
TESTBENCH: DIFF_COUNTER =           2            57510120
Driver counter =         427            57510170
SUCCESS APB: APB first cycle             57510221
SUCCESS APB: APB second cycle             57510321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            57510421
Driver counter =         428            57510470
SUCCESS APB: APB first cycle             57510521
SUCCESS APB: APB second cycle             57510621
Updating Regmap at             57510720
TESTBENCH: DIFF_COUNTER =           0            57510720
2. CHECK LOOPBACK TIME            57510720
GEN_COUNTER =         430            58030478
TESTBENCH: DIFF_COUNTER =           1            58030478




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         429            58030570
SUCCESS APB: APB first cycle             58030621
SUCCESS APB: APB second cycle             58030721
TESTBENCH: DIFF_COUNTER =           0            58030821
SUCCESS : data transmitted and received are same in loop-back mode            58030821
read_data = 11000110	temp_data = 11000110            58030821
GEN_COUNTER =         431            58030821
TESTBENCH: DIFF_COUNTER =           1            58030821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         430            58030970
SUCCESS APB: APB first cycle             58031021
SUCCESS APB: APB second cycle             58031121
TESTBENCH: DIFF_COUNTER =           0            58031221
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode            58031221
GEN_COUNTER =         432            58031221
TESTBENCH: DIFF_COUNTER =           1            58031221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         431            58031370
SUCCESS APB: APB first cycle             58031421
SUCCESS APB: APB second cycle             58031521
TESTBENCH: DIFF_COUNTER =           0            58031621
1. dtr_dsr = 1            58031621
1. cts_rts = 1            58031621
1. out1_ri = 1            58031621
1. out2_dcd = 1            58031621
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111            58031621
LCR_REG_VAL = 00000000            58033720
LCR_REG_TEMP = 00000000            58033720
MCR_REG_VAL = 00000000            58033720
MCR_REG_TEMP = 00000000            58033720
MSR_REG_VAL = 00000000            58033720
MSR_REG_TEMP = 00000000            58033720
DLL_REG_VAL = 00000000            58033720
DLL_REG_TEMP = 00000000            58033720
DLL, DLM has changed            58033720
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            58033920
MSR_REG_TEMP = 11111011            58033920
random_object_id=          5            58034380
INFO  @ 58034380ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =          10            58034380
MSR_REG_VAL = 00000000            58034420
MSR_REG_TEMP = 00000000            58034420
LSR[0] is not Set after Reset -> 58034620
GEN_COUNTER =         433            58034620
Data = 10000000            58034620
Mask = 00011111            58034620
config Data = 00100011            58034620
config Data = 10000011            58034620
BAUD_VALUE =       19200
GEN_COUNTER =         434            58034620
Data = 00001010            58034620
Mask = 00000000            58034620
config Data = 10010011            58034620
config Data = 00001010            58034620
GEN_COUNTER =         435            58034620
Data = 00000000            58034620
Mask = 00000000            58034620
config Data = 00101010            58034620
config Data = 00000000            58034620
GEN_COUNTER =         436            58034620
Data = 00011111            58034620
Mask = 00011111            58034620
config Data = 01101111            58034620
config Data = 00001111            58034620
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           4            58034620
MSR_REG_VAL = 11111011            58034620
MSR_REG_TEMP = 11111011            58034620




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         432            58034770
SUCCESS APB: APB first cycle             58034821
SUCCESS APB: APB second cycle             58034921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             58035020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000011
DLAB = 0
addr_offst = 00            58035020
write_reg: wr_data	=	10000011
byte_en	=	0001
Update bit fields            58035020
TESTBENCH: DIFF_COUNTER =           3            58035020
LCR_REG_VAL = 10000011            58035020
LCR_REG_TEMP = 10000011            58035020
Driver counter =         433            58035070
SUCCESS APB: APB first cycle             58035121
SUCCESS APB: APB second cycle             58035221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             58035320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            58035320
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            58035320
TESTBENCH: DIFF_COUNTER =           2            58035320
DLL_REG_VAL = 00001010            58035320
DLL_REG_TEMP = 00001010            58035320
DLL, DLM has changed            58035320
Driver counter =         434            58035370
SUCCESS APB: APB first cycle             58035421
SUCCESS APB: APB second cycle             58035521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             58035620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            58035620
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            58035620
TESTBENCH: DIFF_COUNTER =           1            58035620
Driver counter =         435            58035670
SUCCESS APB: APB first cycle             58035721
SUCCESS APB: APB second cycle             58035821
Updating Regmap at             58035920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001111
DLAB = 1
addr_offst = 00            58035920
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            58035920
TESTBENCH: DIFF_COUNTER =           0            58035920
LCR_REG_VAL = 00001111            58035920
LCR_REG_TEMP = 00001111            58035920
1. CHECK LOOPBACK TIME            58035920
GEN_COUNTER =         437            58035920
Data = 00011111            58035920
Mask = 11100000            58035920
config Data = 01010110            58035920
config Data = 01011111            58035920
GEN_COUNTER =         438            58035920
Data = 00000011            58035920
Mask = 00010000            58035920
config Data = 01010000            58035920
config Data = 00010011            58035920
GEN_COUNTER =         439            58035920
Data = 00000001            58035920
Mask = 00111000            58035920
config Data = 10101100            58035920
config Data = 00101001            58035920
GEN_COUNTER =         440            58035920
Data = 00001111            58035920
Mask = 11110000            58035920
config Data = 00101001            58035920
config Data = 00101111            58035920
GEN_COUNTER =         441            58035920
GEN_COUNTER =         442            58035920
Data = 10111100            58035920
Mask = 00000000            58035920
config Data = 10011111            58035920
config Data = 10111100            58035920
TESTBENCH: DIFF_COUNTER =           6            58035920




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         436            58036070
SUCCESS APB: APB first cycle             58036121
SUCCESS APB: APB second cycle             58036221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             58036320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 01011111
DLAB = 0
addr_offst = 00            58036320
write_reg: wr_data	=	01011111
byte_en	=	0001
Update bit fields            58036320
TESTBENCH: DIFF_COUNTER =           5            58036320
MCR_REG_VAL = 00011111            58036320
MCR_REG_TEMP = 00011111            58036320
Driver counter =         437            58036370
SUCCESS APB: APB first cycle             58036421
SUCCESS APB: APB second cycle             58036521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             58036620
TESTBENCH: DIFF_COUNTER =           4            58036620
Driver counter =         438            58036670
SUCCESS APB: APB first cycle             58036721
SUCCESS APB: APB second cycle             58036821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             58036920
TESTBENCH: DIFF_COUNTER =           3            58036920
Driver counter =         439            58036970
SUCCESS APB: APB first cycle             58037021
SUCCESS APB: APB second cycle             58037121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             58037220
TESTBENCH: DIFF_COUNTER =           2            58037220
Driver counter =         440            58037270
SUCCESS APB: APB first cycle             58037321
SUCCESS APB: APB second cycle             58037421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            58037521
Driver counter =         441            58037570
SUCCESS APB: APB first cycle             58037621
SUCCESS APB: APB second cycle             58037721
Updating Regmap at             58037820
TESTBENCH: DIFF_COUNTER =           0            58037820
2. CHECK LOOPBACK TIME            58037820
GEN_COUNTER =         443            58557620
TESTBENCH: DIFF_COUNTER =           1            58557620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         442            58557670
SUCCESS APB: APB first cycle             58557721
SUCCESS APB: APB second cycle             58557821
TESTBENCH: DIFF_COUNTER =           0            58557921
SUCCESS : data transmitted and received are same in loop-back mode            58557921
read_data = 10111100	temp_data = 10111100            58557921
GEN_COUNTER =         444            58557921
TESTBENCH: DIFF_COUNTER =           1            58557921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         443            58558070
SUCCESS APB: APB first cycle             58558121
SUCCESS APB: APB second cycle             58558221
TESTBENCH: DIFF_COUNTER =           0            58558321
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode            58558321
GEN_COUNTER =         445            58558321
TESTBENCH: DIFF_COUNTER =           1            58558321




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         444            58558470
SUCCESS APB: APB first cycle             58558521
SUCCESS APB: APB second cycle             58558621
TESTBENCH: DIFF_COUNTER =           0            58558721
1. dtr_dsr = 1            58558721
1. cts_rts = 1            58558721
1. out1_ri = 1            58558721
1. out2_dcd = 1            58558721
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111            58558721
LCR_REG_VAL = 00000000            58560820
LCR_REG_TEMP = 00000000            58560820
MCR_REG_VAL = 00000000            58560820
MCR_REG_TEMP = 00000000            58560820
MSR_REG_VAL = 00000000            58560820
MSR_REG_TEMP = 00000000            58560820
DLL_REG_VAL = 00000000            58560820
DLL_REG_TEMP = 00000000            58560820
DLL, DLM has changed            58560820
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            58561020
MSR_REG_TEMP = 11111011            58561020
random_object_id=          3            58561522
INFO  @ 58561522ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 58561522ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 58561522ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =          11            58561522
MSR_REG_VAL = 00000000            58561620
MSR_REG_TEMP = 00000000            58561620
GEN_COUNTER =         446            58561820
Data = 10000000            58561820
Mask = 00011111            58561820
config Data = 01101000            58561820
config Data = 10001000            58561820
BAUD_VALUE =       19200
GEN_COUNTER =         447            58561820
Data = 00001010            58561820
Mask = 00000000            58561820
config Data = 11011010            58561820
config Data = 00001010            58561820
GEN_COUNTER =         448            58561820
Data = 00000000            58561820
Mask = 00000000            58561820
config Data = 01110010            58561820
config Data = 00000000            58561820
GEN_COUNTER =         449            58561820
Data = 00011111            58561820
Mask = 00011111            58561820
config Data = 00010110            58561820
config Data = 00010110            58561820
LSR[0] is not Set after Reset -> 58561820
GEN_COUNTER =         450            58561820
Data = 01011111            58561820
Mask = 01011111            58561820
config Data = 00011110            58561820
config Data = 00011110            58561820
GEN_COUNTER =         451            58561820
Data = 00000101            58561820
Mask = 11111010            58561820
config Data = 10111101            58561820
config Data = 10111101            58561820
Trigger-level = 00000000            58561820
GEN_COUNTER =         452            58561820
Data = 00000001            58561820
Mask = 00111100            58561820
config Data = 00100110            58561820
config Data = 00100101            58561820
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           7            58561820
MSR_REG_VAL = 11111011            58561820
MSR_REG_TEMP = 11111011            58561820




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7            58561920
Driver counter =         445            58561970
SUCCESS APB: APB first cycle             58562021
SUCCESS APB: APB second cycle             58562121




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             58562220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001000
DLAB = 0
addr_offst = 00            58562220
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields            58562220
TESTBENCH: DIFF_COUNTER =           6            58562220
LCR_REG_VAL = 10001000            58562220
LCR_REG_TEMP = 10001000            58562220
Driver counter =         446            58562270
SUCCESS APB: APB first cycle             58562321
SUCCESS APB: APB second cycle             58562421




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             58562520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            58562520
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            58562520
TESTBENCH: DIFF_COUNTER =           5            58562520
DLL_REG_VAL = 00001010            58562520
DLL_REG_TEMP = 00001010            58562520
DLL, DLM has changed            58562520
Driver counter =         447            58562570
SUCCESS APB: APB first cycle             58562621
SUCCESS APB: APB second cycle             58562721




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             58562820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            58562820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            58562820
TESTBENCH: DIFF_COUNTER =           4            58562820
Driver counter =         448            58562870
SUCCESS APB: APB first cycle             58562921
SUCCESS APB: APB second cycle             58563021




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             58563120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010110
DLAB = 1
addr_offst = 00            58563120
write_reg: wr_data	=	00010110
byte_en	=	0001
Update bit fields            58563120
TESTBENCH: DIFF_COUNTER =           3            58563120
LCR_REG_VAL = 00010110            58563120
LCR_REG_TEMP = 00010110            58563120
Driver counter =         449            58563170
SUCCESS APB: APB first cycle             58563221
SUCCESS APB: APB second cycle             58563321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             58563420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            58563420
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            58563420
TESTBENCH: DIFF_COUNTER =           2            58563420
LCR_REG_VAL = 00011110            58563420
LCR_REG_TEMP = 00011110            58563420
Driver counter =         450            58563470
SUCCESS APB: APB first cycle             58563521
SUCCESS APB: APB second cycle             58563621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             58563720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10111101
DLAB = 0
addr_offst = 00            58563720
write_reg: wr_data	=	10111101
byte_en	=	0001
Update bit fields            58563720
TESTBENCH: DIFF_COUNTER =           1            58563720
IER_REG_VAL = 00001101            58563720
IER_REG_TEMP = 00001101            58563720
IIR_REG_VAL = 11000000            58563720
IIR_REG_TEMP = 11000000            58563720
Driver counter =         451            58563770
SUCCESS APB: APB first cycle             58563821
SUCCESS APB: APB second cycle             58563921
Updating Regmap at             58564020
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00100101
DLAB = 0
addr_offst = 00            58564020
write_reg: wr_data	=	00100101
byte_en	=	0001
Update bit fields            58564020
TESTBENCH: DIFF_COUNTER =           0            58564020
FCR_REG_VAL = 00000101            58564020
FCR_REG_TEMP = 00000101            58564020
REGMAP: CHAR_LENGTH =          11            58564020
TESTCASE TRIGGER_DEPTH =           1            58564020
TIMEOUT WAIT,           1 ->             58564020
FRAME_COUNT =           1            58564020
PAR_VAL = 1            58564020
PAR_FRAME = 1
i =           7            58564020
CHARACTER FRAME TIME =          11            58564020
CHARACTER LENGTH = 10            58564020
***** Starting detection on Receiver side *****58564020
TIMEOUT WAIT,           2 ->             58566412
TIMEOUT WAIT,           3 ->             58569672
TIMEOUT WAIT,           4 ->             58572932
TIMEOUT WAIT,           5 ->             58576192
TIMEOUT WAIT,           6 ->             58579452
TIMEOUT WAIT,           7 ->             58582712
TIMEOUT WAIT,           8 ->             58585972
TIMEOUT WAIT,           9 ->             58589232
SUCCESS: rx_Start bit detected after 8 cycles58589232
**** Initiate capturing frame bits ***********58589232
TIMEOUT WAIT,          10 ->             58592492
TIMEOUT WAIT,          11 ->             58595752
TIMEOUT WAIT,          12 ->             58599012
TIMEOUT WAIT,          13 ->             58602272
TIMEOUT WAIT,          14 ->             58605532
TIMEOUT WAIT,          15 ->             58608792
TIMEOUT WAIT,          16 ->             58612052
TIMEOUT WAIT,          17 ->             58615312
TIMEOUT WAIT,          18 ->             58618572
TIMEOUT WAIT,          19 ->             58621832
TIMEOUT WAIT,          20 ->             58625092
TIMEOUT WAIT,          21 ->             58628352
TIMEOUT WAIT,          22 ->             58631612
TIMEOUT WAIT,          23 ->             58634872
TIMEOUT WAIT,          24 ->             58638132
TIMEOUT WAIT,          25 ->             58641392
TIMEOUT WAIT,          26 ->             58644652
TIMEOUT WAIT,          27 ->             58647912
TIMEOUT WAIT,          28 ->             58651172
TIMEOUT WAIT,          29 ->             58654432
TIMEOUT WAIT,          30 ->             58657692
TIMEOUT WAIT,          31 ->             58660952
TIMEOUT WAIT,          32 ->             58664212
TIMEOUT WAIT,          33 ->             58667472
TIMEOUT WAIT,          34 ->             58670732
TIMEOUT WAIT,          35 ->             58673992
TIMEOUT WAIT,          36 ->             58677252
TIMEOUT WAIT,          37 ->             58680512
TIMEOUT WAIT,          38 ->             58683772
TIMEOUT WAIT,          39 ->             58687032
TIMEOUT WAIT,          40 ->             58690292
TIMEOUT WAIT,          41 ->             58693552
TIMEOUT WAIT,          42 ->             58696812
TIMEOUT WAIT,          43 ->             58700072
TIMEOUT WAIT,          44 ->             58703332
TIMEOUT WAIT,          45 ->             58706592
TIMEOUT WAIT,          46 ->             58709852
TIMEOUT WAIT,          47 ->             58713112
TIMEOUT WAIT,          48 ->             58716372
TIMEOUT WAIT,          49 ->             58719632
TIMEOUT WAIT,          50 ->             58722892
TIMEOUT WAIT,          51 ->             58726152
TIMEOUT WAIT,          52 ->             58729412
TIMEOUT WAIT,          53 ->             58732672
TIMEOUT WAIT,          54 ->             58735932
TIMEOUT WAIT,          55 ->             58739192
TIMEOUT WAIT,          56 ->             58742452
TIMEOUT WAIT,          57 ->             58745712
TIMEOUT WAIT,          58 ->             58748972
TIMEOUT WAIT,          59 ->             58752232
TIMEOUT WAIT,          60 ->             58755492
TIMEOUT WAIT,          61 ->             58758752
TIMEOUT WAIT,          62 ->             58762012
TIMEOUT WAIT,          63 ->             58765272
TIMEOUT WAIT,          64 ->             58768532
TIMEOUT WAIT,          65 ->             58771792
TIMEOUT WAIT,          66 ->             58775052
TIMEOUT WAIT,          67 ->             58778312
TIMEOUT WAIT,          68 ->             58781572
TIMEOUT WAIT,          69 ->             58784832
TIMEOUT WAIT,          70 ->             58788092
TIMEOUT WAIT,          71 ->             58791352
TIMEOUT WAIT,          72 ->             58794612
TIMEOUT WAIT,          73 ->             58797872
TIMEOUT WAIT,          74 ->             58801132
TIMEOUT WAIT,          75 ->             58804392
TIMEOUT WAIT,          76 ->             58807652
TIMEOUT WAIT,          77 ->             58810912
TIMEOUT WAIT,          78 ->             58814172
TIMEOUT WAIT,          79 ->             58817432
TIMEOUT WAIT,          80 ->             58820692
TIMEOUT WAIT,          81 ->             58823952
TIMEOUT WAIT,          82 ->             58827212
TIMEOUT WAIT,          83 ->             58830472
TIMEOUT WAIT,          84 ->             58833732
TIMEOUT WAIT,          85 ->             58836992
TIMEOUT WAIT,          86 ->             58840252
TIMEOUT WAIT,          87 ->             58843512
TIMEOUT WAIT,          88 ->             58846772
TIMEOUT WAIT,          89 ->             58850032
TIMEOUT WAIT,          90 ->             58853292
TIMEOUT WAIT,          91 ->             58856552
TIMEOUT WAIT,          92 ->             58859812
TIMEOUT WAIT,          93 ->             58863072
TIMEOUT WAIT,          94 ->             58866332
TIMEOUT WAIT,          95 ->             58869592
TIMEOUT WAIT,          96 ->             58872852
TIMEOUT WAIT,          97 ->             58876112
TIMEOUT WAIT,          98 ->             58879372
TIMEOUT WAIT,          99 ->             58882632
TIMEOUT WAIT,         100 ->             58885892
TIMEOUT WAIT,         101 ->             58889152
TIMEOUT WAIT,         102 ->             58892412
TIMEOUT WAIT,         103 ->             58895672
TIMEOUT WAIT,         104 ->             58898932
TIMEOUT WAIT,         105 ->             58902192
TIMEOUT WAIT,         106 ->             58905452
TIMEOUT WAIT,         107 ->             58908712
TIMEOUT WAIT,         108 ->             58911972
TIMEOUT WAIT,         109 ->             58915232
TIMEOUT WAIT,         110 ->             58918492
TIMEOUT WAIT,         111 ->             58921752
TIMEOUT WAIT,         112 ->             58925012
TIMEOUT WAIT,         113 ->             58928272
TIMEOUT WAIT,         114 ->             58931532
TIMEOUT WAIT,         115 ->             58934792
TIMEOUT WAIT,         116 ->             58938052
TIMEOUT WAIT,         117 ->             58941312
TIMEOUT WAIT,         118 ->             58944572
TIMEOUT WAIT,         119 ->             58947832
TIMEOUT WAIT,         120 ->             58951092
TIMEOUT WAIT,         121 ->             58954352
TIMEOUT WAIT,         122 ->             58957612
TIMEOUT WAIT,         123 ->             58960872
TIMEOUT WAIT,         124 ->             58964132
TIMEOUT WAIT,         125 ->             58967392
TIMEOUT WAIT,         126 ->             58970652
TIMEOUT WAIT,         127 ->             58973912
TIMEOUT WAIT,         128 ->             58977172
TIMEOUT WAIT,         129 ->             58980432
TIMEOUT WAIT,         130 ->             58983692
TIMEOUT WAIT,         131 ->             58986952
TIMEOUT WAIT,         132 ->             58990212
TIMEOUT WAIT,         133 ->             58993472
TIMEOUT WAIT,         134 ->             58996732
TIMEOUT WAIT,         135 ->             58999992
TIMEOUT WAIT,         136 ->             59003252
TIMEOUT WAIT,         137 ->             59006512
RX:SUCCESS: EVEN PARITY            59006512
TIMEOUT WAIT,         138 ->             59009772
TIMEOUT WAIT,         139 ->             59013032
TIMEOUT WAIT,         140 ->             59016292
TIMEOUT WAIT,         141 ->             59019552
TIMEOUT WAIT,         142 ->             59022812
TIMEOUT WAIT,         143 ->             59026072
TIMEOUT WAIT,         144 ->             59029332
TIMEOUT WAIT,         145 ->             59032592
TIMEOUT WAIT,         146 ->             59035852
TIMEOUT WAIT,         147 ->             59039112
TIMEOUT WAIT,         148 ->             59042372
TIMEOUT WAIT,         149 ->             59045632
TIMEOUT WAIT,         150 ->             59048892
TIMEOUT WAIT,         151 ->             59052152
TIMEOUT WAIT,         152 ->             59055412
TIMEOUT WAIT,         153 ->             59058672
TIMEOUT WAIT,         154 ->             59061932
TIMEOUT WAIT,         155 ->             59065192
TIMEOUT WAIT,         156 ->             59068452
TIMEOUT WAIT,         157 ->             59071712
TIMEOUT WAIT,         158 ->             59074972
TIMEOUT WAIT,         159 ->             59078232
TIMEOUT WAIT,         160 ->             59081492
TIMEOUT WAIT,         161 ->             59084752
TIMEOUT WAIT,         162 ->             59088012
TIMEOUT WAIT,         163 ->             59091272
TIMEOUT WAIT,         164 ->             59094532
TIMEOUT WAIT,         165 ->             59097792
TIMEOUT WAIT,         166 ->             59101052
TIMEOUT WAIT,         167 ->             59104312
TIMEOUT WAIT,         168 ->             59107572
TIMEOUT WAIT,         169 ->             59110832
SUCCESS: STOP bit detected            59110832
addr_offst = 00            59110832
write_reg: wr_data	=	00010110
byte_en	=	0001
Update bit fields            59110832
data is 00010110

IIR_REG_VAL = 11000100            59110832
IIR_REG_TEMP = 11000100            59110832
COLLECTING IIR COVERAGE            59110832
IIR[3:1] = 010            59110832
LSR_REG_VAL = 01100001            59111158
LSR_REG_TEMP = 01100001            59111158
TIMEOUT WAIT,         170 ->             59114092
TIMEOUT WAIT,         171 ->             59117352
TIMEOUT WAIT,         172 ->             59120612
TIMEOUT WAIT,         173 ->             59123872
TIMEOUT WAIT,         174 ->             59127132
TIMEOUT WAIT,         175 ->             59130392
TIMEOUT WAIT,         176 ->             59133652
TIMEOUT WAIT,         177 ->             59136912
GEN_COUNTER =         453            59140172
Trigger Level interrupt detected successfully            59140172
TESTBENCH: DIFF_COUNTER =           1            59140172




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         452            59140270
SUCCESS APB: APB first cycle             59140321
SUCCESS APB: APB second cycle             59140421
READ: reg_val =  97            59140520
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            59140520
ACTUAL DATA = 01100001            59140520
TESTBENCH: DIFF_COUNTER =           0            59140521
IIR_REG_VAL = 11001100            61405872
IIR_REG_TEMP = 11001100            61405872
COLLECTING IIR COVERAGE            61405872
IIR[3:1] = 110            61405872
GEN_COUNTER =         454            62012232
Warning : Timeout flag (LCR3,LCR2) is not set in DUT : UART            62012232
GEN_COUNTER =         455            62012232
TESTBENCH: DIFF_COUNTER =           2            62012232




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         453            62012370
SUCCESS APB: APB first cycle             62012421
SUCCESS APB: APB second cycle             62012521
READ: reg_val =  97            62012620
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            62012620
ACTUAL DATA = 01100001            62012620




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            62012621
Driver counter =         454            62012670
SUCCESS APB: APB first cycle             62012721
SUCCESS APB: APB second cycle             62012821
READ: reg_val =  97            62012920
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001            62012920
ACTUAL DATA = 01100001            62012920
SUCCESS APB: APB first cycle             62013021
SUCCESS APB: APB second cycle             62013121
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 00010110            62013220
ACTUAL DATA = 00001011            62013220
IIR_REG_VAL = 11000000            62013220
IIR_REG_TEMP = 11000000            62013220
COLLECTING IIR COVERAGE            62013220
IIR[3:1] = 000            62013220
TESTBENCH: DIFF_COUNTER =           0            62013221
LSR_REG_VAL = 01100000            62013536
LSR_REG_TEMP = 01100000            62013536
random_object_id=         10            62016144
INFO  @ 62016144ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =          12            62016144
random_object_id=          6            62016796
INFO  @ 62016796ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          6
QUEUE_SIZE =          13            62016796
LCR_REG_VAL = 00000000            62016820
LCR_REG_TEMP = 00000000            62016820
FCR_REG_VAL = 00000001            62016820
FCR_REG_TEMP = 00000001            62016820
IIR_REG_VAL = 11000001            62016820
IIR_REG_TEMP = 11000001            62016820
IER_REG_VAL = 00000000            62016820
IER_REG_TEMP = 00000000            62016820
MSR_REG_VAL = 00000000            62016820
MSR_REG_TEMP = 00000000            62016820
DLL_REG_VAL = 00000000            62016820
DLL_REG_TEMP = 00000000            62016820
DLL, DLM has changed            62016820
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            62017020
MSR_REG_TEMP = 11111011            62017020
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 62017122
GEN_COUNTER =         456            62017122
Data = 10000000            62017122
Mask = 00011111            62017122
config Data = 11001100            62017122
config Data = 10001100            62017122
BAUD_VALUE =       19200
GEN_COUNTER =         457            62017122
Data = 00001010            62017122
Mask = 00000000            62017122
config Data = 10100100            62017122
config Data = 00001010            62017122
GEN_COUNTER =         458            62017122
Data = 00000000            62017122
Mask = 00000000            62017122
config Data = 00110100            62017122
config Data = 00000000            62017122
GEN_COUNTER =         459            62017122
Data = 00011111            62017122
Mask = 00011111            62017122
config Data = 10110110            62017122
config Data = 00010110            62017122
GEN_COUNTER =         460            62017122
Data = 00000100            62017122
Mask = 00011011            62017122
config Data = 10110100            62017122
config Data = 00010100            62017122
GEN_COUNTER =         461            62017122
Data = 00000101            62017122
Mask = 11110010            62017122
config Data = 01110001            62017122
config Data = 01110101            62017122
TESTBENCH: DIFF_COUNTER =           6            62017122




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         455            62017270
SUCCESS APB: APB first cycle             62017321
SUCCESS APB: APB second cycle             62017421




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             62017520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001100
DLAB = 0
addr_offst = 00            62017520
write_reg: wr_data	=	10001100
byte_en	=	0001
Update bit fields            62017520
TESTBENCH: DIFF_COUNTER =           5            62017520
LCR_REG_VAL = 10001100            62017520
LCR_REG_TEMP = 10001100            62017520
Driver counter =         456            62017570
SUCCESS APB: APB first cycle             62017621
SUCCESS APB: APB second cycle             62017721




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             62017820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            62017820
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            62017820
TESTBENCH: DIFF_COUNTER =           4            62017820
DLL_REG_VAL = 00001010            62017820
DLL_REG_TEMP = 00001010            62017820
DLL, DLM has changed            62017820
Driver counter =         457            62017870
SUCCESS APB: APB first cycle             62017921
SUCCESS APB: APB second cycle             62018021




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             62018120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            62018120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            62018120
TESTBENCH: DIFF_COUNTER =           3            62018120
Driver counter =         458            62018170
SUCCESS APB: APB first cycle             62018221
SUCCESS APB: APB second cycle             62018321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             62018420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010110
DLAB = 1
addr_offst = 00            62018420
write_reg: wr_data	=	00010110
byte_en	=	0001
Update bit fields            62018420
TESTBENCH: DIFF_COUNTER =           2            62018420
LCR_REG_VAL = 00010110            62018420
LCR_REG_TEMP = 00010110            62018420
Driver counter =         459            62018470
SUCCESS APB: APB first cycle             62018521
SUCCESS APB: APB second cycle             62018621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             62018720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010100
DLAB = 0
addr_offst = 00            62018720
write_reg: wr_data	=	00010100
byte_en	=	0001
Update bit fields            62018720
TESTBENCH: DIFF_COUNTER =           1            62018720
LCR_REG_VAL = 00010100            62018720
LCR_REG_TEMP = 00010100            62018720
Driver counter =         460            62018770
SUCCESS APB: APB first cycle             62018821
SUCCESS APB: APB second cycle             62018921
Updating Regmap at             62019020
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01110101
DLAB = 0
addr_offst = 00            62019020
write_reg: wr_data	=	01110101
byte_en	=	0001
Update bit fields            62019020
TESTBENCH: DIFF_COUNTER =           0            62019020
FCR_REG_VAL = 01000101            62019020
FCR_REG_TEMP = 01000101            62019020
INFO  @ 62019078ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 62019078ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 62019078ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         462            62019078
Data = 00000001            62019078
Mask = 11110010            62019078
config Data = 00110101            62019078
config Data = 00110001            62019078
TESTBENCH: DIFF_COUNTER =           1            62019078




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         461            62019170
SUCCESS APB: APB first cycle             62019221
SUCCESS APB: APB second cycle             62019321
Updating Regmap at             62019420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00110001
DLAB = 0
addr_offst = 00            62019420
write_reg: wr_data	=	00110001
byte_en	=	0001
Update bit fields            62019420
TESTBENCH: DIFF_COUNTER =           0            62019420
FCR_REG_VAL = 00000001            62019420
FCR_REG_TEMP = 00000001            62019420
GEN_COUNTER =         463            62019730
Data = 00000001            62019730
Mask = 11110010            62019730
config Data = 10010101            62019730
config Data = 10010001            62019730
TESTBENCH: DIFF_COUNTER =           1            62019730




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         462            62019870
SUCCESS APB: APB first cycle             62019921
SUCCESS APB: APB second cycle             62020021
Updating Regmap at             62020120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10010001
DLAB = 0
addr_offst = 00            62020120
write_reg: wr_data	=	10010001
byte_en	=	0001
Update bit fields            62020120
data is 10010001
TESTBENCH: DIFF_COUNTER =           0            62020120
LSR_REG_VAL = 00000000            62020120
LSR_REG_TEMP = 00000000            62020120
INFO  @ 62020708ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDYn goes inActive on writing to XMIT_FIFO
INFO  @ 62025272ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            62025598
LSR_REG_TEMP = 00100000            62025598
INFO  @ 62025620ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
random_object_id=         12            62026250
INFO  @ 62026250ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         12
QUEUE_SIZE =          14            62026250
1. APB_CLOCK            62026250
2. APB_CLOCK            62026320
3: Inside UART_TEST            62026320
random_object_id=          7            62026902
INFO  @ 62026902ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          7
QUEUE_SIZE =          15            62026902
LCR_REG_VAL = 00000000            62026920
LCR_REG_TEMP = 00000000            62026920
LSR_REG_VAL = 01100000            62026920
LSR_REG_TEMP = 01100000            62026920
MSR_REG_VAL = 00000000            62026920
MSR_REG_TEMP = 00000000            62026920
DLL_REG_VAL = 00000000            62026920
DLL_REG_TEMP = 00000000            62026920
DLL, DLM has changed            62026920
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            62027120
MSR_REG_TEMP = 11111011            62027120
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 62027228
GEN_COUNTER =         464            62027228
Data = 10000000            62027228
Mask = 00011111            62027228
config Data = 10101110            62027228
config Data = 10001110            62027228
BAUD_VALUE =       19200
GEN_COUNTER =         465            62027228
Data = 00001010            62027228
Mask = 00000000            62027228
config Data = 11000101            62027228
config Data = 00001010            62027228
GEN_COUNTER =         466            62027228
Data = 00000000            62027228
Mask = 00000000            62027228
config Data = 10101111            62027228
config Data = 00000000            62027228
GEN_COUNTER =         467            62027228
Data = 00011111            62027228
Mask = 00011111            62027228
config Data = 10100000            62027228
config Data = 00000000            62027228
GEN_COUNTER =         468            62027228
Data = 00000100            62027228
Mask = 00011011            62027228
config Data = 01010011            62027228
config Data = 00010111            62027228
GEN_COUNTER =         469            62027228
Data = 00001101            62027228
Mask = 11110010            62027228
config Data = 10101100            62027228
config Data = 10101101            62027228
TESTBENCH: DIFF_COUNTER =           6            62027228




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         463            62027370
SUCCESS APB: APB first cycle             62027421
SUCCESS APB: APB second cycle             62027521




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             62027620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001110
DLAB = 0
addr_offst = 00            62027620
write_reg: wr_data	=	10001110
byte_en	=	0001
Update bit fields            62027620
TESTBENCH: DIFF_COUNTER =           5            62027620
LCR_REG_VAL = 10001110            62027620
LCR_REG_TEMP = 10001110            62027620
Driver counter =         464            62027670
SUCCESS APB: APB first cycle             62027721
SUCCESS APB: APB second cycle             62027821




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             62027920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            62027920
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            62027920
TESTBENCH: DIFF_COUNTER =           4            62027920
DLL_REG_VAL = 00001010            62027920
DLL_REG_TEMP = 00001010            62027920
DLL, DLM has changed            62027920
Driver counter =         465            62027970
SUCCESS APB: APB first cycle             62028021
SUCCESS APB: APB second cycle             62028121




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             62028220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            62028220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            62028220
TESTBENCH: DIFF_COUNTER =           3            62028220
Driver counter =         466            62028270
SUCCESS APB: APB first cycle             62028321
SUCCESS APB: APB second cycle             62028421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             62028520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            62028520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            62028520
TESTBENCH: DIFF_COUNTER =           2            62028520
LCR_REG_VAL = 00000000            62028520
LCR_REG_TEMP = 00000000            62028520
Driver counter =         467            62028570
SUCCESS APB: APB first cycle             62028621
SUCCESS APB: APB second cycle             62028721




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             62028820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010111
DLAB = 0
addr_offst = 00            62028820
write_reg: wr_data	=	00010111
byte_en	=	0001
Update bit fields            62028820
TESTBENCH: DIFF_COUNTER =           1            62028820
LCR_REG_VAL = 00010111            62028820
LCR_REG_TEMP = 00010111            62028820
Driver counter =         468            62028870
SUCCESS APB: APB first cycle             62028921
SUCCESS APB: APB second cycle             62029021
Updating Regmap at             62029120
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10101101
DLAB = 0
addr_offst = 00            62029120
write_reg: wr_data	=	10101101
byte_en	=	0001
Update bit fields            62029120
TESTBENCH: DIFF_COUNTER =           0            62029120
FCR_REG_VAL = 10001101            62029120
FCR_REG_TEMP = 10001101            62029120
INFO  @ 62029184ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 62029184ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 62029184ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         470            62029184
Data = 00001001            62029184
Mask = 11110010            62029184
config Data = 00101111            62029184
config Data = 00101011            62029184
TESTBENCH: DIFF_COUNTER =           1            62029184




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         469            62029270
SUCCESS APB: APB first cycle             62029321
SUCCESS APB: APB second cycle             62029421
Updating Regmap at             62029520
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00101011
DLAB = 0
addr_offst = 00            62029520
write_reg: wr_data	=	00101011
byte_en	=	0001
Update bit fields            62029520
TESTBENCH: DIFF_COUNTER =           0            62029520
FCR_REG_VAL = 00001011            62029520
FCR_REG_TEMP = 00001011            62029520
GEN_COUNTER =         471            62029836
Data = 00000000            62029836
Mask = 11111111            62029836
config Data = 00111110            62029836
config Data = 00111110            62029836
INFO  @ 62029836ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          -1
TESTBENCH: DIFF_COUNTER =           1            62029836




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         470            62029970
SUCCESS APB: APB first cycle             62030021
SUCCESS APB: APB second cycle             62030121
Updating Regmap at             62030220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111110
DLAB = 0
addr_offst = 00            62030220
write_reg: wr_data	=	00111110
byte_en	=	0001
Update bit fields            62030220
data is 00111110
TESTBENCH: DIFF_COUNTER =           0            62030220
LSR_REG_VAL = 00000000            62030220
LSR_REG_TEMP = 00000000            62030220
MODE1 FILL: XMIT_FIFO_COUNT	=	          0
GEN_COUNTER =         472            62030488
Data = 00000000            62030488
Mask = 11111111            62030488
config Data = 11111000            62030488
config Data = 11111000            62030488
INFO  @ 62030488ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           0
TESTBENCH: DIFF_COUNTER =           1            62030488




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         471            62030570
SUCCESS APB: APB first cycle             62030621
SUCCESS APB: APB second cycle             62030721
Updating Regmap at             62030820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111000
DLAB = 0
addr_offst = 00            62030820
write_reg: wr_data	=	11111000
byte_en	=	0001
Update bit fields            62030820
data is 11111000
TESTBENCH: DIFF_COUNTER =           0            62030820
MODE1 FILL: XMIT_FIFO_COUNT	=	          1
GEN_COUNTER =         473            62031140
Data = 00000000            62031140
Mask = 11111111            62031140
config Data = 00100100            62031140
config Data = 00100100            62031140
INFO  @ 62031140ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           1
TESTBENCH: DIFF_COUNTER =           1            62031140




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         472            62031270
SUCCESS APB: APB first cycle             62031321
SUCCESS APB: APB second cycle             62031421
Updating Regmap at             62031520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100100
DLAB = 0
addr_offst = 00            62031520
write_reg: wr_data	=	00100100
byte_en	=	0001
Update bit fields            62031520
data is 00100100
TESTBENCH: DIFF_COUNTER =           0            62031520
MODE1 FILL: XMIT_FIFO_COUNT	=	          2
GEN_COUNTER =         474            62031792
Data = 00000000            62031792
Mask = 11111111            62031792
config Data = 01010001            62031792
config Data = 01010001            62031792
INFO  @ 62031792ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           2
TESTBENCH: DIFF_COUNTER =           1            62031792




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         473            62031870
SUCCESS APB: APB first cycle             62031921
SUCCESS APB: APB second cycle             62032021
Updating Regmap at             62032120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010001
DLAB = 0
addr_offst = 00            62032120
write_reg: wr_data	=	01010001
byte_en	=	0001
Update bit fields            62032120
data is 01010001
TESTBENCH: DIFF_COUNTER =           0            62032120
MODE1 FILL: XMIT_FIFO_COUNT	=	          3
GEN_COUNTER =         475            62032444
Data = 00000000            62032444
Mask = 11111111            62032444
config Data = 01100110            62032444
config Data = 01100110            62032444
INFO  @ 62032444ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           3
TESTBENCH: DIFF_COUNTER =           1            62032444




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         474            62032570
SUCCESS APB: APB first cycle             62032621
SUCCESS APB: APB second cycle             62032721
Updating Regmap at             62032820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100110
DLAB = 0
addr_offst = 00            62032820
write_reg: wr_data	=	01100110
byte_en	=	0001
Update bit fields            62032820
data is 01100110
TESTBENCH: DIFF_COUNTER =           0            62032820
MODE1 FILL: XMIT_FIFO_COUNT	=	          4
GEN_COUNTER =         476            62033096
Data = 00000000            62033096
Mask = 11111111            62033096
config Data = 00011010            62033096
config Data = 00011010            62033096
INFO  @ 62033096ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           4
TESTBENCH: DIFF_COUNTER =           1            62033096




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         475            62033170
SUCCESS APB: APB first cycle             62033221
SUCCESS APB: APB second cycle             62033321
Updating Regmap at             62033420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011010
DLAB = 0
addr_offst = 00            62033420
write_reg: wr_data	=	00011010
byte_en	=	0001
Update bit fields            62033420
data is 00011010
TESTBENCH: DIFF_COUNTER =           0            62033420
MODE1 FILL: XMIT_FIFO_COUNT	=	          5
GEN_COUNTER =         477            62033422
Data = 00000000            62033422
Mask = 11111111            62033422
config Data = 10111101            62033422
config Data = 10111101            62033422
INFO  @ 62033422ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           5
TESTBENCH: DIFF_COUNTER =           1            62033422




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         476            62033570
SUCCESS APB: APB first cycle             62033621
SUCCESS APB: APB second cycle             62033721
Updating Regmap at             62033820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111101
DLAB = 0
addr_offst = 00            62033820
write_reg: wr_data	=	10111101
byte_en	=	0001
Update bit fields            62033820
data is 10111101
TESTBENCH: DIFF_COUNTER =           0            62033820
MODE1 FILL: XMIT_FIFO_COUNT	=	          6
GEN_COUNTER =         478            62034074
Data = 00000000            62034074
Mask = 11111111            62034074
config Data = 00010001            62034074
config Data = 00010001            62034074
INFO  @ 62034074ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           6
TESTBENCH: DIFF_COUNTER =           1            62034074




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         477            62034170
SUCCESS APB: APB first cycle             62034221
SUCCESS APB: APB second cycle             62034321
Updating Regmap at             62034420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010001
DLAB = 0
addr_offst = 00            62034420
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields            62034420
data is 00010001
TESTBENCH: DIFF_COUNTER =           0            62034420
MODE1 FILL: XMIT_FIFO_COUNT	=	          7
GEN_COUNTER =         479            62034726
Data = 00000000            62034726
Mask = 11111111            62034726
config Data = 00011110            62034726
config Data = 00011110            62034726
INFO  @ 62034726ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           7
TESTBENCH: DIFF_COUNTER =           1            62034726




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         478            62034870
SUCCESS APB: APB first cycle             62034921
SUCCESS APB: APB second cycle             62035021
Updating Regmap at             62035120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            62035120
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            62035120
data is 00011110
TESTBENCH: DIFF_COUNTER =           0            62035120
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =         480            62035378
Data = 00000000            62035378
Mask = 11111111            62035378
config Data = 01011010            62035378
config Data = 01011010            62035378
INFO  @ 62035378ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1            62035378
INFO  @ 62035378ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         479            62035470
SUCCESS APB: APB first cycle             62035521
SUCCESS APB: APB second cycle             62035621
Updating Regmap at             62035720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011010
DLAB = 0
addr_offst = 00            62035720
write_reg: wr_data	=	01011010
byte_en	=	0001
Update bit fields            62035720
data is 01011010
TESTBENCH: DIFF_COUNTER =           0            62035720
MODE1 FILL: XMIT_FIFO_COUNT	=	          8
GEN_COUNTER =         481            62036030
Data = 00000000            62036030
Mask = 11111111            62036030
config Data = 10001010            62036030
config Data = 10001010            62036030
INFO  @ 62036030ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           8
TESTBENCH: DIFF_COUNTER =           1            62036030




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         480            62036170
SUCCESS APB: APB first cycle             62036221
SUCCESS APB: APB second cycle             62036321
Updating Regmap at             62036420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001010
DLAB = 0
addr_offst = 00            62036420
write_reg: wr_data	=	10001010
byte_en	=	0001
Update bit fields            62036420
data is 10001010
TESTBENCH: DIFF_COUNTER =           0            62036420
MODE1 FILL: XMIT_FIFO_COUNT	=	          9
GEN_COUNTER =         482            62036682
Data = 00000000            62036682
Mask = 11111111            62036682
config Data = 11110001            62036682
config Data = 11110001            62036682
INFO  @ 62036682ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =           9
TESTBENCH: DIFF_COUNTER =           1            62036682




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         481            62036770
SUCCESS APB: APB first cycle             62036821
SUCCESS APB: APB second cycle             62036921
Updating Regmap at             62037020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110001
DLAB = 0
addr_offst = 00            62037020
write_reg: wr_data	=	11110001
byte_en	=	0001
Update bit fields            62037020
data is 11110001
TESTBENCH: DIFF_COUNTER =           0            62037020
MODE1 FILL: XMIT_FIFO_COUNT	=	         10
GEN_COUNTER =         483            62037334
Data = 00000000            62037334
Mask = 11111111            62037334
config Data = 11011000            62037334
config Data = 11011000            62037334
INFO  @ 62037334ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          10
TESTBENCH: DIFF_COUNTER =           1            62037334




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         482            62037470
SUCCESS APB: APB first cycle             62037521
SUCCESS APB: APB second cycle             62037621
Updating Regmap at             62037720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011000
DLAB = 0
addr_offst = 00            62037720
write_reg: wr_data	=	11011000
byte_en	=	0001
Update bit fields            62037720
data is 11011000
TESTBENCH: DIFF_COUNTER =           0            62037720
MODE1 FILL: XMIT_FIFO_COUNT	=	         11
GEN_COUNTER =         484            62037986
Data = 00000000            62037986
Mask = 11111111            62037986
config Data = 01010100            62037986
config Data = 01010100            62037986
INFO  @ 62037986ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          11
TESTBENCH: DIFF_COUNTER =           1            62037986




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         483            62038070
SUCCESS APB: APB first cycle             62038121
SUCCESS APB: APB second cycle             62038221
Updating Regmap at             62038320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010100
DLAB = 0
addr_offst = 00            62038320
write_reg: wr_data	=	01010100
byte_en	=	0001
Update bit fields            62038320
data is 01010100
TESTBENCH: DIFF_COUNTER =           0            62038320
MODE1 FILL: XMIT_FIFO_COUNT	=	         12
GEN_COUNTER =         485            62038638
Data = 00000000            62038638
Mask = 11111111            62038638
config Data = 10011011            62038638
config Data = 10011011            62038638
INFO  @ 62038638ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          12
TESTBENCH: DIFF_COUNTER =           1            62038638




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         484            62038770
SUCCESS APB: APB first cycle             62038821
SUCCESS APB: APB second cycle             62038921
Updating Regmap at             62039020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10011011
DLAB = 0
addr_offst = 00            62039020
write_reg: wr_data	=	10011011
byte_en	=	0001
Update bit fields            62039020
data is 10011011
TESTBENCH: DIFF_COUNTER =           0            62039020
MODE1 FILL: XMIT_FIFO_COUNT	=	         13
GEN_COUNTER =         486            62039290
Data = 00000000            62039290
Mask = 11111111            62039290
config Data = 10000001            62039290
config Data = 10000001            62039290
INFO  @ 62039290ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          13
TESTBENCH: DIFF_COUNTER =           1            62039290




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         485            62039370
SUCCESS APB: APB first cycle             62039421
SUCCESS APB: APB second cycle             62039521
Updating Regmap at             62039620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10000001
DLAB = 0
addr_offst = 00            62039620
write_reg: wr_data	=	10000001
byte_en	=	0001
Update bit fields            62039620
data is 10000001
TESTBENCH: DIFF_COUNTER =           0            62039620
MODE1 FILL: XMIT_FIFO_COUNT	=	         14
GEN_COUNTER =         487            62039942
Data = 00000000            62039942
Mask = 11111111            62039942
config Data = 11011010            62039942
config Data = 11011010            62039942
INFO  @ 62039942ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn Active for XMIT_FIFO count =          14
TESTBENCH: DIFF_COUNTER =           1            62039942




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         486            62040070
SUCCESS APB: APB first cycle             62040121
SUCCESS APB: APB second cycle             62040221
Updating Regmap at             62040320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011010
DLAB = 0
addr_offst = 00            62040320
write_reg: wr_data	=	11011010
byte_en	=	0001
Update bit fields            62040320
data is 11011010
TESTBENCH: DIFF_COUNTER =           0            62040320
MODE1 FILL: XMIT_FIFO_COUNT	=	         15
INFO  @ 62041246ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS:MODE1: TXRDYn InActive for XMIT_FIFO count =          15, indicating FIFO FULL
Wait for character transmission            62041246
SUCCESS: tx_Start bit detected after 8 cycles62061458
INFO  @ 62061458ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             62478738
INFO  @ 62583058ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 62609138ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00111110
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 62609138ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 62609138ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00111110
INFO  @ 62609138ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 62
INFO  @ 62609138ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00111110
INFO  @ 62609138ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 62
INFO  @ 62609138ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            62612398
MODE1: XMIT_FIFO_COUNT	=	         14
Wait for character transmission            62612398
SUCCESS: tx_Start bit detected after 8 cycles62635218
INFO  @ 62635218ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             63052498
INFO  @ 63156818ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 63182898ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11111000
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 63182898ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 63182898ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11111000
INFO  @ 63182898ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	248
INFO  @ 63182898ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11111000
INFO  @ 63182898ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	248
INFO  @ 63182898ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            63186158
MODE1: XMIT_FIFO_COUNT	=	         13
Wait for character transmission            63186158
SUCCESS: tx_Start bit detected after 8 cycles63208978
INFO  @ 63208978ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             63626258
INFO  @ 63730578ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 63756658ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00100100
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 63756658ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 63756658ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00100100
INFO  @ 63756658ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 36
INFO  @ 63756658ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00100100
INFO  @ 63756658ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 36
INFO  @ 63756658ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            63759918
MODE1: XMIT_FIFO_COUNT	=	         12
Wait for character transmission            63759918
SUCCESS: tx_Start bit detected after 8 cycles63782738
INFO  @ 63782738ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             64200018
INFO  @ 64304338ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 64330418ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01010001
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 64330418ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 64330418ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01010001
INFO  @ 64330418ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 81
INFO  @ 64330418ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01010001
INFO  @ 64330418ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 81
INFO  @ 64330418ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            64333678
MODE1: XMIT_FIFO_COUNT	=	         11
Wait for character transmission            64333678
SUCCESS: tx_Start bit detected after 8 cycles64356498
INFO  @ 64356498ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             64773778
INFO  @ 64878098ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 64904178ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01100110
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 64904178ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 64904178ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01100110
INFO  @ 64904178ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	102
INFO  @ 64904178ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01100110
INFO  @ 64904178ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	102
INFO  @ 64904178ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            64907438
MODE1: XMIT_FIFO_COUNT	=	         10
Wait for character transmission            64907438
SUCCESS: tx_Start bit detected after 8 cycles64930258
INFO  @ 64930258ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             65347538
INFO  @ 65451858ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 65477938ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00011010
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 65477938ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 65477938ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00011010
INFO  @ 65477938ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 26
INFO  @ 65477938ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00011010
INFO  @ 65477938ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 26
INFO  @ 65477938ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            65481198
MODE1: XMIT_FIFO_COUNT	=	          9
Wait for character transmission            65481198
SUCCESS: tx_Start bit detected after 8 cycles65504018
INFO  @ 65504018ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             65921298
INFO  @ 66025618ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 66051698ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10111101
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 66051698ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 66051698ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10111101
INFO  @ 66051698ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	189
INFO  @ 66051698ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10111101
INFO  @ 66051698ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	189
INFO  @ 66051698ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            66054958
MODE1: XMIT_FIFO_COUNT	=	          8
Wait for character transmission            66054958
SUCCESS: tx_Start bit detected after 8 cycles66077778
INFO  @ 66077778ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             66495058
INFO  @ 66599378ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 66625458ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00010001
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 66625458ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 66625458ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00010001
INFO  @ 66625458ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 17
INFO  @ 66625458ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00010001
INFO  @ 66625458ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 17
INFO  @ 66625458ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            66628718
MODE1: XMIT_FIFO_COUNT	=	          7
Wait for character transmission            66628718
SUCCESS: tx_Start bit detected after 8 cycles66651538
INFO  @ 66651538ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             67068818
INFO  @ 67173138ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 67199218ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00011110
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 67199218ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 67199218ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00011110
INFO  @ 67199218ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 30
INFO  @ 67199218ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00011110
INFO  @ 67199218ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 30
INFO  @ 67199218ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            67202478
MODE1: XMIT_FIFO_COUNT	=	          6
Wait for character transmission            67202478
SUCCESS: tx_Start bit detected after 8 cycles67225298
INFO  @ 67225298ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             67642578
INFO  @ 67746898ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 67772978ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01011010
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 67772978ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 67772978ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01011010
INFO  @ 67772978ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 90
INFO  @ 67772978ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01011010
INFO  @ 67772978ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 90
INFO  @ 67772978ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            67776238
MODE1: XMIT_FIFO_COUNT	=	          5
Wait for character transmission            67776238
SUCCESS: tx_Start bit detected after 8 cycles67799058
INFO  @ 67799058ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             68216338
INFO  @ 68320658ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 68346738ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10001010
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 68346738ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 68346738ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10001010
INFO  @ 68346738ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	138
INFO  @ 68346738ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10001010
INFO  @ 68346738ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	138
INFO  @ 68346738ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            68349998
MODE1: XMIT_FIFO_COUNT	=	          4
Wait for character transmission            68349998
SUCCESS: tx_Start bit detected after 8 cycles68372818
INFO  @ 68372818ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             68790098
INFO  @ 68894418ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 68920498ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11110001
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 68920498ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 68920498ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11110001
INFO  @ 68920498ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	241
INFO  @ 68920498ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11110001
INFO  @ 68920498ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	241
INFO  @ 68920498ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            68923758
MODE1: XMIT_FIFO_COUNT	=	          3
Wait for character transmission            68923758
SUCCESS: tx_Start bit detected after 8 cycles68946578
INFO  @ 68946578ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             69363858
INFO  @ 69468178ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 69494258ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 11011000
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 69494258ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 69494258ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	11011000
INFO  @ 69494258ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	216
INFO  @ 69494258ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	11011000
INFO  @ 69494258ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	216
INFO  @ 69494258ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            69497518
MODE1: XMIT_FIFO_COUNT	=	          2
Wait for character transmission            69497518
SUCCESS: tx_Start bit detected after 8 cycles69520338
INFO  @ 69520338ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             69937618
INFO  @ 70041938ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 70068018ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 01010100
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 70068018ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 70068018ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	01010100
INFO  @ 70068018ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 84
INFO  @ 70068018ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	01010100
INFO  @ 70068018ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 84
INFO  @ 70068018ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            70071278
MODE1: XMIT_FIFO_COUNT	=	          1
Wait for character transmission            70071278
SUCCESS: tx_Start bit detected after 8 cycles70094098
INFO  @ 70094098ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             70511378
INFO  @ 70615698ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 70641778ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10011011
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 70641778ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 70641778ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10011011
INFO  @ 70641778ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	155
INFO  @ 70641778ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10011011
INFO  @ 70641778ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	155
INFO  @ 70641778ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Release for character transmission            70645038
MODE1: XMIT_FIFO_COUNT	=	          0
Wait for character transmission            70645038
SUCCESS: tx_Start bit detected after 8 cycles70667858
INFO  @ 70667858ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TRANSMISSION without parity ->             71085138
INFO  @ 71189458ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 71215538ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 10000001
data_length =           8
PARITY_SELECT = 1
PARITY_ENABLE = 0
STOP_ENABLE = 1
INFO  @ 71215538ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 71215538ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	10000001
INFO  @ 71215538ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	129
INFO  @ 71215538ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	10000001
INFO  @ 71215538ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	129
INFO  @ 71215538ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            71215864
LSR_REG_TEMP = 00100000            71215864
Release for character transmission            71218798
MODE1: XMIT_FIFO_COUNT	=	         -1
INFO  @ 71219450ns : $unit_0x68a90024.uart_mode1.start	:	SUCCESS: MODE1: TXRDYn Active since TXFIFO CLEARED by TRANSMISSION
random_object_id=          4            71220102
INFO  @ 71220102ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =          16            71220102
GEN_COUNTER =         488            71220102
Data = 00001111            71220102
Mask = 11110000            71220102
config Data = 00100110            71220102
config Data = 00101111            71220102
GEN_COUNTER =         489            71220102
GEN_COUNTER =         490            71220102
Data = 00000000            71220102
Mask = 00000000            71220102
config Data = 00101101            71220102
config Data = 00000000            71220102
TESTBENCH: DIFF_COUNTER =           3            71220102




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         487            71220170
SUCCESS APB: APB first cycle             71220221
SUCCESS APB: APB second cycle             71220321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             71220420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00101111
DLAB = 0
addr_offst = 00            71220420
write_reg: wr_data	=	00101111
byte_en	=	0001
Update bit fields            71220420
TESTBENCH: DIFF_COUNTER =           2            71220420
IER_REG_VAL = 00001111            71220420
IER_REG_TEMP = 00001111            71220420
IIR_REG_VAL = 11000010            71220420
IIR_REG_TEMP = 11000010            71220420
COLLECTING IIR COVERAGE            71220420
IIR[3:1] = 001            71220420
Driver counter =         488            71220470
SUCCESS APB: APB first cycle             71220521
SUCCESS APB: APB second cycle             71220621
READ: reg_val = 251            71220720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            71220720
ACTUAL DATA = 11111011            71220720
MSR_REG_VAL = 11110000            71220720
MSR_REG_TEMP = 11110000            71220720




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            71220721
Driver counter =         489            71220770
SUCCESS APB: APB first cycle             71220821
SUCCESS APB: APB second cycle             71220921
Updating Regmap at             71221020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            71221020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            71221020
TESTBENCH: DIFF_COUNTER =           0            71221020
SUCCESS : Default values output control pins of Modem Control Logic is identified            71221020
GEN_COUNTER =         491            71221020
Data = 00001011            71221020
Mask = 00000000            71221020
config Data = 00111010            71221020
config Data = 00001011            71221020
TESTBENCH: DIFF_COUNTER =           1            71221020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         490            71221170
SUCCESS APB: APB first cycle             71221221
SUCCESS APB: APB second cycle             71221321
Updating Regmap at             71221420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            71221420
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            71221420
TESTBENCH: DIFF_COUNTER =           0            71221420
MCR_REG_VAL = 00001011            71221420
MCR_REG_TEMP = 00001011            71221420
CHECK_DATA = 00001011	TEMP_DATA = 00001011            71221420
SUCCESS : MCR configured output control pins to correct values            71221420
GEN_COUNTER =         492            71221420
Data = 00001011            71221420
Mask = 00000000            71221420
config Data = 01100111            71221420
config Data = 00001011            71221420
TESTBENCH: DIFF_COUNTER =           1            71221420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         491            71221570
SUCCESS APB: APB first cycle             71221621
SUCCESS APB: APB second cycle             71221721
Updating Regmap at             71221820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            71221820
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            71221820
TESTBENCH: DIFF_COUNTER =           0            71221820
CHECK_DATA = 00001011	TEMP_DATA = 00001011            71221820
SUCCESS : MCR configured output control pins to correct values            71221820
GEN_COUNTER =         493            71221820
Data = 00001011            71221820
Mask = 00000000            71221820
config Data = 10010011            71221820
config Data = 00001011            71221820
TESTBENCH: DIFF_COUNTER =           1            71221820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         492            71221970
SUCCESS APB: APB first cycle             71222021
SUCCESS APB: APB second cycle             71222121
Updating Regmap at             71222220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            71222220
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            71222220
TESTBENCH: DIFF_COUNTER =           0            71222220
CHECK_DATA = 00001011	TEMP_DATA = 00001011            71222220
SUCCESS : MCR configured output control pins to correct values            71222220
GEN_COUNTER =         494            71222220
Data = 00001001            71222220
Mask = 00000000            71222220
config Data = 11110111            71222220
config Data = 00001001            71222220
TESTBENCH: DIFF_COUNTER =           1            71222220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         493            71222370
SUCCESS APB: APB first cycle             71222421
SUCCESS APB: APB second cycle             71222521
Updating Regmap at             71222620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            71222620
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            71222620
TESTBENCH: DIFF_COUNTER =           0            71222620
MCR_REG_VAL = 00001001            71222620
MCR_REG_TEMP = 00001001            71222620
CHECK_DATA = 00001001	TEMP_DATA = 00001001            71222620
SUCCESS : MCR configured output control pins to correct values            71222620
GEN_COUNTER =         495            71222620
Data = 00001001            71222620
Mask = 00000000            71222620
config Data = 10100000            71222620
config Data = 00001001            71222620
TESTBENCH: DIFF_COUNTER =           1            71222620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         494            71222770
SUCCESS APB: APB first cycle             71222821
SUCCESS APB: APB second cycle             71222921
Updating Regmap at             71223020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            71223020
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            71223020
TESTBENCH: DIFF_COUNTER =           0            71223020
CHECK_DATA = 00001001	TEMP_DATA = 00001001            71223020
SUCCESS : MCR configured output control pins to correct values            71223020
GEN_COUNTER =         496            71223020
Data = 00000101            71223020
Mask = 00000000            71223020
config Data = 10101001            71223020
config Data = 00000101            71223020
TESTBENCH: DIFF_COUNTER =           1            71223020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         495            71223170
SUCCESS APB: APB first cycle             71223221
SUCCESS APB: APB second cycle             71223321
Updating Regmap at             71223420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            71223420
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            71223420
TESTBENCH: DIFF_COUNTER =           0            71223420
MCR_REG_VAL = 00000101            71223420
MCR_REG_TEMP = 00000101            71223420
CHECK_DATA = 00000101	TEMP_DATA = 00000101            71223420
SUCCESS : MCR configured output control pins to correct values            71223420
GEN_COUNTER =         497            71223420
Data = 00001111            71223420
Mask = 00000000            71223420
config Data = 10000100            71223420
config Data = 00001111            71223420
TESTBENCH: DIFF_COUNTER =           1            71223420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         496            71223570
SUCCESS APB: APB first cycle             71223621
SUCCESS APB: APB second cycle             71223721
Updating Regmap at             71223820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            71223820
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            71223820
TESTBENCH: DIFF_COUNTER =           0            71223820
MCR_REG_VAL = 00001111            71223820
MCR_REG_TEMP = 00001111            71223820
CHECK_DATA = 00001111	TEMP_DATA = 00001111            71223820
SUCCESS : MCR configured output control pins to correct values            71223820
GEN_COUNTER =         498            71223820
Data = 00001000            71223820
Mask = 00000000            71223820
config Data = 11010100            71223820
config Data = 00001000            71223820
TESTBENCH: DIFF_COUNTER =           1            71223820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         497            71223970
SUCCESS APB: APB first cycle             71224021
SUCCESS APB: APB second cycle             71224121
Updating Regmap at             71224220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001000
DLAB = 0
addr_offst = 00            71224220
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields            71224220
TESTBENCH: DIFF_COUNTER =           0            71224220
MCR_REG_VAL = 00001000            71224220
MCR_REG_TEMP = 00001000            71224220
CHECK_DATA = 00001000	TEMP_DATA = 00001000            71224220
SUCCESS : MCR configured output control pins to correct values            71224220
GEN_COUNTER =         499            71224220
Data = 00001101            71224220
Mask = 00000000            71224220
config Data = 11001101            71224220
config Data = 00001101            71224220
TESTBENCH: DIFF_COUNTER =           1            71224220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         498            71224370
SUCCESS APB: APB first cycle             71224421
SUCCESS APB: APB second cycle             71224521
Updating Regmap at             71224620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00            71224620
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            71224620
TESTBENCH: DIFF_COUNTER =           0            71224620
MCR_REG_VAL = 00001101            71224620
MCR_REG_TEMP = 00001101            71224620
CHECK_DATA = 00001101	TEMP_DATA = 00001101            71224620
SUCCESS : MCR configured output control pins to correct values            71224620
GEN_COUNTER =         500            71224620
Data = 00000010            71224620
Mask = 00000000            71224620
config Data = 00011100            71224620
config Data = 00000010            71224620
TESTBENCH: DIFF_COUNTER =           1            71224620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         499            71224770
SUCCESS APB: APB first cycle             71224821
SUCCESS APB: APB second cycle             71224921
Updating Regmap at             71225020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000010
DLAB = 0
addr_offst = 00            71225020
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields            71225020
TESTBENCH: DIFF_COUNTER =           0            71225020
MCR_REG_VAL = 00000010            71225020
MCR_REG_TEMP = 00000010            71225020
CHECK_DATA = 00000010	TEMP_DATA = 00000010            71225020
SUCCESS : MCR configured output control pins to correct values            71225020
GEN_COUNTER =         501            71225020
Data = 00000100            71225020
Mask = 00000000            71225020
config Data = 01000000            71225020
config Data = 00000100            71225020
TESTBENCH: DIFF_COUNTER =           1            71225020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         500            71225170
SUCCESS APB: APB first cycle             71225221
SUCCESS APB: APB second cycle             71225321
Updating Regmap at             71225420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            71225420
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            71225420
TESTBENCH: DIFF_COUNTER =           0            71225420
MCR_REG_VAL = 00000100            71225420
MCR_REG_TEMP = 00000100            71225420
CHECK_DATA = 00000100	TEMP_DATA = 00000100            71225420
SUCCESS : MCR configured output control pins to correct values            71225420
GEN_COUNTER =         502            71225420
Data = 00001111            71225420
Mask = 00000000            71225420
config Data = 01000100            71225420
config Data = 00001111            71225420
TESTBENCH: DIFF_COUNTER =           1            71225420




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         501            71225570
SUCCESS APB: APB first cycle             71225621
SUCCESS APB: APB second cycle             71225721
Updating Regmap at             71225820
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            71225820
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            71225820
TESTBENCH: DIFF_COUNTER =           0            71225820
MCR_REG_VAL = 00001111            71225820
MCR_REG_TEMP = 00001111            71225820
CHECK_DATA = 00001111	TEMP_DATA = 00001111            71225820
SUCCESS : MCR configured output control pins to correct values            71225820
GEN_COUNTER =         503            71225820
Data = 00001010            71225820
Mask = 00000000            71225820
config Data = 01011011            71225820
config Data = 00001010            71225820
TESTBENCH: DIFF_COUNTER =           1            71225820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         502            71225970
SUCCESS APB: APB first cycle             71226021
SUCCESS APB: APB second cycle             71226121
Updating Regmap at             71226220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00            71226220
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            71226220
TESTBENCH: DIFF_COUNTER =           0            71226220
MCR_REG_VAL = 00001010            71226220
MCR_REG_TEMP = 00001010            71226220
CHECK_DATA = 00001010	TEMP_DATA = 00001010            71226220
SUCCESS : MCR configured output control pins to correct values            71226220
GEN_COUNTER =         504            71226220
Data = 00000010            71226220
Mask = 00000000            71226220
config Data = 01111110            71226220
config Data = 00000010            71226220
TESTBENCH: DIFF_COUNTER =           1            71226220




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         503            71226370
SUCCESS APB: APB first cycle             71226421
SUCCESS APB: APB second cycle             71226521
Updating Regmap at             71226620
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000010
DLAB = 0
addr_offst = 00            71226620
write_reg: wr_data	=	00000010
byte_en	=	0001
Update bit fields            71226620
TESTBENCH: DIFF_COUNTER =           0            71226620
MCR_REG_VAL = 00000010            71226620
MCR_REG_TEMP = 00000010            71226620
CHECK_DATA = 00000010	TEMP_DATA = 00000010            71226620
SUCCESS : MCR configured output control pins to correct values            71226620
GEN_COUNTER =         505            71226620
Data = 00000100            71226620
Mask = 00000000            71226620
config Data = 01101110            71226620
config Data = 00000100            71226620
TESTBENCH: DIFF_COUNTER =           1            71226620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         504            71226770
SUCCESS APB: APB first cycle             71226821
SUCCESS APB: APB second cycle             71226921
Updating Regmap at             71227020
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            71227020
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            71227020
TESTBENCH: DIFF_COUNTER =           0            71227020
MCR_REG_VAL = 00000100            71227020
MCR_REG_TEMP = 00000100            71227020
CHECK_DATA = 00000100	TEMP_DATA = 00000100            71227020
SUCCESS : MCR configured output control pins to correct values            71227020
GEN_COUNTER =         506            71227274
TESTBENCH: DIFF_COUNTER =           1            71227274
MSR_REG_VAL = 10010110            71227274
MSR_REG_TEMP = 10010110            71227274




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         505            71227370
SUCCESS APB: APB first cycle             71227421
SUCCESS APB: APB second cycle             71227521
READ: reg_val = 150            71227620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10010110            71227620
ACTUAL DATA = 10010110            71227620
MSR_REG_VAL = 10010000            71227620
MSR_REG_TEMP = 10010000            71227620
TESTBENCH: DIFF_COUNTER =           0            71227621
1. PR_DATA = 10010110	PSEL = 1            71227621
2. PR_DATA = 10010110	PSEL = 0            71227720
CONFIG_BIT = 0110            71227720
SUCCESS  : Model control inputs getting reflected in MSR            71227720
GEN_COUNTER =         507            71227926
TESTBENCH: DIFF_COUNTER =           1            71227926
MSR_REG_VAL = 01001001            71227926
MSR_REG_TEMP = 01001001            71227926




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         506            71228070
SUCCESS APB: APB first cycle             71228121
SUCCESS APB: APB second cycle             71228221
READ: reg_val =  73            71228320
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01001001            71228320
ACTUAL DATA = 01001001            71228320
MSR_REG_VAL = 01000000            71228320
MSR_REG_TEMP = 01000000            71228320
TESTBENCH: DIFF_COUNTER =           0            71228321
1. PR_DATA = 01001001	PSEL = 1            71228321
2. PR_DATA = 01001001	PSEL = 0            71228420
CONFIG_BIT = 1011            71228420
SUCCESS  : Model control inputs getting reflected in MSR            71228420
GEN_COUNTER =         508            71228578
TESTBENCH: DIFF_COUNTER =           1            71228578
MSR_REG_VAL = 00100110            71228578
MSR_REG_TEMP = 00100110            71228578




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         507            71228670
SUCCESS APB: APB first cycle             71228721
SUCCESS APB: APB second cycle             71228821
READ: reg_val =  38            71228920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100110            71228920
ACTUAL DATA = 00100110            71228920
MSR_REG_VAL = 00100000            71228920
MSR_REG_TEMP = 00100000            71228920
TESTBENCH: DIFF_COUNTER =           0            71228921
1. PR_DATA = 00100110	PSEL = 1            71228921
2. PR_DATA = 00100110	PSEL = 0            71229020
CONFIG_BIT = 1101            71229020
SUCCESS  : Model control inputs getting reflected in MSR            71229020
GEN_COUNTER =         509            71229230
TESTBENCH: DIFF_COUNTER =           1            71229230
MSR_REG_VAL = 10011011            71229230
MSR_REG_TEMP = 10011011            71229230




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         508            71229370
SUCCESS APB: APB first cycle             71229421
SUCCESS APB: APB second cycle             71229521
READ: reg_val = 155            71229620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10011011            71229620
ACTUAL DATA = 10011011            71229620
MSR_REG_VAL = 10010000            71229620
MSR_REG_TEMP = 10010000            71229620
TESTBENCH: DIFF_COUNTER =           0            71229621
1. PR_DATA = 10011011	PSEL = 1            71229621
2. PR_DATA = 10011011	PSEL = 0            71229720
CONFIG_BIT = 0110            71229720
SUCCESS  : Model control inputs getting reflected in MSR            71229720
GEN_COUNTER =         510            71229882
TESTBENCH: DIFF_COUNTER =           1            71229882
MSR_REG_VAL = 00011000            71229882
MSR_REG_TEMP = 00011000            71229882




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         509            71229970
SUCCESS APB: APB first cycle             71230021
SUCCESS APB: APB second cycle             71230121
READ: reg_val =  24            71230220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011000            71230220
ACTUAL DATA = 00011000            71230220
MSR_REG_VAL = 00010000            71230220
MSR_REG_TEMP = 00010000            71230220
TESTBENCH: DIFF_COUNTER =           0            71230221
1. PR_DATA = 00011000	PSEL = 1            71230221
2. PR_DATA = 00011000	PSEL = 0            71230320
CONFIG_BIT = 1110            71230320
SUCCESS  : Model control inputs getting reflected in MSR            71230320
GEN_COUNTER =         511            71230534
TESTBENCH: DIFF_COUNTER =           1            71230534
MSR_REG_VAL = 01000001            71230534
MSR_REG_TEMP = 01000001            71230534




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         510            71230670
SUCCESS APB: APB first cycle             71230721
SUCCESS APB: APB second cycle             71230821
READ: reg_val =  65            71230920
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01000001            71230920
ACTUAL DATA = 01000001            71230920
MSR_REG_VAL = 01000000            71230920
MSR_REG_TEMP = 01000000            71230920
TESTBENCH: DIFF_COUNTER =           0            71230921
1. PR_DATA = 01000001	PSEL = 1            71230921
2. PR_DATA = 01000001	PSEL = 0            71231020
CONFIG_BIT = 1011            71231020
SUCCESS  : Model control inputs getting reflected in MSR            71231020
GEN_COUNTER =         512            71231186
TESTBENCH: DIFF_COUNTER =           1            71231186
MSR_REG_VAL = 10111111            71231186
MSR_REG_TEMP = 10111111            71231186




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         511            71231270
SUCCESS APB: APB first cycle             71231321
SUCCESS APB: APB second cycle             71231421
READ: reg_val = 191            71231520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10111111            71231520
ACTUAL DATA = 10111111            71231520
MSR_REG_VAL = 10110000            71231520
MSR_REG_TEMP = 10110000            71231520
TESTBENCH: DIFF_COUNTER =           0            71231521
1. PR_DATA = 10111111	PSEL = 1            71231521
2. PR_DATA = 10111111	PSEL = 0            71231620
CONFIG_BIT = 0100            71231620
SUCCESS  : Model control inputs getting reflected in MSR            71231620
GEN_COUNTER =         513            71231838
TESTBENCH: DIFF_COUNTER =           1            71231838
MSR_REG_VAL = 10100001            71231838
MSR_REG_TEMP = 10100001            71231838




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         512            71231970
SUCCESS APB: APB first cycle             71232021
SUCCESS APB: APB second cycle             71232121
READ: reg_val = 161            71232220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100001            71232220
ACTUAL DATA = 10100001            71232220
MSR_REG_VAL = 10100000            71232220
MSR_REG_TEMP = 10100000            71232220
TESTBENCH: DIFF_COUNTER =           0            71232221
1. PR_DATA = 10100001	PSEL = 1            71232221
2. PR_DATA = 10100001	PSEL = 0            71232320
CONFIG_BIT = 0101            71232320
SUCCESS  : Model control inputs getting reflected in MSR            71232320
GEN_COUNTER =         514            71232490
TESTBENCH: DIFF_COUNTER =           1            71232490
MSR_REG_VAL = 11110001            71232490
MSR_REG_TEMP = 11110001            71232490




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         513            71232570
SUCCESS APB: APB first cycle             71232621
SUCCESS APB: APB second cycle             71232721
READ: reg_val = 241            71232820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110001            71232820
ACTUAL DATA = 11110001            71232820
MSR_REG_VAL = 11110000            71232820
MSR_REG_TEMP = 11110000            71232820
TESTBENCH: DIFF_COUNTER =           0            71232821
1. PR_DATA = 11110001	PSEL = 1            71232821
2. PR_DATA = 11110001	PSEL = 0            71232920
CONFIG_BIT = 0000            71232920
SUCCESS  : Model control inputs getting reflected in MSR            71232920
GEN_COUNTER =         515            71233142
TESTBENCH: DIFF_COUNTER =           1            71233142
MSR_REG_VAL = 11010010            71233142
MSR_REG_TEMP = 11010010            71233142




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         514            71233270
SUCCESS APB: APB first cycle             71233321
SUCCESS APB: APB second cycle             71233421
READ: reg_val = 210            71233520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010010            71233520
ACTUAL DATA = 11010010            71233520
MSR_REG_VAL = 11010000            71233520
MSR_REG_TEMP = 11010000            71233520
TESTBENCH: DIFF_COUNTER =           0            71233521
1. PR_DATA = 11010010	PSEL = 1            71233521
2. PR_DATA = 11010010	PSEL = 0            71233620
CONFIG_BIT = 0010            71233620
SUCCESS  : Model control inputs getting reflected in MSR            71233620
GEN_COUNTER =         516            71233794
TESTBENCH: DIFF_COUNTER =           1            71233794
MSR_REG_VAL = 10100111            71233794
MSR_REG_TEMP = 10100111            71233794




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         515            71233870
SUCCESS APB: APB first cycle             71233921
SUCCESS APB: APB second cycle             71234021
READ: reg_val = 167            71234120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10100111            71234120
ACTUAL DATA = 10100111            71234120
MSR_REG_VAL = 10100000            71234120
MSR_REG_TEMP = 10100000            71234120
TESTBENCH: DIFF_COUNTER =           0            71234121
1. PR_DATA = 10100111	PSEL = 1            71234121
2. PR_DATA = 10100111	PSEL = 0            71234220
CONFIG_BIT = 0101            71234220
SUCCESS  : Model control inputs getting reflected in MSR            71234220
GEN_COUNTER =         517            71234446
TESTBENCH: DIFF_COUNTER =           1            71234446
MSR_REG_VAL = 00011011            71234446
MSR_REG_TEMP = 00011011            71234446




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         516            71234570
SUCCESS APB: APB first cycle             71234621
SUCCESS APB: APB second cycle             71234721
READ: reg_val =  27            71234820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011011            71234820
ACTUAL DATA = 00011011            71234820
MSR_REG_VAL = 00010000            71234820
MSR_REG_TEMP = 00010000            71234820
TESTBENCH: DIFF_COUNTER =           0            71234821
1. PR_DATA = 00011011	PSEL = 1            71234821
2. PR_DATA = 00011011	PSEL = 0            71234920
CONFIG_BIT = 1110            71234920
SUCCESS  : Model control inputs getting reflected in MSR            71234920
GEN_COUNTER =         518            71235098
TESTBENCH: DIFF_COUNTER =           1            71235098
MSR_REG_VAL = 11011000            71235098
MSR_REG_TEMP = 11011000            71235098




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         517            71235170
SUCCESS APB: APB first cycle             71235221
SUCCESS APB: APB second cycle             71235321
READ: reg_val = 216            71235420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011000            71235420
ACTUAL DATA = 11011000            71235420
MSR_REG_VAL = 11010000            71235420
MSR_REG_TEMP = 11010000            71235420
TESTBENCH: DIFF_COUNTER =           0            71235421
1. PR_DATA = 11011000	PSEL = 1            71235421
2. PR_DATA = 11011000	PSEL = 0            71235520
CONFIG_BIT = 0010            71235520
SUCCESS  : Model control inputs getting reflected in MSR            71235520
GEN_COUNTER =         519            71235750
TESTBENCH: DIFF_COUNTER =           1            71235750
MSR_REG_VAL = 10000101            71235750
MSR_REG_TEMP = 10000101            71235750




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         518            71235870
SUCCESS APB: APB first cycle             71235921
SUCCESS APB: APB second cycle             71236021
READ: reg_val = 133            71236120
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10000101            71236120
ACTUAL DATA = 10000101            71236120
MSR_REG_VAL = 10000000            71236120
MSR_REG_TEMP = 10000000            71236120
TESTBENCH: DIFF_COUNTER =           0            71236121
1. PR_DATA = 10000101	PSEL = 1            71236121
2. PR_DATA = 10000101	PSEL = 0            71236220
CONFIG_BIT = 0111            71236220
SUCCESS  : Model control inputs getting reflected in MSR            71236220
GEN_COUNTER =         520            71236402
TESTBENCH: DIFF_COUNTER =           1            71236402
MSR_REG_VAL = 01101010            71236402
MSR_REG_TEMP = 01101010            71236402




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         519            71236470
SUCCESS APB: APB first cycle             71236521
SUCCESS APB: APB second cycle             71236621
READ: reg_val = 106            71236720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01101010            71236720
ACTUAL DATA = 01101010            71236720
MSR_REG_VAL = 01100000            71236720
MSR_REG_TEMP = 01100000            71236720
TESTBENCH: DIFF_COUNTER =           0            71236721
1. PR_DATA = 01101010	PSEL = 1            71236721
2. PR_DATA = 01101010	PSEL = 0            71236820
CONFIG_BIT = 1001            71236820
SUCCESS  : Model control inputs getting reflected in MSR            71236820
GEN_COUNTER =         521            71236820
TESTBENCH: DIFF_COUNTER =           1            71236820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         520            71236970
SUCCESS APB: APB first cycle             71237021
SUCCESS APB: APB second cycle             71237121
READ: reg_val =  96            71237220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01100000            71237220
ACTUAL DATA = 01100000            71237220
TESTBENCH: DIFF_COUNTER =           0            71237221
SUCCESS : Delta fields are getting default values (Low) afret MSR Read            71237221
GEN_COUNTER =         522            71237221
TESTBENCH: DIFF_COUNTER =           1            71237221
MSR_REG_VAL = 11111001            71237221
MSR_REG_TEMP = 11111001            71237221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         521            71237370
SUCCESS APB: APB first cycle             71237421
SUCCESS APB: APB second cycle             71237521
READ: reg_val = 249            71237620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111001            71237620
ACTUAL DATA = 11111001            71237620
MSR_REG_VAL = 11110000            71237620
MSR_REG_TEMP = 11110000            71237620
TESTBENCH: DIFF_COUNTER =           0            71237621
GEN_COUNTER =         523            71237621
TESTBENCH: DIFF_COUNTER =           1            71237621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         522            71237770
SUCCESS APB: APB first cycle             71237821
SUCCESS APB: APB second cycle             71237921
READ: reg_val = 240            71238020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            71238020
ACTUAL DATA = 11110000            71238020
TESTBENCH: DIFF_COUNTER =           0            71238021
MSR_REG_VAL = 00001111            71238021
MSR_REG_TEMP = 00001111            71238021
GEN_COUNTER =         524            71238031
TESTBENCH: DIFF_COUNTER =           1            71238031




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         523            71238170
SUCCESS APB: APB first cycle             71238221
SUCCESS APB: APB second cycle             71238321
READ: reg_val =  15            71238420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            71238420
ACTUAL DATA = 00001111            71238420
MSR_REG_VAL = 00000000            71238420
MSR_REG_TEMP = 00000000            71238420
TESTBENCH: DIFF_COUNTER =           0            71238421
GEN_COUNTER =         525            71238421
TESTBENCH: DIFF_COUNTER =           1            71238421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         524            71238570
SUCCESS APB: APB first cycle             71238621
SUCCESS APB: APB second cycle             71238721
READ: reg_val =   0            71238820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            71238820
ACTUAL DATA = 00000000            71238820
TESTBENCH: DIFF_COUNTER =           0            71238821
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines            71238821
GEN_COUNTER =         526            71238821
TESTBENCH: DIFF_COUNTER =           1            71238821
MSR_REG_VAL = 11111011            71238821
MSR_REG_TEMP = 11111011            71238821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         525            71238970
SUCCESS APB: APB first cycle             71239021
SUCCESS APB: APB second cycle             71239121
READ: reg_val = 251            71239220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            71239220
ACTUAL DATA = 11111011            71239220
MSR_REG_VAL = 11110000            71239220
MSR_REG_TEMP = 11110000            71239220
TESTBENCH: DIFF_COUNTER =           0            71239221
GEN_COUNTER =         527            71239221
TESTBENCH: DIFF_COUNTER =           1            71239221
MSR_REG_VAL = 00001111            71239221
MSR_REG_TEMP = 00001111            71239221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         526            71239370
SUCCESS APB: APB first cycle             71239421
SUCCESS APB: APB second cycle             71239521
READ: reg_val =  15            71239620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            71239620
ACTUAL DATA = 00001111            71239620
MSR_REG_VAL = 00000000            71239620
MSR_REG_TEMP = 00000000            71239620
TESTBENCH: DIFF_COUNTER =           0            71239621
GEN_COUNTER =         528            71239621
TESTBENCH: DIFF_COUNTER =           1            71239621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         527            71239770
SUCCESS APB: APB first cycle             71239821
SUCCESS APB: APB second cycle             71239921
READ: reg_val =   0            71240020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            71240020
ACTUAL DATA = 00000000            71240020
TESTBENCH: DIFF_COUNTER =           0            71240021
GEN_COUNTER =         529            71240021
TESTBENCH: DIFF_COUNTER =           1            71240021
MSR_REG_VAL = 11111011            71240021
MSR_REG_TEMP = 11111011            71240021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         528            71240170
SUCCESS APB: APB first cycle             71240221
SUCCESS APB: APB second cycle             71240321
READ: reg_val = 251            71240420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            71240420
ACTUAL DATA = 11111011            71240420
MSR_REG_VAL = 11110000            71240420
MSR_REG_TEMP = 11110000            71240420
TESTBENCH: DIFF_COUNTER =           0            71240421
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines            71240421
random_object_id=          2            71240966
INFO  @ 71240966ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =          17            71240966
LCR_REG_VAL = 00000000            71241020
LCR_REG_TEMP = 00000000            71241020
LSR_REG_VAL = 01100000            71241020
LSR_REG_TEMP = 01100000            71241020
FCR_REG_VAL = 00000001            71241020
FCR_REG_TEMP = 00000001            71241020
IIR_REG_VAL = 11000001            71241020
IIR_REG_TEMP = 11000001            71241020
COLLECTING IIR COVERAGE            71241020
IIR[3:1] = 000            71241020
IER_REG_VAL = 00000000            71241020
IER_REG_TEMP = 00000000            71241020
MCR_REG_VAL = 00000000            71241020
MCR_REG_TEMP = 00000000            71241020
MSR_REG_VAL = 00000000            71241020
MSR_REG_TEMP = 00000000            71241020
DLL_REG_VAL = 00000000            71241020
DLL_REG_TEMP = 00000000            71241020
DLL, DLM has changed            71241020
GEN_COUNTER =         530            71241120
Data = 10000000            71241120
Mask = 00011111            71241120
config Data = 11110110            71241120
config Data = 10010110            71241120
BAUD_VALUE =       19200
GEN_COUNTER =         531            71241120
Data = 00001010            71241120
Mask = 00000000            71241120
config Data = 10110010            71241120
config Data = 00001010            71241120
GEN_COUNTER =         532            71241120
Data = 00000000            71241120
Mask = 00000000            71241120
config Data = 00100111            71241120
config Data = 00000000            71241120
GEN_COUNTER =         533            71241120
Data = 00011111            71241120
Mask = 00011111            71241120
config Data = 10110001            71241120
config Data = 00010001            71241120
TESTBENCH: DIFF_COUNTER =           4            71241120




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =         534            71241220
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           5            71241220
MSR_REG_VAL = 11111011            71241220
MSR_REG_TEMP = 11111011            71241220
Driver counter =         529            71241270
SUCCESS APB: APB first cycle             71241321
SUCCESS APB: APB second cycle             71241421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             71241520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010110
DLAB = 0
addr_offst = 00            71241520
write_reg: wr_data	=	10010110
byte_en	=	0001
Update bit fields            71241520
TESTBENCH: DIFF_COUNTER =           4            71241520
LCR_REG_VAL = 10010110            71241520
LCR_REG_TEMP = 10010110            71241520
Driver counter =         530            71241570
SUCCESS APB: APB first cycle             71241621
SUCCESS APB: APB second cycle             71241721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             71241820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            71241820
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            71241820
TESTBENCH: DIFF_COUNTER =           3            71241820
DLL_REG_VAL = 00001010            71241820
DLL_REG_TEMP = 00001010            71241820
DLL, DLM has changed            71241820
Driver counter =         531            71241870
SUCCESS APB: APB first cycle             71241921
SUCCESS APB: APB second cycle             71242021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             71242120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            71242120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            71242120
TESTBENCH: DIFF_COUNTER =           2            71242120
Driver counter =         532            71242170
SUCCESS APB: APB first cycle             71242221
SUCCESS APB: APB second cycle             71242321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             71242420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010001
DLAB = 1
addr_offst = 00            71242420
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields            71242420
TESTBENCH: DIFF_COUNTER =           1            71242420
LCR_REG_VAL = 00010001            71242420
LCR_REG_TEMP = 00010001            71242420
Driver counter =         533            71242470
SUCCESS APB: APB first cycle             71242521
SUCCESS APB: APB second cycle             71242621
READ: reg_val = 193            71242720
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001            71242720
ACTUAL DATA = 11000001            71242720
TESTBENCH: DIFF_COUNTER =           0            71242721
I am here
GEN_COUNTER =         535            71242721
Data = 00011111            71242721
Mask = 00011111            71242721
config Data = 00011000            71242721
config Data = 00011000            71242721
GEN_COUNTER =         536            71242721
Data = 00000010            71242721
Mask = 11111000            71242721
config Data = 00111100            71242721
config Data = 00111010            71242721
GEN_COUNTER =         537            71242721
Data = 11111011            71242721
Mask = 11111011            71242721
config Data = 11001111            71242721
config Data = 11001011            71242721
GEN_COUNTER =         538            71242721
Data = 10011010            71242721
Mask = 01100101            71242721
config Data = 10110001            71242721
config Data = 10111011            71242721
TESTBENCH: DIFF_COUNTER =           4            71242721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         534            71242870
SUCCESS APB: APB first cycle             71242921
SUCCESS APB: APB second cycle             71243021




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             71243120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 0
addr_offst = 00            71243120
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields            71243120
TESTBENCH: DIFF_COUNTER =           3            71243120
LCR_REG_VAL = 00011000            71243120
LCR_REG_TEMP = 00011000            71243120
Driver counter =         535            71243170
SUCCESS APB: APB first cycle             71243221
SUCCESS APB: APB second cycle             71243321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             71243420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00111010
DLAB = 0
addr_offst = 00            71243420
write_reg: wr_data	=	00111010
byte_en	=	0001
Update bit fields            71243420
TESTBENCH: DIFF_COUNTER =           2            71243420
IER_REG_VAL = 00001010            71243420
IER_REG_TEMP = 00001010            71243420
IIR_REG_VAL = 11000010            71243420
IIR_REG_TEMP = 11000010            71243420
COLLECTING IIR COVERAGE            71243420
IIR[3:1] = 001            71243420
Driver counter =         536            71243470
SUCCESS APB: APB first cycle             71243521
SUCCESS APB: APB second cycle             71243621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             71243720
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11001011
DLAB = 0
addr_offst = 00            71243720
write_reg: wr_data	=	11001011
byte_en	=	0001
Update bit fields            71243720
TESTBENCH: DIFF_COUNTER =           1            71243720
FCR_REG_VAL = 11001011            71243720
FCR_REG_TEMP = 11001011            71243720
Driver counter =         537            71243770
SUCCESS APB: APB first cycle             71243821
SUCCESS APB: APB second cycle             71243921
Updating Regmap at             71244020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111011
DLAB = 0
addr_offst = 00            71244020
write_reg: wr_data	=	10111011
byte_en	=	0001
Update bit fields            71244020
data is 10111011
TESTBENCH: DIFF_COUNTER =           0            71244020
LSR_REG_VAL = 00000000            71244020
LSR_REG_TEMP = 00000000            71244020
IIR_REG_VAL = 11000000            71244020
IIR_REG_TEMP = 11000000            71244020
COLLECTING IIR COVERAGE            71244020
IIR[3:1] = 000            71244020
INFO  @ 71249116ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            71249442
LSR_REG_TEMP = 00100000            71249442
IIR_REG_VAL = 11000010            71249442
IIR_REG_TEMP = 11000010            71249442
COLLECTING IIR COVERAGE            71249442
IIR[3:1] = 001            71249442
SUCCESS: tx_Start bit detected after 8 cycles71275196
INFO  @ 71275196ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 71588156ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 71640316ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
GEN_COUNTER =         539            71659886
TESTBENCH: DIFF_COUNTER =           1            71659886




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         538            71659970
SUCCESS APB: APB first cycle             71660021
SUCCESS APB: APB second cycle             71660121
READ: reg_val = 194            71660220
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            71660220
ACTUAL DATA = 11000010            71660220
TESTBENCH: DIFF_COUNTER =           0            71660221
SUCCESS: THRE successfully detected in IIR            71660221
SUCCESS: THRE interrupt observed at the IRQ pin            71660221
GEN_COUNTER =         540            71660221
TESTBENCH: DIFF_COUNTER =           1            71660221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         539            71660370
SUCCESS APB: APB first cycle             71660421
SUCCESS APB: APB second cycle             71660521
READ: reg_val = 194            71660620
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            71660620
ACTUAL DATA = 11000010            71660620
TESTBENCH: DIFF_COUNTER =           0            71660621
GEN_COUNTER =         541            71660621
Data = 01000111            71660621
Mask = 10111000            71660621
config Data = 11010111            71660621
config Data = 11010111            71660621
GEN_COUNTER =         542            71660621
TESTBENCH: DIFF_COUNTER =           2            71660621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         540            71660770
SUCCESS APB: APB first cycle             71660821
SUCCESS APB: APB second cycle             71660921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             71661020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11010111
DLAB = 0
addr_offst = 00            71661020
write_reg: wr_data	=	11010111
byte_en	=	0001
Update bit fields            71661020
data is 11010111
TESTBENCH: DIFF_COUNTER =           1            71661020
LSR_REG_VAL = 00000000            71661020
LSR_REG_TEMP = 00000000            71661020
IIR_REG_VAL = 11000000            71661020
IIR_REG_TEMP = 11000000            71661020
COLLECTING IIR COVERAGE            71661020
IIR[3:1] = 000            71661020
Driver counter =         541            71661070
SUCCESS APB: APB first cycle             71661121
SUCCESS APB: APB second cycle             71661221
READ: reg_val = 192            71661320
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000000            71661320
ACTUAL DATA = 11000000            71661320
TESTBENCH: DIFF_COUNTER =           0            71661321
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO            71661321
random_object_id=          6            71661832
INFO  @ 71661832ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          6
QUEUE_SIZE =          18            71661832
LCR_REG_VAL = 00000000            71661920
LCR_REG_TEMP = 00000000            71661920
LSR_REG_VAL = 01100000            71661920
LSR_REG_TEMP = 01100000            71661920
FCR_REG_VAL = 00000001            71661920
FCR_REG_TEMP = 00000001            71661920
IIR_REG_VAL = 11000001            71661920
IIR_REG_TEMP = 11000001            71661920
IER_REG_VAL = 00000000            71661920
IER_REG_TEMP = 00000000            71661920
MSR_REG_VAL = 00000000            71661920
MSR_REG_TEMP = 00000000            71661920
DLL_REG_VAL = 00000000            71661920
DLL_REG_TEMP = 00000000            71661920
DLL, DLM has changed            71661920
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            71662120
MSR_REG_TEMP = 11111011            71662120
UART_FRAME_TRANSMIT: XMIT_FIFO is Empty after Reset -> 71662158
GEN_COUNTER =         543            71662158
Data = 10000000            71662158
Mask = 00011111            71662158
config Data = 10000010            71662158
config Data = 10000010            71662158
BAUD_VALUE =       19200
GEN_COUNTER =         544            71662158
Data = 00001010            71662158
Mask = 00000000            71662158
config Data = 10001011            71662158
config Data = 00001010            71662158
GEN_COUNTER =         545            71662158
Data = 00000000            71662158
Mask = 00000000            71662158
config Data = 11011101            71662158
config Data = 00000000            71662158
GEN_COUNTER =         546            71662158
Data = 00011111            71662158
Mask = 00011111            71662158
config Data = 00111000            71662158
config Data = 00011000            71662158
GEN_COUNTER =         547            71662158
Data = 00000100            71662158
Mask = 00011011            71662158
config Data = 11101100            71662158
config Data = 00001100            71662158
GEN_COUNTER =         548            71662158
Data = 00000101            71662158
Mask = 11110010            71662158
config Data = 00000100            71662158
config Data = 00000101            71662158
TESTBENCH: DIFF_COUNTER =           6            71662158




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         542            71662270
SUCCESS APB: APB first cycle             71662321
SUCCESS APB: APB second cycle             71662421




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             71662520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000010
DLAB = 0
addr_offst = 00            71662520
write_reg: wr_data	=	10000010
byte_en	=	0001
Update bit fields            71662520
TESTBENCH: DIFF_COUNTER =           5            71662520
LCR_REG_VAL = 10000010            71662520
LCR_REG_TEMP = 10000010            71662520
Driver counter =         543            71662570
SUCCESS APB: APB first cycle             71662621
SUCCESS APB: APB second cycle             71662721




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             71662820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            71662820
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            71662820
TESTBENCH: DIFF_COUNTER =           4            71662820
DLL_REG_VAL = 00001010            71662820
DLL_REG_TEMP = 00001010            71662820
DLL, DLM has changed            71662820
Driver counter =         544            71662870
SUCCESS APB: APB first cycle             71662921
SUCCESS APB: APB second cycle             71663021




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             71663120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            71663120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            71663120
TESTBENCH: DIFF_COUNTER =           3            71663120
Driver counter =         545            71663170
SUCCESS APB: APB first cycle             71663221
SUCCESS APB: APB second cycle             71663321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             71663420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 1
addr_offst = 00            71663420
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields            71663420
TESTBENCH: DIFF_COUNTER =           2            71663420
LCR_REG_VAL = 00011000            71663420
LCR_REG_TEMP = 00011000            71663420
Driver counter =         546            71663470
SUCCESS APB: APB first cycle             71663521
SUCCESS APB: APB second cycle             71663621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             71663720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            71663720
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            71663720
TESTBENCH: DIFF_COUNTER =           1            71663720
LCR_REG_VAL = 00001100            71663720
LCR_REG_TEMP = 00001100            71663720
Driver counter =         547            71663770
SUCCESS APB: APB first cycle             71663821
SUCCESS APB: APB second cycle             71663921
Updating Regmap at             71664020
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            71664020
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            71664020
TESTBENCH: DIFF_COUNTER =           0            71664020
FCR_REG_VAL = 00000101            71664020
FCR_REG_TEMP = 00000101            71664020
INFO  @ 71664114ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 71664114ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 71664114ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         549            71664114
Data = 00000001            71664114
Mask = 11110010            71664114
config Data = 00011001            71664114
config Data = 00010001            71664114
TESTBENCH: DIFF_COUNTER =           1            71664114




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         548            71664170
SUCCESS APB: APB first cycle             71664221
SUCCESS APB: APB second cycle             71664321
Updating Regmap at             71664420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00010001
DLAB = 0
addr_offst = 00            71664420
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields            71664420
TESTBENCH: DIFF_COUNTER =           0            71664420
FCR_REG_VAL = 00000001            71664420
FCR_REG_TEMP = 00000001            71664420
GEN_COUNTER =         550            71664440
Data = 00000001            71664440
Mask = 11110010            71664440
config Data = 00100010            71664440
config Data = 00100011            71664440
TESTBENCH: DIFF_COUNTER =           1            71664440




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         549            71664570
SUCCESS APB: APB first cycle             71664621
SUCCESS APB: APB second cycle             71664721
Updating Regmap at             71664820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00100011
DLAB = 0
addr_offst = 00            71664820
write_reg: wr_data	=	00100011
byte_en	=	0001
Update bit fields            71664820
data is 00100011
TESTBENCH: DIFF_COUNTER =           0            71664820
LSR_REG_VAL = 00000000            71664820
LSR_REG_TEMP = 00000000            71664820
INFO  @ 71665418ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDYn goes inActive on writing to XMIT_FIFO
INFO  @ 71669982ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            71670308
LSR_REG_TEMP = 00100000            71670308
INFO  @ 71670320ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
random_object_id=          2            71670960
INFO  @ 71670960ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =          19            71670960
LCR_REG_VAL = 00000000            71671020
LCR_REG_TEMP = 00000000            71671020
LSR_REG_VAL = 01100000            71671020
LSR_REG_TEMP = 01100000            71671020
MSR_REG_VAL = 00000000            71671020
MSR_REG_TEMP = 00000000            71671020
DLL_REG_VAL = 00000000            71671020
DLL_REG_TEMP = 00000000            71671020
DLL, DLM has changed            71671020
GEN_COUNTER =         551            71671120
Data = 10000000            71671120
Mask = 00011111            71671120
config Data = 01111001            71671120
config Data = 10011001            71671120
BAUD_VALUE =       19200
GEN_COUNTER =         552            71671120
Data = 00001010            71671120
Mask = 00000000            71671120
config Data = 00010100            71671120
config Data = 00001010            71671120
GEN_COUNTER =         553            71671120
Data = 00000000            71671120
Mask = 00000000            71671120
config Data = 01101110            71671120
config Data = 00000000            71671120
GEN_COUNTER =         554            71671120
Data = 00011111            71671120
Mask = 00011111            71671120
config Data = 01101111            71671120
config Data = 00001111            71671120
TESTBENCH: DIFF_COUNTER =           4            71671120




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =         555            71671220
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           5            71671220
MSR_REG_VAL = 11111011            71671220
MSR_REG_TEMP = 11111011            71671220
Driver counter =         550            71671270
SUCCESS APB: APB first cycle             71671321
SUCCESS APB: APB second cycle             71671421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             71671520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011001
DLAB = 0
addr_offst = 00            71671520
write_reg: wr_data	=	10011001
byte_en	=	0001
Update bit fields            71671520
TESTBENCH: DIFF_COUNTER =           4            71671520
LCR_REG_VAL = 10011001            71671520
LCR_REG_TEMP = 10011001            71671520
Driver counter =         551            71671570
SUCCESS APB: APB first cycle             71671621
SUCCESS APB: APB second cycle             71671721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             71671820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            71671820
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            71671820
TESTBENCH: DIFF_COUNTER =           3            71671820
DLL_REG_VAL = 00001010            71671820
DLL_REG_TEMP = 00001010            71671820
DLL, DLM has changed            71671820
Driver counter =         552            71671870
SUCCESS APB: APB first cycle             71671921
SUCCESS APB: APB second cycle             71672021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             71672120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            71672120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            71672120
TESTBENCH: DIFF_COUNTER =           2            71672120
Driver counter =         553            71672170
SUCCESS APB: APB first cycle             71672221
SUCCESS APB: APB second cycle             71672321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             71672420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001111
DLAB = 1
addr_offst = 00            71672420
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            71672420
TESTBENCH: DIFF_COUNTER =           1            71672420
LCR_REG_VAL = 00001111            71672420
LCR_REG_TEMP = 00001111            71672420
Driver counter =         554            71672470
SUCCESS APB: APB first cycle             71672521
SUCCESS APB: APB second cycle             71672621
READ: reg_val = 193            71672720
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001            71672720
ACTUAL DATA = 11000001            71672720
TESTBENCH: DIFF_COUNTER =           0            71672721
I am here
GEN_COUNTER =         556            71672721
Data = 00011111            71672721
Mask = 00011111            71672721
config Data = 10011000            71672721
config Data = 00011000            71672721
GEN_COUNTER =         557            71672721
Data = 00000010            71672721
Mask = 11111000            71672721
config Data = 10010111            71672721
config Data = 10010010            71672721
GEN_COUNTER =         558            71672721
Data = 11111011            71672721
Mask = 11111011            71672721
config Data = 00110000            71672721
config Data = 00110000            71672721
GEN_COUNTER =         559            71672721
Data = 10000110            71672721
Mask = 01111001            71672721
config Data = 00100111            71672721
config Data = 10100111            71672721
TESTBENCH: DIFF_COUNTER =           4            71672721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         555            71672870
SUCCESS APB: APB first cycle             71672921
SUCCESS APB: APB second cycle             71673021




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             71673120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 0
addr_offst = 00            71673120
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields            71673120
TESTBENCH: DIFF_COUNTER =           3            71673120
LCR_REG_VAL = 00011000            71673120
LCR_REG_TEMP = 00011000            71673120
Driver counter =         556            71673170
SUCCESS APB: APB first cycle             71673221
SUCCESS APB: APB second cycle             71673321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             71673420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10010010
DLAB = 0
addr_offst = 00            71673420
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields            71673420
TESTBENCH: DIFF_COUNTER =           2            71673420
IER_REG_VAL = 00000010            71673420
IER_REG_TEMP = 00000010            71673420
IIR_REG_VAL = 11000010            71673420
IIR_REG_TEMP = 11000010            71673420
COLLECTING IIR COVERAGE            71673420
IIR[3:1] = 001            71673420
Driver counter =         557            71673470
SUCCESS APB: APB first cycle             71673521
SUCCESS APB: APB second cycle             71673621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             71673720
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00110000
DLAB = 0
addr_offst = 00            71673720
write_reg: wr_data	=	00110000
byte_en	=	0001
Update bit fields            71673720
TESTBENCH: DIFF_COUNTER =           1            71673720
Driver counter =         558            71673770
SUCCESS APB: APB first cycle             71673821
SUCCESS APB: APB second cycle             71673921
Updating Regmap at             71674020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10100111
DLAB = 0
addr_offst = 00            71674020
write_reg: wr_data	=	10100111
byte_en	=	0001
Update bit fields            71674020
data is 10100111
TESTBENCH: DIFF_COUNTER =           0            71674020
LSR_REG_VAL = 00000000            71674020
LSR_REG_TEMP = 00000000            71674020
IIR_REG_VAL = 11000011            71674020
IIR_REG_TEMP = 11000011            71674020
INFO  @ 71679110ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            71679436
LSR_REG_TEMP = 00100000            71679436
IIR_REG_VAL = 11000010            71679436
IIR_REG_TEMP = 11000010            71679436
SUCCESS: tx_Start bit detected after 8 cycles71705190
INFO  @ 71705190ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
INFO  @ 72018150ns : testbench.u_uart_tx_bfm.check_parity	:	TX:SUCCESS: EVEN PARITY 
INFO  @ 72070310ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
INFO  @ 72096390ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: VALID PARITY CHECK: STOP  DETECTED
AC_DATA_ACTUAL = 00111000
data_length =           5
PARITY_SELECT = 1
PARITY_ENABLE = 1
STOP_ENABLE = 0
INFO  @ 72096390ns : testbench.u_uart_tx_bfm.compare	:	TX:SUCCESS: DATA FRAME MATCH
INFO  @ 72096390ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	00111000
INFO  @ 72096390ns : testbench.u_uart_tx_bfm.compare	:	TX:EX_DATA	=	 56
INFO  @ 72096390ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	00111000
INFO  @ 72096390ns : testbench.u_uart_tx_bfm.compare	:	TX:AC_DATA	=	 56
LSR_REG_VAL = 01100000            72096390
LSR_REG_TEMP = 01100000            72096390
GEN_COUNTER =         560            72298520
TESTBENCH: DIFF_COUNTER =           1            72298520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         559            72298570
SUCCESS APB: APB first cycle             72298621
SUCCESS APB: APB second cycle             72298721
READ: reg_val = 194            72298820
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            72298820
ACTUAL DATA = 11000010            72298820
TESTBENCH: DIFF_COUNTER =           0            72298821
SUCCESS: THRE successfully detected in IIR            72298821
SUCCESS: THRE interrupt observed at the IRQ pin            72298821
GEN_COUNTER =         561            72298821
TESTBENCH: DIFF_COUNTER =           1            72298821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         560            72298970
SUCCESS APB: APB first cycle             72299021
SUCCESS APB: APB second cycle             72299121
READ: reg_val = 194            72299220
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010            72299220
ACTUAL DATA = 11000010            72299220
TESTBENCH: DIFF_COUNTER =           0            72299221
GEN_COUNTER =         562            72299221
Data = 01111111            72299221
Mask = 10000000            72299221
config Data = 01111100            72299221
config Data = 01111111            72299221
GEN_COUNTER =         563            72299221
TESTBENCH: DIFF_COUNTER =           2            72299221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         561            72299370
SUCCESS APB: APB first cycle             72299421
SUCCESS APB: APB second cycle             72299521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             72299620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111111
DLAB = 0
addr_offst = 00            72299620
write_reg: wr_data	=	01111111
byte_en	=	0001
Update bit fields            72299620
data is 01111111
TESTBENCH: DIFF_COUNTER =           1            72299620
LSR_REG_VAL = 00000000            72299620
LSR_REG_TEMP = 00000000            72299620
IIR_REG_VAL = 11000011            72299620
IIR_REG_TEMP = 11000011            72299620
Driver counter =         562            72299670
SUCCESS APB: APB first cycle             72299721
SUCCESS APB: APB second cycle             72299821
READ: reg_val = 195            72299920
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000011            72299920
ACTUAL DATA = 11000001            72299920
TESTBENCH: DIFF_COUNTER =           0            72299921
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO            72299921
random_object_id=          8            72300466
INFO  @ 72300466ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          8
QUEUE_SIZE =          20            72300466
GEN_COUNTER =         564            72300466
Data = 10000000            72300466
Mask = 00011111            72300466
config Data = 11011000            72300466
config Data = 10011000            72300466
BAUD_VALUE =       19200
GEN_COUNTER =         565            72300466
Data = 00001010            72300466
Mask = 00000000            72300466
config Data = 11110111            72300466
config Data = 00001010            72300466
GEN_COUNTER =         566            72300466
Data = 00000000            72300466
Mask = 00000000            72300466
config Data = 00010101            72300466
config Data = 00000000            72300466
GEN_COUNTER =         567            72300466
Data = 00011111            72300466
Mask = 00011111            72300466
config Data = 01100001            72300466
config Data = 00000001            72300466
GEN_COUNTER =         568            72300466
Data = 01000011            72300466
Mask = 00010000            72300466
config Data = 11000000            72300466
config Data = 01000011            72300466
GEN_COUNTER =         569            72300466
Data = 00000100            72300466
Mask = 11110000            72300466
config Data = 11000100            72300466
config Data = 11000100            72300466
GEN_COUNTER =         570            72300466
Data = 11111101            72300466
Mask = 11111101            72300466
config Data = 01100101            72300466
config Data = 01100101            72300466
TESTBENCH: DIFF_COUNTER =           7            72300466




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Driver counter =         563            72300570
SUCCESS APB: APB first cycle             72300621
SUCCESS APB: APB second cycle             72300721




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             72300820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011000
DLAB = 0
addr_offst = 00            72300820
write_reg: wr_data	=	10011000
byte_en	=	0001
Update bit fields            72300820
TESTBENCH: DIFF_COUNTER =           6            72300820
LCR_REG_VAL = 10011000            72300820
LCR_REG_TEMP = 10011000            72300820
Driver counter =         564            72300870
SUCCESS APB: APB first cycle             72300921
SUCCESS APB: APB second cycle             72301021




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             72301120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001010
DLAB = 1
addr_offst = 00            72301120
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields            72301120
TESTBENCH: DIFF_COUNTER =           5            72301120
Driver counter =         565            72301170
SUCCESS APB: APB first cycle             72301221
SUCCESS APB: APB second cycle             72301321




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             72301420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            72301420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            72301420
TESTBENCH: DIFF_COUNTER =           4            72301420
Driver counter =         566            72301470
SUCCESS APB: APB first cycle             72301521
SUCCESS APB: APB second cycle             72301621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             72301720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000001
DLAB = 1
addr_offst = 00            72301720
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            72301720
TESTBENCH: DIFF_COUNTER =           3            72301720
LCR_REG_VAL = 00000001            72301720
LCR_REG_TEMP = 00000001            72301720
Driver counter =         567            72301770
SUCCESS APB: APB first cycle             72301821
SUCCESS APB: APB second cycle             72301921




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             72302020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000011
DLAB = 0
addr_offst = 00            72302020
write_reg: wr_data	=	01000011
byte_en	=	0001
Update bit fields            72302020
TESTBENCH: DIFF_COUNTER =           2            72302020
LCR_REG_VAL = 01000011            72302020
LCR_REG_TEMP = 01000011            72302020
Driver counter =         568            72302070
SUCCESS APB: APB first cycle             72302121
SUCCESS APB: APB second cycle             72302221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             72302320
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11000100
DLAB = 0
addr_offst = 00            72302320
write_reg: wr_data	=	11000100
byte_en	=	0001
Update bit fields            72302320
TESTBENCH: DIFF_COUNTER =           1            72302320
IER_REG_VAL = 00000100            72302320
IER_REG_TEMP = 00000100            72302320
Driver counter =         569            72302370
SUCCESS APB: APB first cycle             72302421
SUCCESS APB: APB second cycle             72302521
Updating Regmap at             72302620
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01100101
DLAB = 0
addr_offst = 00            72302620
write_reg: wr_data	=	01100101
byte_en	=	0001
Update bit fields            72302620
TESTBENCH: DIFF_COUNTER =           0            72302620
FCR_REG_VAL = 01000101            72302620
FCR_REG_TEMP = 01000101            72302620
FRAME_COUNT =           1            72302620
PAR_VAL = 1            72302620
CHARACTER FRAME TIME =          10            72302620
CHARACTER LENGTH = 11            72302620
***** Starting detection on Receiver side *****72302620
LSR_REG_VAL = 00100000            72302748
LSR_REG_TEMP = 00100000            72302748
SUCCESS: rx_Start bit detected after 8 cycles72327850
**** Initiate capturing frame bits ***********72327850
Receiving frame without parity	->	72745130
SUCCESS: STOP bit detected            72797290
addr_offst = 00            72797290
write_reg: wr_data	=	01100010
byte_en	=	0001
Update bit fields            72797290
data is 01100010

LSR_REG_VAL = 00100001            72797616
LSR_REG_TEMP = 00100001            72797616
FRAME_COUNT =           2            72823370
PAR_VAL = 1            72823370
CHARACTER FRAME TIME =          10            72823370
CHARACTER LENGTH = 11            72823370
***** Starting detection on Receiver side *****72823370
SUCCESS: rx_Start bit detected after 8 cycles72849450
**** Initiate capturing frame bits ***********72849450
Receiving frame without parity	->	73266730
SUCCESS: STOP bit detected            73318890
addr_offst = 00            73318890
write_reg: wr_data	=	01001100
byte_en	=	0001
Update bit fields            73318890
data is 01001100

FRAME_COUNT =           3            73344970
PAR_VAL = 0            73344970
CHARACTER FRAME TIME =          10            73344970
CHARACTER LENGTH = 11            73344970
***** Starting detection on Receiver side *****73344970
SUCCESS: rx_Start bit detected after 8 cycles73371050
**** Initiate capturing frame bits ***********73371050
Receiving frame without parity	->	73788330
SUCCESS: STOP bit detected            73840490
addr_offst = 00            73840490
write_reg: wr_data	=	10011111
byte_en	=	0001
Update bit fields            73840490
data is 10011111

FRAME_COUNT =           4            73866570
PAR_VAL = 1            73866570
CHARACTER FRAME TIME =          10            73866570
CHARACTER LENGTH = 11            73866570
***** Starting detection on Receiver side *****73866570
SUCCESS: rx_Start bit detected after 8 cycles73892650
**** Initiate capturing frame bits ***********73892650
Receiving frame without parity	->	74309930
SUCCESS: STOP bit detected            74362090
addr_offst = 00            74362090
write_reg: wr_data	=	10001111
byte_en	=	0001
Update bit fields            74362090
data is 10001111

IIR_REG_VAL = 11001011            76448490
IIR_REG_TEMP = 11001011            76448490
COLLECTING IIR COVERAGE            76448490
IIR[3:1] = 101            76448490
***** Starting detection on Receiver side *****78560970
SUCCESS: rx_Start bit detected after 8 cycles78587050
**** Initiate capturing frame bits ***********78587050
Receiving frame without parity	->	79004330
ERROR: FRAMING ERROR detected            79056490
addr_offst = 00            79056490
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            79056490
data is 00000000

LSR_REG_VAL = 10101001            79056490
LSR_REG_TEMP = 10101001            79056490
IIR_REG_VAL = 11001110            79056490
IIR_REG_TEMP = 11001110            79056490
COLLECTING IIR COVERAGE            79056490
IIR[3:1] = 111            79056490
LSR_REG_VAL = 10111001            79082570
LSR_REG_TEMP = 10111001            79082570
FRAME_COUNT =           1            79604180
PAR_VAL = 1            79604180
CHARACTER FRAME TIME =          10            79604180
CHARACTER LENGTH = 11            79604180
***** Starting detection on Receiver side *****79604180
SUCCESS: rx_Start bit detected after 8 cycles79630250
**** Initiate capturing frame bits ***********79630250
Receiving frame without parity	->	80047530
SUCCESS: STOP bit detected            80099690
addr_offst = 00            80099690
write_reg: wr_data	=	11111000
byte_en	=	0001
Update bit fields            80099690
data is 11111000

***** Starting detection on Receiver side *****84279010
SUCCESS: rx_Start bit detected after 8 cycles84305090
**** Initiate capturing frame bits ***********84305090
Receiving frame without parity	->	84722370
ERROR: FRAMING ERROR detected            84774530
addr_offst = 00            84774530
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            84774530
data is 00000000

FRAME_COUNT =           1            85341780
PAR_VAL = 0            85341780
CHARACTER FRAME TIME =          10            85341780
CHARACTER LENGTH = 11            85341780
***** Starting detection on Receiver side *****85341780
SUCCESS: rx_Start bit detected after 8 cycles85367850
**** Initiate capturing frame bits ***********85367850
Receiving frame without parity	->	85785130
ERROR: FRAMING ERROR detected            85837290
addr_offst = 00            85837290
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            85837290
data is 00000000

FRAME_COUNT =           2            85863370
PAR_VAL = 0            85863370
CHARACTER FRAME TIME =          10            85863370
CHARACTER LENGTH = 11            85863370
***** Starting detection on Receiver side *****86176330
SUCCESS: rx_Start bit detected after 8 cycles86202410
**** Initiate capturing frame bits ***********86202410
FRAME_COUNT =           3            86384970
PAR_VAL = 0            86384970
CHARACTER FRAME TIME =          10            86384970
CHARACTER LENGTH = 11            86384970
Receiving frame without parity	->	86619690
SUCCESS: STOP bit detected            86671850
addr_offst = 00            86671850
write_reg: wr_data	=	11000110
byte_en	=	0001
Update bit fields            86671850
data is 11000110

***** Starting detection on Receiver side *****86697930
SUCCESS: rx_Start bit detected after 8 cycles86724010
**** Initiate capturing frame bits ***********86724010
FRAME_COUNT =           4            86906570
PAR_VAL = 1            86906570
CHARACTER FRAME TIME =          10            86906570
CHARACTER LENGTH = 11            86906570
Receiving frame without parity	->	87141290
SUCCESS: STOP bit detected            87193450
addr_offst = 00            87193450
write_reg: wr_data	=	10110101
byte_en	=	0001
Update bit fields            87193450
data is 10110101

***** Starting detection on Receiver side *****87219530
SUCCESS: rx_Start bit detected after 8 cycles87245610
**** Initiate capturing frame bits ***********87245610
FRAME_COUNT =           5            87428170
PAR_VAL = 1            87428170
CHARACTER FRAME TIME =          10            87428170
CHARACTER LENGTH = 11            87428170
Receiving frame without parity	->	87662890
ERROR: FRAMING ERROR detected            87715050
addr_offst = 00            87715050
write_reg: wr_data	=	10010101
byte_en	=	0001
Update bit fields            87715050
data is 10010101

FRAME_COUNT =           6            87949770
PAR_VAL = 1            87949770
CHARACTER FRAME TIME =          10            87949770
CHARACTER LENGTH = 11            87949770
***** Starting detection on Receiver side *****87949770
random_object_id=          2            87950422
INFO  @ 87950422ns : $unit_0x68a90024.uart_test.new	:	TEST COUNT EXCEEDED MAX TEST SIZE
INFO  @ 87950422ns : $unit_0x68a90024.uart_test.new	:	MAX_TEST_COUNT =          20 
INFO  @ 87950422ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =          21            87950422
INFO  @ 87950422ns : $unit_0x68a90024.Root_Test_Admin.trigger	:	CLEARING QUEUE
CLEARING QUEUE            87950422
random_object_id=          0            87950422
INFO  @ 87950422ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =           1            87950422
LCR_REG_VAL = 00000000            87950520
LCR_REG_TEMP = 00000000            87950520
LSR_REG_VAL = 01100000            87950520
LSR_REG_TEMP = 01100000            87950520
FCR_REG_VAL = 00000001            87950520
FCR_REG_TEMP = 00000001            87950520
IIR_REG_VAL = 11000001            87950520
IIR_REG_TEMP = 11000001            87950520
COLLECTING IIR COVERAGE            87950520
IIR[3:1] = 000            87950520
IER_REG_VAL = 00000000            87950520
IER_REG_TEMP = 00000000            87950520
MSR_REG_VAL = 00000000            87950520
MSR_REG_TEMP = 00000000            87950520
DLL_REG_VAL = 00000000            87950520
DLL_REG_TEMP = 00000000            87950520
DLL, DLM has changed            87950520
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            87950720
MSR_REG_TEMP = 11111011            87950720
random_object_id=          1            87950974
INFO  @ 87950974ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =           2            87950974
UART_FRAME_TRANSMIT ->             87950974
MSR_REG_VAL = 00000000            87951020
MSR_REG_TEMP = 00000000            87951020
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 87951220
GEN_COUNTER =         571            87951220
Data = 10000000            87951220
Mask = 00011111            87951220
config Data = 00001101            87951220
config Data = 10001101            87951220
BAUD_VALUE =       19200
GEN_COUNTER =         572            87951220
Data = 00111100            87951220
Mask = 00000000            87951220
config Data = 01010010            87951220
config Data = 00111100            87951220
GEN_COUNTER =         573            87951220
Data = 00000000            87951220
Mask = 00000000            87951220
config Data = 11011000            87951220
config Data = 00000000            87951220
GEN_COUNTER =         574            87951220
Data = 00011111            87951220
Mask = 00011111            87951220
config Data = 01100011            87951220
config Data = 00000011            87951220
GEN_COUNTER =         575            87951220
Data = 00011100            87951220
Mask = 00000011            87951220
config Data = 01101110            87951220
config Data = 00011110            87951220
GEN_COUNTER =         576            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 01101101            87951220
config Data = 01101101            87951220
GEN_COUNTER =         577            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 01010111            87951220
config Data = 01010111            87951220
GEN_COUNTER =         578            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 00010001            87951220
config Data = 00010001            87951220
GEN_COUNTER =         579            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 01110111            87951220
config Data = 01110111            87951220
GEN_COUNTER =         580            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 11101000            87951220
config Data = 11101000            87951220
GEN_COUNTER =         581            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 00001110            87951220
config Data = 00001110            87951220
GEN_COUNTER =         582            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 01101011            87951220
config Data = 01101011            87951220
GEN_COUNTER =         583            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 01010100            87951220
config Data = 01010100            87951220
GEN_COUNTER =         584            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 00110011            87951220
config Data = 00110011            87951220
GEN_COUNTER =         585            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 11110000            87951220
config Data = 11110000            87951220
GEN_COUNTER =         586            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 10111111            87951220
config Data = 10111111            87951220
GEN_COUNTER =         587            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 10001000            87951220
config Data = 10001000            87951220
GEN_COUNTER =         588            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 00000101            87951220
config Data = 00000101            87951220
GEN_COUNTER =         589            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 10110111            87951220
config Data = 10110111            87951220
GEN_COUNTER =         590            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 01010110            87951220
config Data = 01010110            87951220
GEN_COUNTER =         591            87951220
Data = 00000000            87951220
Mask = 11111111            87951220
config Data = 11101100            87951220
config Data = 11101100            87951220
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =          21            87951220
MSR_REG_VAL = 11111011            87951220
MSR_REG_TEMP = 11111011            87951220




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         570            87951370
SUCCESS APB: APB first cycle             87951421
SUCCESS APB: APB second cycle             87951521




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at             87951620
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001101
DLAB = 0
addr_offst = 00            87951620
write_reg: wr_data	=	10001101
byte_en	=	0001
Update bit fields            87951620
TESTBENCH: DIFF_COUNTER =          20            87951620
LCR_REG_VAL = 10001101            87951620
LCR_REG_TEMP = 10001101            87951620
Driver counter =         571            87951670
SUCCESS APB: APB first cycle             87951721
SUCCESS APB: APB second cycle             87951821




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at             87951920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            87951920
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            87951920
TESTBENCH: DIFF_COUNTER =          19            87951920
DLL_REG_VAL = 00111100            87951920
DLL_REG_TEMP = 00111100            87951920
DLL, DLM has changed            87951920
Driver counter =         572            87951970
SUCCESS APB: APB first cycle             87952021
SUCCESS APB: APB second cycle             87952121




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at             87952220
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            87952220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            87952220
TESTBENCH: DIFF_COUNTER =          18            87952220
Driver counter =         573            87952270
SUCCESS APB: APB first cycle             87952321
SUCCESS APB: APB second cycle             87952421




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at             87952520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000011
DLAB = 1
addr_offst = 00            87952520
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            87952520
TESTBENCH: DIFF_COUNTER =          17            87952520
LCR_REG_VAL = 00000011            87952520
LCR_REG_TEMP = 00000011            87952520
Driver counter =         574            87952570
SUCCESS APB: APB first cycle             87952621
SUCCESS APB: APB second cycle             87952721




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at             87952820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            87952820
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            87952820
TESTBENCH: DIFF_COUNTER =          16            87952820
LCR_REG_VAL = 00011110            87952820
LCR_REG_TEMP = 00011110            87952820
Driver counter =         575            87952870
SUCCESS APB: APB first cycle             87952921
SUCCESS APB: APB second cycle             87953021




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at             87953120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101101
DLAB = 0
addr_offst = 00            87953120
write_reg: wr_data	=	01101101
byte_en	=	0001
Update bit fields            87953120
data is 01101101
TESTBENCH: DIFF_COUNTER =          15            87953120
LSR_REG_VAL = 00000000            87953120
LSR_REG_TEMP = 00000000            87953120
Driver counter =         576            87953170
SUCCESS APB: APB first cycle             87953221
SUCCESS APB: APB second cycle             87953321




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at             87953420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010111
DLAB = 0
addr_offst = 00            87953420
write_reg: wr_data	=	01010111
byte_en	=	0001
Update bit fields            87953420
data is 01010111
TESTBENCH: DIFF_COUNTER =          14            87953420
Driver counter =         577            87953470
SUCCESS APB: APB first cycle             87953521
SUCCESS APB: APB second cycle             87953621




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at             87953720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010001
DLAB = 0
addr_offst = 00            87953720
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields            87953720
data is 00010001
TESTBENCH: DIFF_COUNTER =          13            87953720
Driver counter =         578            87953770
SUCCESS APB: APB first cycle             87953821
SUCCESS APB: APB second cycle             87953921




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at             87954020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01110111
DLAB = 0
addr_offst = 00            87954020
write_reg: wr_data	=	01110111
byte_en	=	0001
Update bit fields            87954020
data is 01110111
TESTBENCH: DIFF_COUNTER =          12            87954020
Driver counter =         579            87954070
SUCCESS APB: APB first cycle             87954121
SUCCESS APB: APB second cycle             87954221




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at             87954320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101000
DLAB = 0
addr_offst = 00            87954320
write_reg: wr_data	=	11101000
byte_en	=	0001
Update bit fields            87954320
data is 11101000
TESTBENCH: DIFF_COUNTER =          11            87954320
Driver counter =         580            87954370
SUCCESS APB: APB first cycle             87954421
SUCCESS APB: APB second cycle             87954521




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at             87954620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001110
DLAB = 0
addr_offst = 00            87954620
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            87954620
data is 00001110
TESTBENCH: DIFF_COUNTER =          10            87954620
Driver counter =         581            87954670
SUCCESS APB: APB first cycle             87954721
SUCCESS APB: APB second cycle             87954821




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at             87954920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01101011
DLAB = 0
addr_offst = 00            87954920
write_reg: wr_data	=	01101011
byte_en	=	0001
Update bit fields            87954920
data is 01101011
TESTBENCH: DIFF_COUNTER =           9            87954920
Driver counter =         582            87954970
SUCCESS APB: APB first cycle             87955021
SUCCESS APB: APB second cycle             87955121




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at             87955220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010100
DLAB = 0
addr_offst = 00            87955220
write_reg: wr_data	=	01010100
byte_en	=	0001
Update bit fields            87955220
data is 01010100
TESTBENCH: DIFF_COUNTER =           8            87955220
Driver counter =         583            87955270
SUCCESS APB: APB first cycle             87955321
SUCCESS APB: APB second cycle             87955421




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at             87955520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110011
DLAB = 0
addr_offst = 00            87955520
write_reg: wr_data	=	00110011
byte_en	=	0001
Update bit fields            87955520
data is 00110011
TESTBENCH: DIFF_COUNTER =           7            87955520
Driver counter =         584            87955570
SUCCESS APB: APB first cycle             87955621
SUCCESS APB: APB second cycle             87955721




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             87955820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110000
DLAB = 0
addr_offst = 00            87955820
write_reg: wr_data	=	11110000
byte_en	=	0001
Update bit fields            87955820
data is 11110000
TESTBENCH: DIFF_COUNTER =           6            87955820
Driver counter =         585            87955870
SUCCESS APB: APB first cycle             87955921
SUCCESS APB: APB second cycle             87956021




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             87956120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111111
DLAB = 0
addr_offst = 00            87956120
write_reg: wr_data	=	10111111
byte_en	=	0001
Update bit fields            87956120
data is 10111111
TESTBENCH: DIFF_COUNTER =           5            87956120
Driver counter =         586            87956170
SUCCESS APB: APB first cycle             87956221
SUCCESS APB: APB second cycle             87956321




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             87956420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001000
DLAB = 0
addr_offst = 00            87956420
write_reg: wr_data	=	10001000
byte_en	=	0001
Update bit fields            87956420
data is 10001000
TESTBENCH: DIFF_COUNTER =           4            87956420
Driver counter =         587            87956470
SUCCESS APB: APB first cycle             87956521
SUCCESS APB: APB second cycle             87956621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             87956720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            87956720
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            87956720
data is 00000101
TESTBENCH: DIFF_COUNTER =           3            87956720
Driver counter =         588            87956770
SUCCESS APB: APB first cycle             87956821
SUCCESS APB: APB second cycle             87956921




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             87957020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110111
DLAB = 0
addr_offst = 00            87957020
write_reg: wr_data	=	10110111
byte_en	=	0001
Update bit fields            87957020
data is 10110111
TESTBENCH: DIFF_COUNTER =           2            87957020
Driver counter =         589            87957070
SUCCESS APB: APB first cycle             87957121
SUCCESS APB: APB second cycle             87957221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             87957320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010110
DLAB = 0
addr_offst = 00            87957320
write_reg: wr_data	=	01010110
byte_en	=	0001
Update bit fields            87957320
data is 01010110
TESTBENCH: DIFF_COUNTER =           1            87957320
Driver counter =         590            87957370
SUCCESS APB: APB first cycle             87957421
SUCCESS APB: APB second cycle             87957521
Updating Regmap at             87957620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11101100
DLAB = 0
addr_offst = 00            87957620
write_reg: wr_data	=	11101100
byte_en	=	0001
Update bit fields            87957620
data is 11101100
TESTBENCH: DIFF_COUNTER =           0            87957620
random_object_id=          1            87957620
INFO  @ 87957620ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =           3            87957620
UART_FRAME_TRANSMIT ->             87957620
LCR_REG_VAL = 00000000            87957720
LCR_REG_TEMP = 00000000            87957720
LSR_REG_VAL = 01100000            87957720
LSR_REG_TEMP = 01100000            87957720
MSR_REG_VAL = 00000000            87957720
MSR_REG_TEMP = 00000000            87957720
DLL_REG_VAL = 00000000            87957720
DLL_REG_TEMP = 00000000            87957720
DLL, DLM has changed            87957720
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 87957920
GEN_COUNTER =         592            87957920
Data = 10000000            87957920
Mask = 00011111            87957920
config Data = 00011010            87957920
config Data = 10011010            87957920
BAUD_VALUE =       19200
GEN_COUNTER =         593            87957920
Data = 00111100            87957920
Mask = 00000000            87957920
config Data = 01110111            87957920
config Data = 00111100            87957920
GEN_COUNTER =         594            87957920
Data = 00000000            87957920
Mask = 00000000            87957920
config Data = 11100011            87957920
config Data = 00000000            87957920
GEN_COUNTER =         595            87957920
Data = 00011111            87957920
Mask = 00011111            87957920
config Data = 11000000            87957920
config Data = 00000000            87957920
GEN_COUNTER =         596            87957920
Data = 00011100            87957920
Mask = 00000011            87957920
config Data = 11101010            87957920
config Data = 00011110            87957920
GEN_COUNTER =         597            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 00001100            87957920
config Data = 00001100            87957920
GEN_COUNTER =         598            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 10111000            87957920
config Data = 10111000            87957920
GEN_COUNTER =         599            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 00011011            87957920
config Data = 00011011            87957920
GEN_COUNTER =         600            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 00000011            87957920
config Data = 00000011            87957920
GEN_COUNTER =         601            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 00110110            87957920
config Data = 00110110            87957920
GEN_COUNTER =         602            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 10110011            87957920
config Data = 10110011            87957920
GEN_COUNTER =         603            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 00000100            87957920
config Data = 00000100            87957920
GEN_COUNTER =         604            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 11110000            87957920
config Data = 11110000            87957920
GEN_COUNTER =         605            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 11100001            87957920
config Data = 11100001            87957920
GEN_COUNTER =         606            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 10110111            87957920
config Data = 10110111            87957920
GEN_COUNTER =         607            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 10000001            87957920
config Data = 10000001            87957920
GEN_COUNTER =         608            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 01010111            87957920
config Data = 01010111            87957920
GEN_COUNTER =         609            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 10000100            87957920
config Data = 10000100            87957920
GEN_COUNTER =         610            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 00011110            87957920
config Data = 00011110            87957920
GEN_COUNTER =         611            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 10100010            87957920
config Data = 10100010            87957920
GEN_COUNTER =         612            87957920
Data = 00000000            87957920
Mask = 11111111            87957920
config Data = 10000001            87957920
config Data = 10000001            87957920
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =          21            87957920
MSR_REG_VAL = 11111011            87957920
MSR_REG_TEMP = 11111011            87957920




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         591            87958070
SUCCESS APB: APB first cycle             87958121
SUCCESS APB: APB second cycle             87958221




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at             87958320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011010
DLAB = 0
addr_offst = 00            87958320
write_reg: wr_data	=	10011010
byte_en	=	0001
Update bit fields            87958320
TESTBENCH: DIFF_COUNTER =          20            87958320
LCR_REG_VAL = 10011010            87958320
LCR_REG_TEMP = 10011010            87958320
Driver counter =         592            87958370
SUCCESS APB: APB first cycle             87958421
SUCCESS APB: APB second cycle             87958521




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at             87958620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            87958620
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            87958620
TESTBENCH: DIFF_COUNTER =          19            87958620
DLL_REG_VAL = 00111100            87958620
DLL_REG_TEMP = 00111100            87958620
DLL, DLM has changed            87958620
Driver counter =         593            87958670
SUCCESS APB: APB first cycle             87958721
SUCCESS APB: APB second cycle             87958821




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at             87958920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            87958920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            87958920
TESTBENCH: DIFF_COUNTER =          18            87958920
Driver counter =         594            87958970
SUCCESS APB: APB first cycle             87959021
SUCCESS APB: APB second cycle             87959121




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at             87959220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            87959220
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            87959220
TESTBENCH: DIFF_COUNTER =          17            87959220
LCR_REG_VAL = 00000000            87959220
LCR_REG_TEMP = 00000000            87959220
Driver counter =         595            87959270
SUCCESS APB: APB first cycle             87959321
SUCCESS APB: APB second cycle             87959421




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at             87959520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            87959520
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            87959520
TESTBENCH: DIFF_COUNTER =          16            87959520
LCR_REG_VAL = 00011110            87959520
LCR_REG_TEMP = 00011110            87959520
Driver counter =         596            87959570
SUCCESS APB: APB first cycle             87959621
SUCCESS APB: APB second cycle             87959721




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at             87959820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            87959820
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            87959820
data is 00001100
TESTBENCH: DIFF_COUNTER =          15            87959820
LSR_REG_VAL = 00000000            87959820
LSR_REG_TEMP = 00000000            87959820
Driver counter =         597            87959870
SUCCESS APB: APB first cycle             87959921
SUCCESS APB: APB second cycle             87960021




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at             87960120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10111000
DLAB = 0
addr_offst = 00            87960120
write_reg: wr_data	=	10111000
byte_en	=	0001
Update bit fields            87960120
data is 10111000
TESTBENCH: DIFF_COUNTER =          14            87960120
Driver counter =         598            87960170
SUCCESS APB: APB first cycle             87960221
SUCCESS APB: APB second cycle             87960321




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at             87960420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011011
DLAB = 0
addr_offst = 00            87960420
write_reg: wr_data	=	00011011
byte_en	=	0001
Update bit fields            87960420
data is 00011011
TESTBENCH: DIFF_COUNTER =          13            87960420
Driver counter =         599            87960470
SUCCESS APB: APB first cycle             87960521
SUCCESS APB: APB second cycle             87960621




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at             87960720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            87960720
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            87960720
data is 00000011
TESTBENCH: DIFF_COUNTER =          12            87960720
Driver counter =         600            87960770
SUCCESS APB: APB first cycle             87960821
SUCCESS APB: APB second cycle             87960921




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at             87961020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00110110
DLAB = 0
addr_offst = 00            87961020
write_reg: wr_data	=	00110110
byte_en	=	0001
Update bit fields            87961020
data is 00110110
TESTBENCH: DIFF_COUNTER =          11            87961020
Driver counter =         601            87961070
SUCCESS APB: APB first cycle             87961121
SUCCESS APB: APB second cycle             87961221




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at             87961320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110011
DLAB = 0
addr_offst = 00            87961320
write_reg: wr_data	=	10110011
byte_en	=	0001
Update bit fields            87961320
data is 10110011
TESTBENCH: DIFF_COUNTER =          10            87961320
Driver counter =         602            87961370
SUCCESS APB: APB first cycle             87961421
SUCCESS APB: APB second cycle             87961521




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at             87961620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            87961620
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            87961620
data is 00000100
TESTBENCH: DIFF_COUNTER =           9            87961620
Driver counter =         603            87961670
SUCCESS APB: APB first cycle             87961721
SUCCESS APB: APB second cycle             87961821




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at             87961920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110000
DLAB = 0
addr_offst = 00            87961920
write_reg: wr_data	=	11110000
byte_en	=	0001
Update bit fields            87961920
data is 11110000
TESTBENCH: DIFF_COUNTER =           8            87961920
Driver counter =         604            87961970
SUCCESS APB: APB first cycle             87962021
SUCCESS APB: APB second cycle             87962121




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at             87962220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100001
DLAB = 0
addr_offst = 00            87962220
write_reg: wr_data	=	11100001
byte_en	=	0001
Update bit fields            87962220
data is 11100001
TESTBENCH: DIFF_COUNTER =           7            87962220
Driver counter =         605            87962270
SUCCESS APB: APB first cycle             87962321
SUCCESS APB: APB second cycle             87962421




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             87962520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10110111
DLAB = 0
addr_offst = 00            87962520
write_reg: wr_data	=	10110111
byte_en	=	0001
Update bit fields            87962520
data is 10110111
TESTBENCH: DIFF_COUNTER =           6            87962520
Driver counter =         606            87962570
SUCCESS APB: APB first cycle             87962621
SUCCESS APB: APB second cycle             87962721




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             87962820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10000001
DLAB = 0
addr_offst = 00            87962820
write_reg: wr_data	=	10000001
byte_en	=	0001
Update bit fields            87962820
data is 10000001
TESTBENCH: DIFF_COUNTER =           5            87962820
Driver counter =         607            87962870
SUCCESS APB: APB first cycle             87962921
SUCCESS APB: APB second cycle             87963021




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             87963120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01010111
DLAB = 0
addr_offst = 00            87963120
write_reg: wr_data	=	01010111
byte_en	=	0001
Update bit fields            87963120
data is 01010111
TESTBENCH: DIFF_COUNTER =           4            87963120
Driver counter =         608            87963170
SUCCESS APB: APB first cycle             87963221
SUCCESS APB: APB second cycle             87963321




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             87963420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10000100
DLAB = 0
addr_offst = 00            87963420
write_reg: wr_data	=	10000100
byte_en	=	0001
Update bit fields            87963420
data is 10000100
TESTBENCH: DIFF_COUNTER =           3            87963420
Driver counter =         609            87963470
SUCCESS APB: APB first cycle             87963521
SUCCESS APB: APB second cycle             87963621




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             87963720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011110
DLAB = 0
addr_offst = 00            87963720
write_reg: wr_data	=	00011110
byte_en	=	0001
Update bit fields            87963720
data is 00011110
TESTBENCH: DIFF_COUNTER =           2            87963720
Driver counter =         610            87963770
SUCCESS APB: APB first cycle             87963821
SUCCESS APB: APB second cycle             87963921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             87964020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10100010
DLAB = 0
addr_offst = 00            87964020
write_reg: wr_data	=	10100010
byte_en	=	0001
Update bit fields            87964020
data is 10100010
TESTBENCH: DIFF_COUNTER =           1            87964020
Driver counter =         611            87964070
SUCCESS APB: APB first cycle             87964121
SUCCESS APB: APB second cycle             87964221
Updating Regmap at             87964320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10000001
DLAB = 0
addr_offst = 00            87964320
write_reg: wr_data	=	10000001
byte_en	=	0001
Update bit fields            87964320
data is 10000001
TESTBENCH: DIFF_COUNTER =           0            87964320
random_object_id=          4            87964320
INFO  @ 87964320ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =           4            87964320
GEN_COUNTER =         613            87964320
Data = 00001111            87964320
Mask = 11110000            87964320
config Data = 11111101            87964320
config Data = 11111111            87964320
GEN_COUNTER =         614            87964320
GEN_COUNTER =         615            87964320
Data = 00000000            87964320
Mask = 00000000            87964320
config Data = 00000000            87964320
config Data = 00000000            87964320
TESTBENCH: DIFF_COUNTER =           3            87964320




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         612            87964470
SUCCESS APB: APB first cycle             87964521
SUCCESS APB: APB second cycle             87964621




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             87964720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00            87964720
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields            87964720
TESTBENCH: DIFF_COUNTER =           2            87964720
IER_REG_VAL = 00001111            87964720
IER_REG_TEMP = 00001111            87964720
IIR_REG_VAL = 11000000            87964720
IIR_REG_TEMP = 11000000            87964720
Driver counter =         613            87964770
SUCCESS APB: APB first cycle             87964821
SUCCESS APB: APB second cycle             87964921
READ: reg_val = 251            87965020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            87965020
ACTUAL DATA = 11111011            87965020
MSR_REG_VAL = 11110000            87965020
MSR_REG_TEMP = 11110000            87965020
IIR_REG_VAL = 11000001            87965020
IIR_REG_TEMP = 11000001            87965020




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            87965021
Driver counter =         614            87965070
SUCCESS APB: APB first cycle             87965121
SUCCESS APB: APB second cycle             87965221
Updating Regmap at             87965320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00            87965320
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            87965320
TESTBENCH: DIFF_COUNTER =           0            87965320
SUCCESS : Default values output control pins of Modem Control Logic is identified            87965320
GEN_COUNTER =         616            87965320
Data = 00000110            87965320
Mask = 00000000            87965320
config Data = 11011101            87965320
config Data = 00000110            87965320
TESTBENCH: DIFF_COUNTER =           1            87965320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         615            87965470
INFO  @ 87965500ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
SUCCESS APB: APB first cycle             87965521
SUCCESS APB: APB second cycle             87965621
Updating Regmap at             87965720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00            87965720
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            87965720
TESTBENCH: DIFF_COUNTER =           0            87965720
MCR_REG_VAL = 00000110            87965720
MCR_REG_TEMP = 00000110            87965720
CHECK_DATA = 00000110	TEMP_DATA = 00000110            87965720
SUCCESS : MCR configured output control pins to correct values            87965720
GEN_COUNTER =         617            87965720
Data = 00001111            87965720
Mask = 00000000            87965720
config Data = 10110011            87965720
config Data = 00001111            87965720
TESTBENCH: DIFF_COUNTER =           1            87965720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         616            87965870
SUCCESS APB: APB first cycle             87965921
SUCCESS APB: APB second cycle             87966021
Updating Regmap at             87966120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            87966120
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            87966120
TESTBENCH: DIFF_COUNTER =           0            87966120
MCR_REG_VAL = 00001111            87966120
MCR_REG_TEMP = 00001111            87966120
CHECK_DATA = 00001111	TEMP_DATA = 00001111            87966120
SUCCESS : MCR configured output control pins to correct values            87966120
GEN_COUNTER =         618            87966120
Data = 00000001            87966120
Mask = 00000000            87966120
config Data = 00110101            87966120
config Data = 00000001            87966120
TESTBENCH: DIFF_COUNTER =           1            87966120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         617            87966270
SUCCESS APB: APB first cycle             87966321
SUCCESS APB: APB second cycle             87966421
Updating Regmap at             87966520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00            87966520
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            87966520
TESTBENCH: DIFF_COUNTER =           0            87966520
MCR_REG_VAL = 00000001            87966520
MCR_REG_TEMP = 00000001            87966520
CHECK_DATA = 00000001	TEMP_DATA = 00000001            87966520
SUCCESS : MCR configured output control pins to correct values            87966520
GEN_COUNTER =         619            87966520
Data = 00001011            87966520
Mask = 00000000            87966520
config Data = 01101011            87966520
config Data = 00001011            87966520
TESTBENCH: DIFF_COUNTER =           1            87966520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         618            87966670
SUCCESS APB: APB first cycle             87966721
SUCCESS APB: APB second cycle             87966821
Updating Regmap at             87966920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            87966920
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            87966920
TESTBENCH: DIFF_COUNTER =           0            87966920
MCR_REG_VAL = 00001011            87966920
MCR_REG_TEMP = 00001011            87966920
CHECK_DATA = 00001011	TEMP_DATA = 00001011            87966920
SUCCESS : MCR configured output control pins to correct values            87966920
GEN_COUNTER =         620            87966920
Data = 00001011            87966920
Mask = 00000000            87966920
config Data = 10110110            87966920
config Data = 00001011            87966920
TESTBENCH: DIFF_COUNTER =           1            87966920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         619            87967070
SUCCESS APB: APB first cycle             87967121
SUCCESS APB: APB second cycle             87967221
Updating Regmap at             87967320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            87967320
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            87967320
TESTBENCH: DIFF_COUNTER =           0            87967320
CHECK_DATA = 00001011	TEMP_DATA = 00001011            87967320
SUCCESS : MCR configured output control pins to correct values            87967320
GEN_COUNTER =         621            87967320
Data = 00001000            87967320
Mask = 00000000            87967320
config Data = 10111111            87967320
config Data = 00001000            87967320
TESTBENCH: DIFF_COUNTER =           1            87967320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         620            87967470
SUCCESS APB: APB first cycle             87967521
SUCCESS APB: APB second cycle             87967621
Updating Regmap at             87967720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001000
DLAB = 0
addr_offst = 00            87967720
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields            87967720
TESTBENCH: DIFF_COUNTER =           0            87967720
MCR_REG_VAL = 00001000            87967720
MCR_REG_TEMP = 00001000            87967720
CHECK_DATA = 00001000	TEMP_DATA = 00001000            87967720
SUCCESS : MCR configured output control pins to correct values            87967720
GEN_COUNTER =         622            87967720
Data = 00001111            87967720
Mask = 00000000            87967720
config Data = 01110100            87967720
config Data = 00001111            87967720
TESTBENCH: DIFF_COUNTER =           1            87967720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         621            87967870
SUCCESS APB: APB first cycle             87967921
SUCCESS APB: APB second cycle             87968021
Updating Regmap at             87968120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            87968120
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            87968120
TESTBENCH: DIFF_COUNTER =           0            87968120
MCR_REG_VAL = 00001111            87968120
MCR_REG_TEMP = 00001111            87968120
CHECK_DATA = 00001111	TEMP_DATA = 00001111            87968120
SUCCESS : MCR configured output control pins to correct values            87968120
GEN_COUNTER =         623            87968120
Data = 00000011            87968120
Mask = 00000000            87968120
config Data = 10101000            87968120
config Data = 00000011            87968120
TESTBENCH: DIFF_COUNTER =           1            87968120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         622            87968270
SUCCESS APB: APB first cycle             87968321
SUCCESS APB: APB second cycle             87968421
Updating Regmap at             87968520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00            87968520
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields            87968520
TESTBENCH: DIFF_COUNTER =           0            87968520
MCR_REG_VAL = 00000011            87968520
MCR_REG_TEMP = 00000011            87968520
CHECK_DATA = 00000011	TEMP_DATA = 00000011            87968520
SUCCESS : MCR configured output control pins to correct values            87968520
GEN_COUNTER =         624            87968520
Data = 00000111            87968520
Mask = 00000000            87968520
config Data = 00000101            87968520
config Data = 00000111            87968520
TESTBENCH: DIFF_COUNTER =           1            87968520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         623            87968670
SUCCESS APB: APB first cycle             87968721
SUCCESS APB: APB second cycle             87968821
Updating Regmap at             87968920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000111
DLAB = 0
addr_offst = 00            87968920
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields            87968920
TESTBENCH: DIFF_COUNTER =           0            87968920
MCR_REG_VAL = 00000111            87968920
MCR_REG_TEMP = 00000111            87968920
CHECK_DATA = 00000111	TEMP_DATA = 00000111            87968920
SUCCESS : MCR configured output control pins to correct values            87968920
GEN_COUNTER =         625            87968920
Data = 00001111            87968920
Mask = 00000000            87968920
config Data = 00110111            87968920
config Data = 00001111            87968920
TESTBENCH: DIFF_COUNTER =           1            87968920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         624            87969070
SUCCESS APB: APB first cycle             87969121
SUCCESS APB: APB second cycle             87969221
Updating Regmap at             87969320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00            87969320
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields            87969320
TESTBENCH: DIFF_COUNTER =           0            87969320
MCR_REG_VAL = 00001111            87969320
MCR_REG_TEMP = 00001111            87969320
CHECK_DATA = 00001111	TEMP_DATA = 00001111            87969320
SUCCESS : MCR configured output control pins to correct values            87969320
GEN_COUNTER =         626            87969320
Data = 00000100            87969320
Mask = 00000000            87969320
config Data = 00011011            87969320
config Data = 00000100            87969320
TESTBENCH: DIFF_COUNTER =           1            87969320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         625            87969470
SUCCESS APB: APB first cycle             87969521
SUCCESS APB: APB second cycle             87969621
Updating Regmap at             87969720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            87969720
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            87969720
TESTBENCH: DIFF_COUNTER =           0            87969720
MCR_REG_VAL = 00000100            87969720
MCR_REG_TEMP = 00000100            87969720
CHECK_DATA = 00000100	TEMP_DATA = 00000100            87969720
SUCCESS : MCR configured output control pins to correct values            87969720
GEN_COUNTER =         627            87969720
Data = 00001101            87969720
Mask = 00000000            87969720
config Data = 00011001            87969720
config Data = 00001101            87969720
TESTBENCH: DIFF_COUNTER =           1            87969720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         626            87969870
SUCCESS APB: APB first cycle             87969921
SUCCESS APB: APB second cycle             87970021
Updating Regmap at             87970120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001101
DLAB = 0
addr_offst = 00            87970120
write_reg: wr_data	=	00001101
byte_en	=	0001
Update bit fields            87970120
TESTBENCH: DIFF_COUNTER =           0            87970120
MCR_REG_VAL = 00001101            87970120
MCR_REG_TEMP = 00001101            87970120
CHECK_DATA = 00001101	TEMP_DATA = 00001101            87970120
SUCCESS : MCR configured output control pins to correct values            87970120
GEN_COUNTER =         628            87970120
Data = 00001001            87970120
Mask = 00000000            87970120
config Data = 10010000            87970120
config Data = 00001001            87970120
TESTBENCH: DIFF_COUNTER =           1            87970120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         627            87970270
SUCCESS APB: APB first cycle             87970321
SUCCESS APB: APB second cycle             87970421
Updating Regmap at             87970520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00            87970520
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields            87970520
TESTBENCH: DIFF_COUNTER =           0            87970520
MCR_REG_VAL = 00001001            87970520
MCR_REG_TEMP = 00001001            87970520
CHECK_DATA = 00001001	TEMP_DATA = 00001001            87970520
SUCCESS : MCR configured output control pins to correct values            87970520
GEN_COUNTER =         629            87970520
Data = 00001100            87970520
Mask = 00000000            87970520
config Data = 11100011            87970520
config Data = 00001100            87970520
TESTBENCH: DIFF_COUNTER =           1            87970520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         628            87970670
SUCCESS APB: APB first cycle             87970721
SUCCESS APB: APB second cycle             87970821
Updating Regmap at             87970920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00            87970920
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields            87970920
TESTBENCH: DIFF_COUNTER =           0            87970920
MCR_REG_VAL = 00001100            87970920
MCR_REG_TEMP = 00001100            87970920
CHECK_DATA = 00001100	TEMP_DATA = 00001100            87970920
SUCCESS : MCR configured output control pins to correct values            87970920
GEN_COUNTER =         630            87970920
Data = 00001011            87970920
Mask = 00000000            87970920
config Data = 10100011            87970920
config Data = 00001011            87970920
TESTBENCH: DIFF_COUNTER =           1            87970920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         629            87971070
SUCCESS APB: APB first cycle             87971121
SUCCESS APB: APB second cycle             87971221
Updating Regmap at             87971320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001011
DLAB = 0
addr_offst = 00            87971320
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            87971320
TESTBENCH: DIFF_COUNTER =           0            87971320
MCR_REG_VAL = 00001011            87971320
MCR_REG_TEMP = 00001011            87971320
CHECK_DATA = 00001011	TEMP_DATA = 00001011            87971320
SUCCESS : MCR configured output control pins to correct values            87971320
GEN_COUNTER =         631            87971332
TESTBENCH: DIFF_COUNTER =           1            87971332
MSR_REG_VAL = 11000011            87971332
MSR_REG_TEMP = 11000011            87971332
IIR_REG_VAL = 11000000            87971332
IIR_REG_TEMP = 11000000            87971332




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         630            87971470
SUCCESS APB: APB first cycle             87971521
SUCCESS APB: APB second cycle             87971621
READ: reg_val = 195            87971720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11000011            87971720
ACTUAL DATA = 11000011            87971720
MSR_REG_VAL = 11000000            87971720
MSR_REG_TEMP = 11000000            87971720
IIR_REG_VAL = 11000001            87971720
IIR_REG_TEMP = 11000001            87971720
TESTBENCH: DIFF_COUNTER =           0            87971721
1. PR_DATA = 11000011	PSEL = 1            87971721
2. PR_DATA = 11000011	PSEL = 0            87971820
CONFIG_BIT = 0011            87971820
SUCCESS  : Model control inputs getting reflected in MSR            87971820
GEN_COUNTER =         632            87971872
TESTBENCH: DIFF_COUNTER =           1            87971872
MSR_REG_VAL = 00101110            87971872
MSR_REG_TEMP = 00101110            87971872
IIR_REG_VAL = 11000000            87971872
IIR_REG_TEMP = 11000000            87971872




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         631            87971970
SUCCESS APB: APB first cycle             87972021
SUCCESS APB: APB second cycle             87972121
READ: reg_val =  46            87972220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101110            87972220
ACTUAL DATA = 00101110            87972220
MSR_REG_VAL = 00100000            87972220
MSR_REG_TEMP = 00100000            87972220
IIR_REG_VAL = 11000001            87972220
IIR_REG_TEMP = 11000001            87972220
TESTBENCH: DIFF_COUNTER =           0            87972221
1. PR_DATA = 00101110	PSEL = 1            87972221
2. PR_DATA = 00101110	PSEL = 0            87972320
CONFIG_BIT = 1101            87972320
SUCCESS  : Model control inputs getting reflected in MSR            87972320
GEN_COUNTER =         633            87972358
TESTBENCH: DIFF_COUNTER =           1            87972358
MSR_REG_VAL = 11101000            87972358
MSR_REG_TEMP = 11101000            87972358
IIR_REG_VAL = 11000000            87972358
IIR_REG_TEMP = 11000000            87972358




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         632            87972470
SUCCESS APB: APB first cycle             87972521
SUCCESS APB: APB second cycle             87972621
READ: reg_val = 232            87972720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11101000            87972720
ACTUAL DATA = 11101000            87972720
MSR_REG_VAL = 11100000            87972720
MSR_REG_TEMP = 11100000            87972720
IIR_REG_VAL = 11000001            87972720
IIR_REG_TEMP = 11000001            87972720
TESTBENCH: DIFF_COUNTER =           0            87972721
1. PR_DATA = 11101000	PSEL = 1            87972721
2. PR_DATA = 11101000	PSEL = 0            87972820
CONFIG_BIT = 0001            87972820
SUCCESS  : Model control inputs getting reflected in MSR            87972820
GEN_COUNTER =         634            87972844
TESTBENCH: DIFF_COUNTER =           1            87972844
MSR_REG_VAL = 00111101            87972844
MSR_REG_TEMP = 00111101            87972844
IIR_REG_VAL = 11000000            87972844
IIR_REG_TEMP = 11000000            87972844




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         633            87972970
SUCCESS APB: APB first cycle             87973021
SUCCESS APB: APB second cycle             87973121
READ: reg_val =  61            87973220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111101            87973220
ACTUAL DATA = 00111101            87973220
MSR_REG_VAL = 00110000            87973220
MSR_REG_TEMP = 00110000            87973220
IIR_REG_VAL = 11000001            87973220
IIR_REG_TEMP = 11000001            87973220
TESTBENCH: DIFF_COUNTER =           0            87973221
1. PR_DATA = 00111101	PSEL = 1            87973221
2. PR_DATA = 00111101	PSEL = 0            87973320
CONFIG_BIT = 1100            87973320
SUCCESS  : Model control inputs getting reflected in MSR            87973320
GEN_COUNTER =         635            87973330
TESTBENCH: DIFF_COUNTER =           1            87973330
MSR_REG_VAL = 11011010            87973330
MSR_REG_TEMP = 11011010            87973330
IIR_REG_VAL = 11000000            87973330
IIR_REG_TEMP = 11000000            87973330




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         634            87973470
SUCCESS APB: APB first cycle             87973521
SUCCESS APB: APB second cycle             87973621
READ: reg_val = 218            87973720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11011010            87973720
ACTUAL DATA = 11011010            87973720
MSR_REG_VAL = 11010000            87973720
MSR_REG_TEMP = 11010000            87973720
IIR_REG_VAL = 11000001            87973720
IIR_REG_TEMP = 11000001            87973720
TESTBENCH: DIFF_COUNTER =           0            87973721
1. PR_DATA = 11011010	PSEL = 1            87973721
2. PR_DATA = 11011010	PSEL = 0            87973820
CONFIG_BIT = 0010            87973820
SUCCESS  : Model control inputs getting reflected in MSR            87973820
GEN_COUNTER =         636            87973870
TESTBENCH: DIFF_COUNTER =           1            87973870
MSR_REG_VAL = 01011000            87973870
MSR_REG_TEMP = 01011000            87973870
IIR_REG_VAL = 11000000            87973870
IIR_REG_TEMP = 11000000            87973870




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         635            87973970
SUCCESS APB: APB first cycle             87974021
SUCCESS APB: APB second cycle             87974121
READ: reg_val =  88            87974220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01011000            87974220
ACTUAL DATA = 01011000            87974220
MSR_REG_VAL = 01010000            87974220
MSR_REG_TEMP = 01010000            87974220
IIR_REG_VAL = 11000001            87974220
IIR_REG_TEMP = 11000001            87974220
TESTBENCH: DIFF_COUNTER =           0            87974221
1. PR_DATA = 01011000	PSEL = 1            87974221
2. PR_DATA = 01011000	PSEL = 0            87974320
CONFIG_BIT = 1010            87974320
SUCCESS  : Model control inputs getting reflected in MSR            87974320
GEN_COUNTER =         637            87974356
TESTBENCH: DIFF_COUNTER =           1            87974356
MSR_REG_VAL = 00100111            87974356
MSR_REG_TEMP = 00100111            87974356
IIR_REG_VAL = 11000000            87974356
IIR_REG_TEMP = 11000000            87974356




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         636            87974470
SUCCESS APB: APB first cycle             87974521
SUCCESS APB: APB second cycle             87974621
READ: reg_val =  39            87974720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00100111            87974720
ACTUAL DATA = 00100111            87974720
MSR_REG_VAL = 00100000            87974720
MSR_REG_TEMP = 00100000            87974720
IIR_REG_VAL = 11000001            87974720
IIR_REG_TEMP = 11000001            87974720
TESTBENCH: DIFF_COUNTER =           0            87974721
1. PR_DATA = 00100111	PSEL = 1            87974721
2. PR_DATA = 00100111	PSEL = 0            87974820
CONFIG_BIT = 1101            87974820
SUCCESS  : Model control inputs getting reflected in MSR            87974820
GEN_COUNTER =         638            87974842
TESTBENCH: DIFF_COUNTER =           1            87974842
MSR_REG_VAL = 10001010            87974842
MSR_REG_TEMP = 10001010            87974842
IIR_REG_VAL = 11000000            87974842
IIR_REG_TEMP = 11000000            87974842




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         637            87974970
SUCCESS APB: APB first cycle             87975021
SUCCESS APB: APB second cycle             87975121
SUCCESS: rx_Start bit detected after 8 cycles87975220
**** Initiate capturing frame bits ***********87975220
READ: reg_val = 138            87975220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10001010            87975220
ACTUAL DATA = 10001010            87975220
MSR_REG_VAL = 10000000            87975220
MSR_REG_TEMP = 10000000            87975220
IIR_REG_VAL = 11000001            87975220
IIR_REG_TEMP = 11000001            87975220
TESTBENCH: DIFF_COUNTER =           0            87975221
1. PR_DATA = 10001010	PSEL = 1            87975221
2. PR_DATA = 10001010	PSEL = 0            87975320
CONFIG_BIT = 0111            87975320
SUCCESS  : Model control inputs getting reflected in MSR            87975320
GEN_COUNTER =         639            87975328
TESTBENCH: DIFF_COUNTER =           1            87975328
MSR_REG_VAL = 11000000            87975328
MSR_REG_TEMP = 11000000            87975328




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         638            87975470
SUCCESS APB: APB first cycle             87975521
SUCCESS APB: APB second cycle             87975621
READ: reg_val = 192            87975720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11000000            87975720
ACTUAL DATA = 11000000            87975720
TESTBENCH: DIFF_COUNTER =           0            87975721
1. PR_DATA = 11000000	PSEL = 1            87975721
2. PR_DATA = 11000000	PSEL = 0            87975820
CONFIG_BIT = 0011            87975820
SUCCESS  : Model control inputs getting reflected in MSR            87975820
GEN_COUNTER =         640            87975868
TESTBENCH: DIFF_COUNTER =           1            87975868
MSR_REG_VAL = 10110111            87975868
MSR_REG_TEMP = 10110111            87975868
IIR_REG_VAL = 11000000            87975868
IIR_REG_TEMP = 11000000            87975868




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         639            87975970
SUCCESS APB: APB first cycle             87976021
SUCCESS APB: APB second cycle             87976121
READ: reg_val = 183            87976220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10110111            87976220
ACTUAL DATA = 10110111            87976220
MSR_REG_VAL = 10110000            87976220
MSR_REG_TEMP = 10110000            87976220
IIR_REG_VAL = 11000001            87976220
IIR_REG_TEMP = 11000001            87976220
TESTBENCH: DIFF_COUNTER =           0            87976221
1. PR_DATA = 10110111	PSEL = 1            87976221
2. PR_DATA = 10110111	PSEL = 0            87976320
CONFIG_BIT = 0100            87976320
SUCCESS  : Model control inputs getting reflected in MSR            87976320
GEN_COUNTER =         641            87976354
TESTBENCH: DIFF_COUNTER =           1            87976354
MSR_REG_VAL = 00101001            87976354
MSR_REG_TEMP = 00101001            87976354
IIR_REG_VAL = 11000000            87976354
IIR_REG_TEMP = 11000000            87976354




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         640            87976470
SUCCESS APB: APB first cycle             87976521
SUCCESS APB: APB second cycle             87976621
READ: reg_val =  41            87976720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00101001            87976720
ACTUAL DATA = 00101001            87976720
MSR_REG_VAL = 00100000            87976720
MSR_REG_TEMP = 00100000            87976720
IIR_REG_VAL = 11000001            87976720
IIR_REG_TEMP = 11000001            87976720
TESTBENCH: DIFF_COUNTER =           0            87976721
1. PR_DATA = 00101001	PSEL = 1            87976721
2. PR_DATA = 00101001	PSEL = 0            87976820
CONFIG_BIT = 1101            87976820
SUCCESS  : Model control inputs getting reflected in MSR            87976820
GEN_COUNTER =         642            87976840
TESTBENCH: DIFF_COUNTER =           1            87976840
MSR_REG_VAL = 10001010            87976840
MSR_REG_TEMP = 10001010            87976840
IIR_REG_VAL = 11000000            87976840
IIR_REG_TEMP = 11000000            87976840




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         641            87976970
SUCCESS APB: APB first cycle             87977021
SUCCESS APB: APB second cycle             87977121
READ: reg_val = 138            87977220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10001010            87977220
ACTUAL DATA = 10001010            87977220
MSR_REG_VAL = 10000000            87977220
MSR_REG_TEMP = 10000000            87977220
IIR_REG_VAL = 11000001            87977220
IIR_REG_TEMP = 11000001            87977220
TESTBENCH: DIFF_COUNTER =           0            87977221
1. PR_DATA = 10001010	PSEL = 1            87977221
2. PR_DATA = 10001010	PSEL = 0            87977320
CONFIG_BIT = 0111            87977320
SUCCESS  : Model control inputs getting reflected in MSR            87977320
GEN_COUNTER =         643            87977326
TESTBENCH: DIFF_COUNTER =           1            87977326
MSR_REG_VAL = 00011001            87977326
MSR_REG_TEMP = 00011001            87977326
IIR_REG_VAL = 11000000            87977326
IIR_REG_TEMP = 11000000            87977326




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         642            87977470
SUCCESS APB: APB first cycle             87977521
SUCCESS APB: APB second cycle             87977621
READ: reg_val =  25            87977720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00011001            87977720
ACTUAL DATA = 00011001            87977720
MSR_REG_VAL = 00010000            87977720
MSR_REG_TEMP = 00010000            87977720
IIR_REG_VAL = 11000001            87977720
IIR_REG_TEMP = 11000001            87977720
TESTBENCH: DIFF_COUNTER =           0            87977721
1. PR_DATA = 00011001	PSEL = 1            87977721
2. PR_DATA = 00011001	PSEL = 0            87977820
CONFIG_BIT = 1110            87977820
SUCCESS  : Model control inputs getting reflected in MSR            87977820
GEN_COUNTER =         644            87977866
TESTBENCH: DIFF_COUNTER =           1            87977866
MSR_REG_VAL = 01110010            87977866
MSR_REG_TEMP = 01110010            87977866
IIR_REG_VAL = 11000000            87977866
IIR_REG_TEMP = 11000000            87977866




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         643            87977970
SUCCESS APB: APB first cycle             87978021
SUCCESS APB: APB second cycle             87978121
READ: reg_val = 114            87978220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01110010            87978220
ACTUAL DATA = 01110010            87978220
MSR_REG_VAL = 01110000            87978220
MSR_REG_TEMP = 01110000            87978220
IIR_REG_VAL = 11000001            87978220
IIR_REG_TEMP = 11000001            87978220
TESTBENCH: DIFF_COUNTER =           0            87978221
1. PR_DATA = 01110010	PSEL = 1            87978221
2. PR_DATA = 01110010	PSEL = 0            87978320
CONFIG_BIT = 1000            87978320
SUCCESS  : Model control inputs getting reflected in MSR            87978320
GEN_COUNTER =         645            87978352
TESTBENCH: DIFF_COUNTER =           1            87978352
MSR_REG_VAL = 10111100            87978352
MSR_REG_TEMP = 10111100            87978352
IIR_REG_VAL = 11000000            87978352
IIR_REG_TEMP = 11000000            87978352




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         644            87978470
SUCCESS APB: APB first cycle             87978521
SUCCESS APB: APB second cycle             87978621
READ: reg_val = 188            87978720
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10111100            87978720
ACTUAL DATA = 10111100            87978720
MSR_REG_VAL = 10110000            87978720
MSR_REG_TEMP = 10110000            87978720
IIR_REG_VAL = 11000001            87978720
IIR_REG_TEMP = 11000001            87978720
TESTBENCH: DIFF_COUNTER =           0            87978721
1. PR_DATA = 10111100	PSEL = 1            87978721
2. PR_DATA = 10111100	PSEL = 0            87978820
CONFIG_BIT = 0100            87978820
SUCCESS  : Model control inputs getting reflected in MSR            87978820
GEN_COUNTER =         646            87978820
TESTBENCH: DIFF_COUNTER =           1            87978820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         645            87978970
SUCCESS APB: APB first cycle             87979021
SUCCESS APB: APB second cycle             87979121
READ: reg_val = 176            87979220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10110000            87979220
ACTUAL DATA = 10110000            87979220
TESTBENCH: DIFF_COUNTER =           0            87979221
SUCCESS : Delta fields are getting default values (Low) afret MSR Read            87979221
GEN_COUNTER =         647            87979221
TESTBENCH: DIFF_COUNTER =           1            87979221
MSR_REG_VAL = 11110000            87979221
MSR_REG_TEMP = 11110000            87979221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         646            87979370
SUCCESS APB: APB first cycle             87979421
SUCCESS APB: APB second cycle             87979521
READ: reg_val = 240            87979620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            87979620
ACTUAL DATA = 11110000            87979620
TESTBENCH: DIFF_COUNTER =           0            87979621
GEN_COUNTER =         648            87979621
TESTBENCH: DIFF_COUNTER =           1            87979621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         647            87979770
SUCCESS APB: APB first cycle             87979821
SUCCESS APB: APB second cycle             87979921
READ: reg_val = 240            87980020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000            87980020
ACTUAL DATA = 11110000            87980020
TESTBENCH: DIFF_COUNTER =           0            87980021
MSR_REG_VAL = 00001111            87980021
MSR_REG_TEMP = 00001111            87980021
IIR_REG_VAL = 11000000            87980021
IIR_REG_TEMP = 11000000            87980021
GEN_COUNTER =         649            87980031
TESTBENCH: DIFF_COUNTER =           1            87980031




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         648            87980170
SUCCESS APB: APB first cycle             87980221
SUCCESS APB: APB second cycle             87980321
READ: reg_val =  15            87980420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            87980420
ACTUAL DATA = 00001111            87980420
MSR_REG_VAL = 00000000            87980420
MSR_REG_TEMP = 00000000            87980420
IIR_REG_VAL = 11000001            87980420
IIR_REG_TEMP = 11000001            87980420
TESTBENCH: DIFF_COUNTER =           0            87980421
GEN_COUNTER =         650            87980421
TESTBENCH: DIFF_COUNTER =           1            87980421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         649            87980570
SUCCESS APB: APB first cycle             87980621
SUCCESS APB: APB second cycle             87980721
READ: reg_val =   0            87980820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            87980820
ACTUAL DATA = 00000000            87980820
TESTBENCH: DIFF_COUNTER =           0            87980821
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines            87980821
GEN_COUNTER =         651            87980821
TESTBENCH: DIFF_COUNTER =           1            87980821
MSR_REG_VAL = 11111011            87980821
MSR_REG_TEMP = 11111011            87980821
IIR_REG_VAL = 11000000            87980821
IIR_REG_TEMP = 11000000            87980821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         650            87980970
SUCCESS APB: APB first cycle             87981021
SUCCESS APB: APB second cycle             87981121
READ: reg_val = 251            87981220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            87981220
ACTUAL DATA = 11111011            87981220
MSR_REG_VAL = 11110000            87981220
MSR_REG_TEMP = 11110000            87981220
IIR_REG_VAL = 11000001            87981220
IIR_REG_TEMP = 11000001            87981220
TESTBENCH: DIFF_COUNTER =           0            87981221
GEN_COUNTER =         652            87981221
TESTBENCH: DIFF_COUNTER =           1            87981221
MSR_REG_VAL = 00001111            87981221
MSR_REG_TEMP = 00001111            87981221
IIR_REG_VAL = 11000000            87981221
IIR_REG_TEMP = 11000000            87981221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         651            87981370
SUCCESS APB: APB first cycle             87981421
SUCCESS APB: APB second cycle             87981521
READ: reg_val =  15            87981620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111            87981620
ACTUAL DATA = 00001111            87981620
MSR_REG_VAL = 00000000            87981620
MSR_REG_TEMP = 00000000            87981620
IIR_REG_VAL = 11000001            87981620
IIR_REG_TEMP = 11000001            87981620
TESTBENCH: DIFF_COUNTER =           0            87981621
GEN_COUNTER =         653            87981621
TESTBENCH: DIFF_COUNTER =           1            87981621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         652            87981770
SUCCESS APB: APB first cycle             87981821
SUCCESS APB: APB second cycle             87981921
READ: reg_val =   0            87982020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000            87982020
ACTUAL DATA = 00000000            87982020
TESTBENCH: DIFF_COUNTER =           0            87982021
GEN_COUNTER =         654            87982021
TESTBENCH: DIFF_COUNTER =           1            87982021
MSR_REG_VAL = 11111011            87982021
MSR_REG_TEMP = 11111011            87982021
IIR_REG_VAL = 11000000            87982021
IIR_REG_TEMP = 11000000            87982021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         653            87982170
SUCCESS APB: APB first cycle             87982221
SUCCESS APB: APB second cycle             87982321
READ: reg_val = 251            87982420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011            87982420
ACTUAL DATA = 11111011            87982420
MSR_REG_VAL = 11110000            87982420
MSR_REG_TEMP = 11110000            87982420
IIR_REG_VAL = 11000001            87982420
IIR_REG_TEMP = 11000001            87982420
TESTBENCH: DIFF_COUNTER =           0            87982421
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines            87982421
random_object_id=          5            87982510
INFO  @ 87982510ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =           5            87982510
LCR_REG_VAL = 00000000            87982520
LCR_REG_TEMP = 00000000            87982520
LSR_REG_VAL = 01100000            87982520
LSR_REG_TEMP = 01100000            87982520
IER_REG_VAL = 00000000            87982520
IER_REG_TEMP = 00000000            87982520
MCR_REG_VAL = 00000000            87982520
MCR_REG_TEMP = 00000000            87982520
MSR_REG_VAL = 00000000            87982520
MSR_REG_TEMP = 00000000            87982520
DLL_REG_VAL = 00000000            87982520
DLL_REG_TEMP = 00000000            87982520
DLL, DLM has changed            87982520
LSR[0] is not Set after Reset -> 87982720
GEN_COUNTER =         655            87982720
Data = 10000000            87982720
Mask = 00011111            87982720
config Data = 11111001            87982720
config Data = 10011001            87982720
BAUD_VALUE =       19200
GEN_COUNTER =         656            87982720
Data = 00111100            87982720
Mask = 00000000            87982720
config Data = 00100000            87982720
config Data = 00111100            87982720
GEN_COUNTER =         657            87982720
Data = 00000000            87982720
Mask = 00000000            87982720
config Data = 01101111            87982720
config Data = 00000000            87982720
GEN_COUNTER =         658            87982720
Data = 00011111            87982720
Mask = 00011111            87982720
config Data = 10100111            87982720
config Data = 00000111            87982720
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           4            87982720
MSR_REG_VAL = 11111011            87982720
MSR_REG_TEMP = 11111011            87982720




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         654            87982870
SUCCESS APB: APB first cycle             87982921
SUCCESS APB: APB second cycle             87983021




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             87983120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011001
DLAB = 0
addr_offst = 00            87983120
write_reg: wr_data	=	10011001
byte_en	=	0001
Update bit fields            87983120
TESTBENCH: DIFF_COUNTER =           3            87983120
LCR_REG_VAL = 10011001            87983120
LCR_REG_TEMP = 10011001            87983120
Driver counter =         655            87983170
SUCCESS APB: APB first cycle             87983221
SUCCESS APB: APB second cycle             87983321




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             87983420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            87983420
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            87983420
TESTBENCH: DIFF_COUNTER =           2            87983420
DLL_REG_VAL = 00111100            87983420
DLL_REG_TEMP = 00111100            87983420
DLL, DLM has changed            87983420
Driver counter =         656            87983470
SUCCESS APB: APB first cycle             87983521
SUCCESS APB: APB second cycle             87983621




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             87983720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            87983720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            87983720
TESTBENCH: DIFF_COUNTER =           1            87983720
Driver counter =         657            87983770
SUCCESS APB: APB first cycle             87983821
SUCCESS APB: APB second cycle             87983921
Updating Regmap at             87984020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000111
DLAB = 1
addr_offst = 00            87984020
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields            87984020
TESTBENCH: DIFF_COUNTER =           0            87984020
LCR_REG_VAL = 00000111            87984020
LCR_REG_TEMP = 00000111            87984020
1. CHECK LOOPBACK TIME            87984020
GEN_COUNTER =         659            87984020
Data = 00011111            87984020
Mask = 11100000            87984020
config Data = 01011011            87984020
config Data = 01011111            87984020
GEN_COUNTER =         660            87984020
Data = 00000011            87984020
Mask = 00010000            87984020
config Data = 11101100            87984020
config Data = 00000011            87984020
GEN_COUNTER =         661            87984020
Data = 00000001            87984020
Mask = 00111000            87984020
config Data = 10111110            87984020
config Data = 00111001            87984020
GEN_COUNTER =         662            87984020
Data = 00001111            87984020
Mask = 11110000            87984020
config Data = 10000000            87984020
config Data = 10001111            87984020
GEN_COUNTER =         663            87984020
GEN_COUNTER =         664            87984020
Data = 11001000            87984020
Mask = 00000000            87984020
config Data = 11010110            87984020
config Data = 11001000            87984020
TESTBENCH: DIFF_COUNTER =           6            87984020




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         658            87984170
SUCCESS APB: APB first cycle             87984221
SUCCESS APB: APB second cycle             87984321




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             87984420
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 01011111
DLAB = 0
addr_offst = 00            87984420
write_reg: wr_data	=	01011111
byte_en	=	0001
Update bit fields            87984420
TESTBENCH: DIFF_COUNTER =           5            87984420
MCR_REG_VAL = 00011111            87984420
MCR_REG_TEMP = 00011111            87984420
Driver counter =         659            87984470
SUCCESS APB: APB first cycle             87984521
SUCCESS APB: APB second cycle             87984621




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             87984720
TESTBENCH: DIFF_COUNTER =           4            87984720
Driver counter =         660            87984770
SUCCESS APB: APB first cycle             87984821
SUCCESS APB: APB second cycle             87984921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             87985020
TESTBENCH: DIFF_COUNTER =           3            87985020
Driver counter =         661            87985070
SUCCESS APB: APB first cycle             87985121
SUCCESS APB: APB second cycle             87985221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             87985320
TESTBENCH: DIFF_COUNTER =           2            87985320
Driver counter =         662            87985370
SUCCESS APB: APB first cycle             87985421
SUCCESS APB: APB second cycle             87985521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1            87985621
Driver counter =         663            87985670
SUCCESS APB: APB first cycle             87985721
SUCCESS APB: APB second cycle             87985821
Updating Regmap at             87985920
TESTBENCH: DIFF_COUNTER =           0            87985920
2. CHECK LOOPBACK TIME            87985920
Receiving frame without parity	->	88336966
SUCCESS: STOP bit detected            88440646
addr_offst = 00            88440646
write_reg: wr_data	=	10010010
byte_en	=	0001
Update bit fields            88440646
data is 10010010

LSR_REG_VAL = 01100001            88440700
LSR_REG_TEMP = 01100001            88440700
FRAME_COUNT =           7            88466566
PAR_VAL = 0            88466566
CHARACTER FRAME TIME =          11            88466566
CHARACTER LENGTH = 11            88466566
***** Starting detection on Receiver side *****88466566
SUCCESS: rx_Start bit detected after 8 cycles88492486
**** Initiate capturing frame bits ***********88492486
GEN_COUNTER =         665            88502216
TESTBENCH: DIFF_COUNTER =           1            88502216




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         664            88502270
SUCCESS APB: APB first cycle             88502321
SUCCESS APB: APB second cycle             88502421
TESTBENCH: DIFF_COUNTER =           0            88502521
SUCCESS : data transmitted and received are same in loop-back mode            88502521
read_data = 11001000	temp_data = 11001000            88502521
GEN_COUNTER =         666            88502521
TESTBENCH: DIFF_COUNTER =           1            88502521




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         665            88502670
SUCCESS APB: APB first cycle             88502721
SUCCESS APB: APB second cycle             88502821
TESTBENCH: DIFF_COUNTER =           0            88502921
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode            88502921
GEN_COUNTER =         667            88502921
TESTBENCH: DIFF_COUNTER =           1            88502921




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         666            88503070
SUCCESS APB: APB first cycle             88503121
SUCCESS APB: APB second cycle             88503221
TESTBENCH: DIFF_COUNTER =           0            88503321
1. dtr_dsr = 1            88503321
1. cts_rts = 1            88503321
1. out1_ri = 1            88503321
1. out2_dcd = 1            88503321
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111            88503321
LCR_REG_VAL = 00000000            88505420
LCR_REG_TEMP = 00000000            88505420
LSR_REG_VAL = 01100000            88505420
LSR_REG_TEMP = 01100000            88505420
MCR_REG_VAL = 00000000            88505420
MCR_REG_TEMP = 00000000            88505420
MSR_REG_VAL = 00000000            88505420
MSR_REG_TEMP = 00000000            88505420
DLL_REG_VAL = 00000000            88505420
DLL_REG_TEMP = 00000000            88505420
DLL, DLM has changed            88505420
random_object_id=          6            88505608
INFO  @ 88505608ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          6
QUEUE_SIZE =           6            88505608
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            88505620
MSR_REG_TEMP = 11111011            88505620
MSR_REG_VAL = 00000000            88505620
MSR_REG_TEMP = 00000000            88505620
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 88505770
GEN_COUNTER =         668            88505770
Data = 10000000            88505770
Mask = 00011111            88505770
config Data = 01011101            88505770
config Data = 10011101            88505770
BAUD_VALUE =       19200
GEN_COUNTER =         669            88505770
Data = 00111100            88505770
Mask = 00000000            88505770
config Data = 11101101            88505770
config Data = 00111100            88505770
GEN_COUNTER =         670            88505770
Data = 00000000            88505770
Mask = 00000000            88505770
config Data = 10110000            88505770
config Data = 00000000            88505770
GEN_COUNTER =         671            88505770
Data = 00011111            88505770
Mask = 00011111            88505770
config Data = 10101110            88505770
config Data = 00001110            88505770
GEN_COUNTER =         672            88505770
Data = 00000100            88505770
Mask = 00011011            88505770
config Data = 00000001            88505770
config Data = 00000101            88505770
GEN_COUNTER =         673            88505770
Data = 00000101            88505770
Mask = 11110010            88505770
config Data = 01011100            88505770
config Data = 01010101            88505770
TESTBENCH: DIFF_COUNTER =           6            88505770




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            88505820
MSR_REG_TEMP = 11111011            88505820
Driver counter =         667            88505870
SUCCESS APB: APB first cycle             88505921
SUCCESS APB: APB second cycle             88506021




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             88506120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011101
DLAB = 0
addr_offst = 00            88506120
write_reg: wr_data	=	10011101
byte_en	=	0001
Update bit fields            88506120
TESTBENCH: DIFF_COUNTER =           5            88506120
LCR_REG_VAL = 10011101            88506120
LCR_REG_TEMP = 10011101            88506120
Driver counter =         668            88506170
SUCCESS APB: APB first cycle             88506221
SUCCESS APB: APB second cycle             88506321




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             88506420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            88506420
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            88506420
TESTBENCH: DIFF_COUNTER =           4            88506420
DLL_REG_VAL = 00111100            88506420
DLL_REG_TEMP = 00111100            88506420
DLL, DLM has changed            88506420
Driver counter =         669            88506470
SUCCESS APB: APB first cycle             88506521
SUCCESS APB: APB second cycle             88506621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             88506720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            88506720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            88506720
TESTBENCH: DIFF_COUNTER =           3            88506720
Driver counter =         670            88506770
SUCCESS APB: APB first cycle             88506821
SUCCESS APB: APB second cycle             88506921




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             88507020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001110
DLAB = 1
addr_offst = 00            88507020
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields            88507020
TESTBENCH: DIFF_COUNTER =           2            88507020
LCR_REG_VAL = 00001110            88507020
LCR_REG_TEMP = 00001110            88507020
Driver counter =         671            88507070
SUCCESS APB: APB first cycle             88507121
SUCCESS APB: APB second cycle             88507221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             88507320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00            88507320
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields            88507320
TESTBENCH: DIFF_COUNTER =           1            88507320
LCR_REG_VAL = 00000101            88507320
LCR_REG_TEMP = 00000101            88507320
Driver counter =         672            88507370
SUCCESS APB: APB first cycle             88507421
SUCCESS APB: APB second cycle             88507521
Updating Regmap at             88507620
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01010101
DLAB = 0
addr_offst = 00            88507620
write_reg: wr_data	=	01010101
byte_en	=	0001
Update bit fields            88507620
TESTBENCH: DIFF_COUNTER =           0            88507620
FCR_REG_VAL = 01000101            88507620
FCR_REG_TEMP = 01000101            88507620
INFO  @ 88507660ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: XMIT FIFO CLEARED on XMIT FIFO RESET
INFO  @ 88507660ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: THRE SET due to XMIT FIFO CLEAR
INFO  @ 88507660ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
GEN_COUNTER =         674            88507660
Data = 00000001            88507660
Mask = 11110010            88507660
config Data = 10000011            88507660
config Data = 10000011            88507660
TESTBENCH: DIFF_COUNTER =           1            88507660




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         673            88507770
SUCCESS APB: APB first cycle             88507821
SUCCESS APB: APB second cycle             88507921
Updating Regmap at             88508020
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10000011
DLAB = 0
addr_offst = 00            88508020
write_reg: wr_data	=	10000011
byte_en	=	0001
Update bit fields            88508020
TESTBENCH: DIFF_COUNTER =           0            88508020
FCR_REG_VAL = 10000011            88508020
FCR_REG_TEMP = 10000011            88508020
GEN_COUNTER =         675            88508038
Data = 00000001            88508038
Mask = 11110010            88508038
config Data = 01101100            88508038
config Data = 01100001            88508038
TESTBENCH: DIFF_COUNTER =           1            88508038




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         674            88508170
SUCCESS APB: APB first cycle             88508221
SUCCESS APB: APB second cycle             88508321
Updating Regmap at             88508420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100001
DLAB = 0
addr_offst = 00            88508420
write_reg: wr_data	=	01100001
byte_en	=	0001
Update bit fields            88508420
data is 01100001
TESTBENCH: DIFF_COUNTER =           0            88508420
LSR_REG_VAL = 00000000            88508420
LSR_REG_TEMP = 00000000            88508420
INFO  @ 88508524ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDYn goes inActive on writing to XMIT_FIFO
INFO  @ 88513276ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000            88513330
LSR_REG_TEMP = 00100000            88513330
INFO  @ 88513420ns : $unit_0x68a90024.uart_mode0.start	:	SUCCESS: TXRDY goes Active on clearing XMIT FIFO
random_object_id=         12            88513492
INFO  @ 88513492ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         12
QUEUE_SIZE =           7            88513492
1. APB_CLOCK            88513492
2. APB_CLOCK            88513520
3: Inside UART_TEST            88513520
random_object_id=          9            88513600
INFO  @ 88513600ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          9
QUEUE_SIZE =           8            88513600
LCR_REG_VAL = 00000000            88513620
LCR_REG_TEMP = 00000000            88513620
LSR_REG_VAL = 01100000            88513620
LSR_REG_TEMP = 01100000            88513620
FCR_REG_VAL = 00000001            88513620
FCR_REG_TEMP = 00000001            88513620
MSR_REG_VAL = 00000000            88513620
MSR_REG_TEMP = 00000000            88513620
DLL_REG_VAL = 00000000            88513620
DLL_REG_TEMP = 00000000            88513620
DLL, DLM has changed            88513620
GEN_COUNTER =         676            88513720
Data = 10000000            88513720
Mask = 00011111            88513720
config Data = 10010011            88513720
config Data = 10010011            88513720
BAUD_VALUE =       19200
GEN_COUNTER =         677            88513720
Data = 00111100            88513720
Mask = 00000000            88513720
config Data = 01110001            88513720
config Data = 00111100            88513720
GEN_COUNTER =         678            88513720
Data = 00000000            88513720
Mask = 00000000            88513720
config Data = 01000110            88513720
config Data = 00000000            88513720
GEN_COUNTER =         679            88513720
Data = 00011111            88513720
Mask = 00011111            88513720
config Data = 00000001            88513720
config Data = 00000001            88513720
GEN_COUNTER =         680            88513720
Data = 00011111            88513720
Mask = 00011111            88513720
config Data = 00011011            88513720
config Data = 00011011            88513720
GEN_COUNTER =         681            88513720
Data = 11111101            88513720
Mask = 11111101            88513720
config Data = 10110110            88513720
config Data = 10110100            88513720
GEN_COUNTER =         682            88513720
Data = 00000100            88513720
Mask = 00000000            88513720
config Data = 10100111            88513720
config Data = 00000100            88513720
TESTBENCH: DIFF_COUNTER =           7            88513720




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011            88513820
MSR_REG_TEMP = 11111011            88513820
Driver counter =         675            88513870
SUCCESS APB: APB first cycle             88513921
SUCCESS APB: APB second cycle             88514021




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             88514120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010011
DLAB = 0
addr_offst = 00            88514120
write_reg: wr_data	=	10010011
byte_en	=	0001
Update bit fields            88514120
TESTBENCH: DIFF_COUNTER =           6            88514120
LCR_REG_VAL = 10010011            88514120
LCR_REG_TEMP = 10010011            88514120
Driver counter =         676            88514170
SUCCESS APB: APB first cycle             88514221
SUCCESS APB: APB second cycle             88514321




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             88514420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            88514420
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            88514420
TESTBENCH: DIFF_COUNTER =           5            88514420
DLL_REG_VAL = 00111100            88514420
DLL_REG_TEMP = 00111100            88514420
DLL, DLM has changed            88514420
Driver counter =         677            88514470
SUCCESS APB: APB first cycle             88514521
SUCCESS APB: APB second cycle             88514621




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             88514720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            88514720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            88514720
TESTBENCH: DIFF_COUNTER =           4            88514720
Driver counter =         678            88514770
SUCCESS APB: APB first cycle             88514821
SUCCESS APB: APB second cycle             88514921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             88515020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000001
DLAB = 1
addr_offst = 00            88515020
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields            88515020
TESTBENCH: DIFF_COUNTER =           3            88515020
LCR_REG_VAL = 00000001            88515020
LCR_REG_TEMP = 00000001            88515020
Driver counter =         679            88515070
SUCCESS APB: APB first cycle             88515121
SUCCESS APB: APB second cycle             88515221




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             88515320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011011
DLAB = 0
addr_offst = 00            88515320
write_reg: wr_data	=	00011011
byte_en	=	0001
Update bit fields            88515320
TESTBENCH: DIFF_COUNTER =           2            88515320
LCR_REG_VAL = 00011011            88515320
LCR_REG_TEMP = 00011011            88515320
Driver counter =         680            88515370
SUCCESS APB: APB first cycle             88515421
SUCCESS APB: APB second cycle             88515521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             88515620
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10110100
DLAB = 0
addr_offst = 00            88515620
write_reg: wr_data	=	10110100
byte_en	=	0001
Update bit fields            88515620
TESTBENCH: DIFF_COUNTER =           1            88515620
FCR_REG_VAL = 10000101            88515620
FCR_REG_TEMP = 10000101            88515620
Driver counter =         681            88515670
SUCCESS APB: APB first cycle             88515721
SUCCESS APB: APB second cycle             88515821
Updating Regmap at             88515920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00            88515920
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields            88515920
TESTBENCH: DIFF_COUNTER =           0            88515920
IER_REG_VAL = 00000100            88515920
IER_REG_TEMP = 00000100            88515920
RX:ERROR: EVEN PARITY ERROR            88958668
LSR_REG_VAL = 11100100            88958668
LSR_REG_TEMP = 11100100            88958668
IIR_REG_VAL = 11000110            88958668
IIR_REG_TEMP = 11000110            88958668
COLLECTING IIR COVERAGE            88958668
IIR[3:1] = 011            88958668
LSR_DATA = 11100100            88958678
LSR_DATA_INTF = 11100100            88958678
FRAME_COUNT =           8            89036428
PAR_VAL = 1            89036428
PAR_FRAME = 1
i =           8            89036428
CHARACTER FRAME TIME =          11            89036428
CHARACTER LENGTH = 11            89036428
ERROR: FRAMING ERROR detected            89062348
addr_offst = 00            89062348
write_reg: wr_data	=	01110111
byte_en	=	0001
Update bit fields            89062348
data is 01110111

LSR_REG_VAL = 11101100            89062348
LSR_REG_TEMP = 11101100            89062348
LSR_REG_VAL = 11101101            89062402
LSR_REG_TEMP = 11101101            89062402
***** Starting detection on Receiver side *****89295628
SUCCESS: rx_Start bit detected after 8 cycles89321548
**** Initiate capturing frame bits ***********89321548
FRAME_COUNT =           9            89606668
PAR_VAL = 0            89606668
PAR_FRAME = 0
i =           8            89606668
CHARACTER FRAME TIME =          11            89606668
CHARACTER LENGTH = 11            89606668
RX:SUCCESS: EVEN PARITY            89788108
SUCCESS: STOP bit detected            89839948
addr_offst = 00            89839948
write_reg: wr_data	=	01011011
byte_en	=	0001
Update bit fields            89839948
data is 01011011

***** Starting detection on Receiver side *****89969548
SUCCESS: rx_Start bit detected after 8 cycles89995468
**** Initiate capturing frame bits ***********89995468
FRAME_COUNT =          10            90176908
PAR_VAL = 1            90176908
PAR_FRAME = 1
i =           8            90176908
CHARACTER FRAME TIME =          11            90176908
CHARACTER LENGTH = 11            90176908
RX:ERROR: EVEN PARITY ERROR            90462028
LSR_DATA = 11101101            90462038
LSR_DATA_INTF = 11101101            90462038
ERROR: FRAMING ERROR detected            90513868
addr_offst = 00            90513868
write_reg: wr_data	=	01110100
byte_en	=	0001
Update bit fields            90513868
data is 01110100

FRAME_COUNT =          11            90747148
PAR_VAL = 1            90747148
PAR_FRAME = 1
i =           8            90747148
CHARACTER FRAME TIME =          11            90747148
CHARACTER LENGTH = 11            90747148
***** Starting detection on Receiver side *****90747148
SUCCESS: rx_Start bit detected after 8 cycles90773068
**** Initiate capturing frame bits ***********90773068
RX:ERROR: EVEN PARITY ERROR            91239628
LSR_DATA = 11101101            91239638
LSR_DATA_INTF = 11101101            91239638
SUCCESS: STOP bit detected            91291468
addr_offst = 00            91291468
write_reg: wr_data	=	11000011
byte_en	=	0001
Update bit fields            91291468
data is 11000011

FRAME_COUNT =          12            91317388
PAR_VAL = 1            91317388
PAR_FRAME = 1
i =           8            91317388
CHARACTER FRAME TIME =          11            91317388
CHARACTER LENGTH = 11            91317388
***** Starting detection on Receiver side *****91317388
SUCCESS: rx_Start bit detected after 8 cycles91343308
**** Initiate capturing frame bits ***********91343308
RX:ERROR: EVEN PARITY ERROR            91809868
LSR_DATA = 11101101            91809878
LSR_DATA_INTF = 11101101            91809878
SUCCESS: STOP bit detected            91861708
addr_offst = 00            91861708
write_reg: wr_data	=	10100101
byte_en	=	0001
Update bit fields            91861708
data is 10100101

FRAME_COUNT =          13            91887628
PAR_VAL = 0            91887628
PAR_FRAME = 0
i =           8            91887628
CHARACTER FRAME TIME =          11            91887628
CHARACTER LENGTH = 11            91887628
***** Starting detection on Receiver side *****91887628
SUCCESS: rx_Start bit detected after 8 cycles91913548
**** Initiate capturing frame bits ***********91913548
RX:ERROR: EVEN PARITY ERROR            92380108
LSR_DATA = 11101101            92380118
LSR_DATA_INTF = 11101101            92380118
SUCCESS: STOP bit detected            92431948
addr_offst = 00            92431948
write_reg: wr_data	=	00111000
byte_en	=	0001
Update bit fields            92431948
data is 00111000

FRAME_COUNT =          14            92457868
PAR_VAL = 1            92457868
PAR_FRAME = 1
i =           8            92457868
CHARACTER FRAME TIME =          11            92457868
CHARACTER LENGTH = 11            92457868
***** Starting detection on Receiver side *****92457868
SUCCESS: rx_Start bit detected after 8 cycles92483788
**** Initiate capturing frame bits ***********92483788
RX:ERROR: EVEN PARITY ERROR            92950348
LSR_DATA = 11101101            92950358
LSR_DATA_INTF = 11101101            92950358
SUCCESS: STOP bit detected            93002188
addr_offst = 00            93002188
write_reg: wr_data	=	11011011
byte_en	=	0001
Update bit fields            93002188
data is 11011011

GEN_COUNTER =         683            95409508
Data = 00011111            95409508
Mask = 00011111            95409508
config Data = 01100110            95409508
config Data = 00000110            95409508
TESTBENCH: DIFF_COUNTER =           1            95409508
FRAME_COUNT =           1            95409508
PAR_VAL = 1            95409508
PAR_FRAME = 1
i =           8            95409508
CHARACTER FRAME TIME =          11            95409508
CHARACTER LENGTH = 11            95409508
***** Starting detection on Receiver side *****95409508




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         682            95409570
SUCCESS APB: APB first cycle             95409621
SUCCESS APB: APB second cycle             95409721
Updating Regmap at             95409820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00            95409820
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields            95409820
TESTBENCH: DIFF_COUNTER =           0            95409820
LCR_REG_VAL = 00000110            95409820
LCR_REG_TEMP = 00000110            95409820
SUCCESS: rx_Start bit detected after 8 cycles95435428
**** Initiate capturing frame bits ***********95435428
Receiving frame without parity	->	95798308
SUCCESS: STOP bit detected            95901988
addr_offst = 00            95901988
write_reg: wr_data	=	11000100
byte_en	=	0001
Update bit fields            95901988
data is 11000100

***** Starting detection on Receiver side *****95918188
SUCCESS: rx_Start bit detected after 8 cycles95944108
**** Initiate capturing frame bits ***********95944108
FRAME_COUNT =           2            95979748
PAR_VAL = 0            95979748
CHARACTER FRAME TIME =          10            95979748
CHARACTER LENGTH = 10            95979748
fifo top :          7
addr_offst = 00            95982988
write_reg: wr_data	=	01110111
byte_en	=	0001
Update bit fields            95982988
data is 01110111
GEN_COUNTER =         684            95982988
TESTBENCH: DIFF_COUNTER =           1            95982988




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         683            95983070
SUCCESS APB: APB first cycle             95983121
SUCCESS APB: APB second cycle             95983221
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01011011            95983320
ACTUAL DATA = 10110111            95983320
TESTBENCH: DIFF_COUNTER =           0            95983321
uart_data : 10110111  vs BFM_data: 01110111            95983321
Receiving frame without parity	->	96306988
SUCCESS: STOP bit detected            96410668
addr_offst = 00            96410668
write_reg: wr_data	=	10100100
byte_en	=	0001
Update bit fields            96410668
data is 10100100

***** Starting detection on Receiver side *****96413908
SUCCESS: rx_Start bit detected after 8 cycles96439828
**** Initiate capturing frame bits ***********96439828
FRAME_COUNT =           3            96498148
PAR_VAL = 1            96498148
CHARACTER FRAME TIME =          10            96498148
CHARACTER LENGTH = 10            96498148
fifo top :          7
addr_offst = 00            96556468
write_reg: wr_data	=	01110100
byte_en	=	0001
Update bit fields            96556468
data is 01110100
GEN_COUNTER =         685            96556468
TESTBENCH: DIFF_COUNTER =           1            96556468




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         684            96556570
SUCCESS APB: APB first cycle             96556621
SUCCESS APB: APB second cycle             96556721
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 11000011            96556820
ACTUAL DATA = 01011011            96556820
TESTBENCH: DIFF_COUNTER =           0            96556821
uart_data : 01011011  vs BFM_data: 01110100            96556821
-----------------------------------------------------------------
Dut Error @ 96556821ns : $unit_0x68a90024.uart_error_injection_tc.start	:
ERROR: UART is NOT sampling data at the 8th B_CLK
-----------------------------------------------------------------

random_object_id=          3            96556900
INFO  @ 96556900ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 96556900ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 96556900ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =           9            96556900
LCR_REG_VAL = 00000000            96556920
LCR_REG_TEMP = 00000000            96556920
LSR_REG_VAL = 01100000            96556920
LSR_REG_TEMP = 01100000            96556920
FCR_REG_VAL = 00000001            96556920
FCR_REG_TEMP = 00000001            96556920
IIR_REG_VAL = 11000001            96556920
IIR_REG_TEMP = 11000001            96556920
COLLECTING IIR COVERAGE            96556920
IIR[3:1] = 000            96556920
IER_REG_VAL = 00000000            96556920
IER_REG_TEMP = 00000000            96556920
MSR_REG_VAL = 00000000            96556920
MSR_REG_TEMP = 00000000            96556920
DLL_REG_VAL = 00000000            96556920
DLL_REG_TEMP = 00000000            96556920
DLL, DLM has changed            96556920
GEN_COUNTER =         686            96557120
Data = 10000000            96557120
Mask = 00011111            96557120
config Data = 10100011            96557120
config Data = 10000011            96557120
BAUD_VALUE =       19200
GEN_COUNTER =         687            96557120
Data = 00111100            96557120
Mask = 00000000            96557120
config Data = 01000100            96557120
config Data = 00111100            96557120
GEN_COUNTER =         688            96557120
Data = 00000000            96557120
Mask = 00000000            96557120
config Data = 10010111            96557120
config Data = 00000000            96557120
GEN_COUNTER =         689            96557120
Data = 00011111            96557120
Mask = 00011111            96557120
config Data = 00101011            96557120
config Data = 00001011            96557120
LSR[0] is not Set after Reset -> 96557120
GEN_COUNTER =         690            96557120
Data = 01011111            96557120
Mask = 01011111            96557120
config Data = 01100000            96557120
config Data = 01000000            96557120
GEN_COUNTER =         691            96557120
Data = 00000101            96557120
Mask = 11111010            96557120
config Data = 11000110            96557120
config Data = 11000111            96557120
Trigger-level = 10000000            96557120
GEN_COUNTER =         692            96557120
Data = 10000001            96557120
Mask = 00111100            96557120
config Data = 01010010            96557120
config Data = 10010001            96557120
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           7            96557120
MSR_REG_VAL = 11111011            96557120
MSR_REG_TEMP = 11111011            96557120




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7            96557220
Driver counter =         685            96557270
SUCCESS APB: APB first cycle             96557321
SUCCESS APB: APB second cycle             96557421




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at             96557520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000011
DLAB = 0
addr_offst = 00            96557520
write_reg: wr_data	=	10000011
byte_en	=	0001
Update bit fields            96557520
TESTBENCH: DIFF_COUNTER =           6            96557520
LCR_REG_VAL = 10000011            96557520
LCR_REG_TEMP = 10000011            96557520
Driver counter =         686            96557570
SUCCESS APB: APB first cycle             96557621
SUCCESS APB: APB second cycle             96557721




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at             96557820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00            96557820
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields            96557820
TESTBENCH: DIFF_COUNTER =           5            96557820
DLL_REG_VAL = 00111100            96557820
DLL_REG_TEMP = 00111100            96557820
DLL, DLM has changed            96557820
Driver counter =         687            96557870
SUCCESS APB: APB first cycle             96557921
SUCCESS APB: APB second cycle             96558021




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at             96558120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00            96558120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields            96558120
TESTBENCH: DIFF_COUNTER =           4            96558120
Driver counter =         688            96558170
SUCCESS APB: APB first cycle             96558221
SUCCESS APB: APB second cycle             96558321




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at             96558420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001011
DLAB = 1
addr_offst = 00            96558420
write_reg: wr_data	=	00001011
byte_en	=	0001
Update bit fields            96558420
TESTBENCH: DIFF_COUNTER =           3            96558420
LCR_REG_VAL = 00001011            96558420
LCR_REG_TEMP = 00001011            96558420
Driver counter =         689            96558470
SUCCESS APB: APB first cycle             96558521
SUCCESS APB: APB second cycle             96558621
INFO  @ 96558628ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Warning : FIFO empty




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at             96558720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000000
DLAB = 0
addr_offst = 00            96558720
write_reg: wr_data	=	01000000
byte_en	=	0001
Update bit fields            96558720
TESTBENCH: DIFF_COUNTER =           2            96558720
LCR_REG_VAL = 01000000            96558720
LCR_REG_TEMP = 01000000            96558720
Driver counter =         690            96558770
SUCCESS APB: APB first cycle             96558821
SUCCESS APB: APB second cycle             96558921




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at             96559020
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11000111
DLAB = 0
addr_offst = 00            96559020
write_reg: wr_data	=	11000111
byte_en	=	0001
Update bit fields            96559020
TESTBENCH: DIFF_COUNTER =           1            96559020
IER_REG_VAL = 00000111            96559020
IER_REG_TEMP = 00000111            96559020
IIR_REG_VAL = 11000010            96559020
IIR_REG_TEMP = 11000010            96559020
COLLECTING IIR COVERAGE            96559020
IIR[3:1] = 001            96559020
Driver counter =         691            96559070
SUCCESS APB: APB first cycle             96559121
SUCCESS APB: APB second cycle             96559221
Updating Regmap at             96559320
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 10010001
DLAB = 0
addr_offst = 00            96559320
write_reg: wr_data	=	10010001
byte_en	=	0001
Update bit fields            96559320
TESTBENCH: DIFF_COUNTER =           0            96559320
FCR_REG_VAL = 10000001            96559320
FCR_REG_TEMP = 10000001            96559320
REGMAP: CHAR_LENGTH =           7            96559320
TESTCASE TRIGGER_DEPTH =           9            96559320
TIMEOUT WAIT,           1 ->             96559320
TIMEOUT WAIT,           2 ->             96561436
TIMEOUT WAIT,           3 ->             96564676
TIMEOUT WAIT,           4 ->             96567916
TIMEOUT WAIT,           5 ->             96571156
TIMEOUT WAIT,           6 ->             96574396
TIMEOUT WAIT,           7 ->             96577636
TIMEOUT WAIT,           8 ->             96580876
SUCCESS: tx_Start bit detected after 8 cycles96584116
INFO  @ 96584116ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TIMEOUT WAIT,           9 ->             96584116
TIMEOUT WAIT,          10 ->             96587356
TIMEOUT WAIT,          11 ->             96590596
TIMEOUT WAIT,          12 ->             96593836
TIMEOUT WAIT,          13 ->             96597076
TIMEOUT WAIT,          14 ->             96600316
TIMEOUT WAIT,          15 ->             96603556
TIMEOUT WAIT,          16 ->             96606796
TIMEOUT WAIT,          17 ->             96610036
TIMEOUT WAIT,          18 ->             96613276
TIMEOUT WAIT,          19 ->             96616516
TIMEOUT WAIT,          20 ->             96619756
TIMEOUT WAIT,          21 ->             96622996
TIMEOUT WAIT,          22 ->             96626236
TIMEOUT WAIT,          23 ->             96629476
TIMEOUT WAIT,          24 ->             96632716
TIMEOUT WAIT,          25 ->             96635956
TIMEOUT WAIT,          26 ->             96639196
TIMEOUT WAIT,          27 ->             96642436
TIMEOUT WAIT,          28 ->             96645676
TIMEOUT WAIT,          29 ->             96648916
TIMEOUT WAIT,          30 ->             96652156
TIMEOUT WAIT,          31 ->             96655396
TIMEOUT WAIT,          32 ->             96658636
TIMEOUT WAIT,          33 ->             96661876
TIMEOUT WAIT,          34 ->             96665116
TIMEOUT WAIT,          35 ->             96668356
TIMEOUT WAIT,          36 ->             96671596
TIMEOUT WAIT,          37 ->             96674836
TIMEOUT WAIT,          38 ->             96678076
TIMEOUT WAIT,          39 ->             96681316
TIMEOUT WAIT,          40 ->             96684556
TIMEOUT WAIT,          41 ->             96687796
TIMEOUT WAIT,          42 ->             96691036
TIMEOUT WAIT,          43 ->             96694276
TIMEOUT WAIT,          44 ->             96697516
TIMEOUT WAIT,          45 ->             96700756
TIMEOUT WAIT,          46 ->             96703996
TIMEOUT WAIT,          47 ->             96707236
TIMEOUT WAIT,          48 ->             96710476
TIMEOUT WAIT,          49 ->             96713716
TIMEOUT WAIT,          50 ->             96716956
TIMEOUT WAIT,          51 ->             96720196
TIMEOUT WAIT,          52 ->             96723436
TIMEOUT WAIT,          53 ->             96726676
TIMEOUT WAIT,          54 ->             96729916
TIMEOUT WAIT,          55 ->             96733156
TIMEOUT WAIT,          56 ->             96736396
TIMEOUT WAIT,          57 ->             96739636
TIMEOUT WAIT,          58 ->             96742876
TIMEOUT WAIT,          59 ->             96746116
TIMEOUT WAIT,          60 ->             96749356
TIMEOUT WAIT,          61 ->             96752596
TIMEOUT WAIT,          62 ->             96755836
TIMEOUT WAIT,          63 ->             96759076
TIMEOUT WAIT,          64 ->             96762316
TIMEOUT WAIT,          65 ->             96765556
TIMEOUT WAIT,          66 ->             96768796
TIMEOUT WAIT,          67 ->             96772036
TIMEOUT WAIT,          68 ->             96775276
TIMEOUT WAIT,          69 ->             96778516
TIMEOUT WAIT,          70 ->             96781756
TIMEOUT WAIT,          71 ->             96784996
TIMEOUT WAIT,          72 ->             96788236
TIMEOUT WAIT,          73 ->             96791476
TIMEOUT WAIT,          74 ->             96794716
TIMEOUT WAIT,          75 ->             96797956
Receiving frame without parity	->	96801196
TIMEOUT WAIT,          76 ->             96801196
TIMEOUT WAIT,          77 ->             96804436
TIMEOUT WAIT,          78 ->             96807676
TIMEOUT WAIT,          79 ->             96810916
TIMEOUT WAIT,          80 ->             96814156
TIMEOUT WAIT,          81 ->             96817396
TIMEOUT WAIT,          82 ->             96820636
TIMEOUT WAIT,          83 ->             96823876
TIMEOUT WAIT,          84 ->             96827116
TIMEOUT WAIT,          85 ->             96830356
TIMEOUT WAIT,          86 ->             96833596
TIMEOUT WAIT,          87 ->             96836836
TIMEOUT WAIT,          88 ->             96840076
TIMEOUT WAIT,          89 ->             96843316
TRANSMISSION without parity ->             96843316
TIMEOUT WAIT,          90 ->             96846556
TIMEOUT WAIT,          91 ->             96849796
TIMEOUT WAIT,          92 ->             96853036
TIMEOUT WAIT,          93 ->             96856276
TIMEOUT WAIT,          94 ->             96859516
TIMEOUT WAIT,          95 ->             96862756
TIMEOUT WAIT,          96 ->             96865996
TIMEOUT WAIT,          97 ->             96869236
TIMEOUT WAIT,          98 ->             96872476
TIMEOUT WAIT,          99 ->             96875716
TIMEOUT WAIT,         100 ->             96878956
TIMEOUT WAIT,         101 ->             96882196
TIMEOUT WAIT,         102 ->             96885436
TIMEOUT WAIT,         103 ->             96888676
TIMEOUT WAIT,         104 ->             96891916
TIMEOUT WAIT,         105 ->             96895156
INFO  @ 96895156ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:ERROR: FRAMING ERROR detected
TIMEOUT WAIT,         106 ->             96898396
TIMEOUT WAIT,         107 ->             96901636
ERROR: FRAMING ERROR detected            96904876
addr_offst = 00            96904876
write_reg: wr_data	=	01011010
byte_en	=	0001
Update bit fields            96904876
data is 01011010

TIMEOUT WAIT,         108 ->             96904876
LSR_REG_VAL = 11101000            96904876
LSR_REG_TEMP = 11101000            96904876
IIR_REG_VAL = 11000110            96904876
IIR_REG_TEMP = 11000110            96904876
COLLECTING IIR COVERAGE            96904876
IIR[3:1] = 011            96904876
LSR_REG_VAL = 11101001            96904930
LSR_REG_TEMP = 11101001            96904930
TIMEOUT WAIT,         109 ->             96908116
TIMEOUT WAIT,         110 ->             96911356
TIMEOUT WAIT,         111 ->             96914596
TIMEOUT WAIT,         112 ->             96917836
TIMEOUT WAIT,         113 ->             96921076
INFO  @ 96921076ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: IGNORE PARITY BIT: STOP NOT DETECTED
TIMEOUT WAIT,         114 ->             96924316
TIMEOUT WAIT,         115 ->             96927556
TIMEOUT WAIT,         116 ->             96930796
TIMEOUT WAIT,         117 ->             96934036
TIMEOUT WAIT,         118 ->             96937276
TIMEOUT WAIT,         119 ->             96940516
TIMEOUT WAIT,         120 ->             96943756
TIMEOUT WAIT,         121 ->             96946996
TIMEOUT WAIT,         122 ->             96950236
TIMEOUT WAIT,         123 ->             96953476
TIMEOUT WAIT,         124 ->             96956716
TIMEOUT WAIT,         125 ->             96959956
TIMEOUT WAIT,         126 ->             96963196
TIMEOUT WAIT,         127 ->             96966436
TIMEOUT WAIT,         128 ->             96969676
TIMEOUT WAIT,         129 ->             96972916
TIMEOUT WAIT,         130 ->             96976156
TIMEOUT WAIT,         131 ->             96979396
TIMEOUT WAIT,         132 ->             96982636
TIMEOUT WAIT,         133 ->             96985876
TIMEOUT WAIT,         134 ->             96989116
TIMEOUT WAIT,         135 ->             96992356
TIMEOUT WAIT,         136 ->             96995596
TIMEOUT WAIT,         137 ->             96998836
TIMEOUT WAIT,         138 ->             97002076
TIMEOUT WAIT,         139 ->             97005316
TIMEOUT WAIT,         140 ->             97008556
TIMEOUT WAIT,         141 ->             97011796
FRAME_COUNT =           4            97015036
PAR_VAL = 0            97015036
CHARACTER FRAME TIME =           7            97015036
CHARACTER LENGTH = 00            97015036
TIMEOUT WAIT,         142 ->             97015036
***** Starting detection on Receiver side *****97015036
TIMEOUT WAIT,         143 ->             97018276
TIMEOUT WAIT,         144 ->             97021516
TIMEOUT WAIT,         145 ->             97024756
TIMEOUT WAIT,         146 ->             97027996
TIMEOUT WAIT,         147 ->             97031236
TIMEOUT WAIT,         148 ->             97034476
TIMEOUT WAIT,         149 ->             97037716
TIMEOUT WAIT,         150 ->             97040956
SUCCESS: rx_Start bit detected after 8 cycles97040956
**** Initiate capturing frame bits ***********97040956
TIMEOUT WAIT,         151 ->             97044196
TIMEOUT WAIT,         152 ->             97047436
TIMEOUT WAIT,         153 ->             97050676
TIMEOUT WAIT,         154 ->             97053916
TIMEOUT WAIT,         155 ->             97057156
TIMEOUT WAIT,         156 ->             97060396
TIMEOUT WAIT,         157 ->             97063636
TIMEOUT WAIT,         158 ->             97066876
TIMEOUT WAIT,         159 ->             97070116
TIMEOUT WAIT,         160 ->             97073356
TIMEOUT WAIT,         161 ->             97076596
TIMEOUT WAIT,         162 ->             97079836
TIMEOUT WAIT,         163 ->             97083076
TIMEOUT WAIT,         164 ->             97086316
TIMEOUT WAIT,         165 ->             97089556
TIMEOUT WAIT,         166 ->             97092796
TIMEOUT WAIT,         167 ->             97096036
TIMEOUT WAIT,         168 ->             97099276
TIMEOUT WAIT,         169 ->             97102516
TIMEOUT WAIT,         170 ->             97105756
TIMEOUT WAIT,         171 ->             97108996
TIMEOUT WAIT,         172 ->             97112236
TIMEOUT WAIT,         173 ->             97115476
TIMEOUT WAIT,         174 ->             97118716
TIMEOUT WAIT,         175 ->             97121956
TIMEOUT WAIT,         176 ->             97125196
TIMEOUT WAIT,         177 ->             97128436
TIMEOUT WAIT,         178 ->             97131676
TIMEOUT WAIT,         179 ->             97134916
TIMEOUT WAIT,         180 ->             97138156
TIMEOUT WAIT,         181 ->             97141396
TIMEOUT WAIT,         182 ->             97144636
TIMEOUT WAIT,         183 ->             97147876
TIMEOUT WAIT,         184 ->             97151116
TIMEOUT WAIT,         185 ->             97154356
TIMEOUT WAIT,         186 ->             97157596
TIMEOUT WAIT,         187 ->             97160836
TIMEOUT WAIT,         188 ->             97164076
TIMEOUT WAIT,         189 ->             97167316
TIMEOUT WAIT,         190 ->             97170556
TIMEOUT WAIT,         191 ->             97173796
TIMEOUT WAIT,         192 ->             97177036
TIMEOUT WAIT,         193 ->             97180276
TIMEOUT WAIT,         194 ->             97183516
TIMEOUT WAIT,         195 ->             97186756
TIMEOUT WAIT,         196 ->             97189996
TIMEOUT WAIT,         197 ->             97193236
TIMEOUT WAIT,         198 ->             97196476
TIMEOUT WAIT,         199 ->             97199716
TIMEOUT WAIT,         200 ->             97202956
TIMEOUT WAIT,         201 ->             97206196
TIMEOUT WAIT,         202 ->             97209436
TIMEOUT WAIT,         203 ->             97212676
TIMEOUT WAIT,         204 ->             97215916
TIMEOUT WAIT,         205 ->             97219156
TIMEOUT WAIT,         206 ->             97222396
TIMEOUT WAIT,         207 ->             97225636
TIMEOUT WAIT,         208 ->             97228876
TIMEOUT WAIT,         209 ->             97232116
TIMEOUT WAIT,         210 ->             97235356
TIMEOUT WAIT,         211 ->             97238596
TIMEOUT WAIT,         212 ->             97241836
TIMEOUT WAIT,         213 ->             97245076
TIMEOUT WAIT,         214 ->             97248316
TIMEOUT WAIT,         215 ->             97251556
TIMEOUT WAIT,         216 ->             97254796
TIMEOUT WAIT,         217 ->             97258036
TIMEOUT WAIT,         218 ->             97261276
TIMEOUT WAIT,         219 ->             97264516
TIMEOUT WAIT,         220 ->             97267756
TIMEOUT WAIT,         221 ->             97270996
TIMEOUT WAIT,         222 ->             97274236
TIMEOUT WAIT,         223 ->             97277476
TIMEOUT WAIT,         224 ->             97280716
TIMEOUT WAIT,         225 ->             97283956
TIMEOUT WAIT,         226 ->             97287196
TIMEOUT WAIT,         227 ->             97290436
TIMEOUT WAIT,         228 ->             97293676
TIMEOUT WAIT,         229 ->             97296916
TIMEOUT WAIT,         230 ->             97300156
Receiving frame without parity	->	97300156
TIMEOUT WAIT,         231 ->             97303396
TIMEOUT WAIT,         232 ->             97306636
TIMEOUT WAIT,         233 ->             97309876
TIMEOUT WAIT,         234 ->             97313116
TIMEOUT WAIT,         235 ->             97316356
TIMEOUT WAIT,         236 ->             97319596
TIMEOUT WAIT,         237 ->             97322836
TIMEOUT WAIT,         238 ->             97326076
TIMEOUT WAIT,         239 ->             97329316
TIMEOUT WAIT,         240 ->             97332556
TIMEOUT WAIT,         241 ->             97335796
TIMEOUT WAIT,         242 ->             97339036
TIMEOUT WAIT,         243 ->             97342276
TIMEOUT WAIT,         244 ->             97345516
TIMEOUT WAIT,         245 ->             97348756
TIMEOUT WAIT,         246 ->             97351996
SUCCESS: STOP bit detected            97351996
addr_offst = 00            97351996
write_reg: wr_data	=	00110000
byte_en	=	0001
Update bit fields            97351996
data is 00110000

TIMEOUT WAIT,         247 ->             97355236
TIMEOUT WAIT,         248 ->             97358476
TIMEOUT WAIT,         249 ->             97361716
TIMEOUT WAIT,         250 ->             97364956
TIMEOUT WAIT,         251 ->             97368196
TIMEOUT WAIT,         252 ->             97371436
TIMEOUT WAIT,         253 ->             97374676
FRAME_COUNT =           5            97377916
PAR_VAL = 1            97377916
CHARACTER FRAME TIME =           7            97377916
CHARACTER LENGTH = 00            97377916
TIMEOUT WAIT,         254 ->             97377916
***** Starting detection on Receiver side *****97377916
TIMEOUT WAIT,         255 ->             97381156
TIMEOUT WAIT,         256 ->             97384396
TIMEOUT WAIT,         257 ->             97387636
TIMEOUT WAIT,         258 ->             97390876
TIMEOUT WAIT,         259 ->             97394116
TIMEOUT WAIT,         260 ->             97397356
TIMEOUT WAIT,         261 ->             97400596
TIMEOUT WAIT,         262 ->             97403836
SUCCESS: rx_Start bit detected after 8 cycles97403836
**** Initiate capturing frame bits ***********97403836
TIMEOUT WAIT,         263 ->             97407076
TIMEOUT WAIT,         264 ->             97410316
TIMEOUT WAIT,         265 ->             97413556
TIMEOUT WAIT,         266 ->             97416796
TIMEOUT WAIT,         267 ->             97420036
TIMEOUT WAIT,         268 ->             97423276
TIMEOUT WAIT,         269 ->             97426516
TIMEOUT WAIT,         270 ->             97429756
TIMEOUT WAIT,         271 ->             97432996
TIMEOUT WAIT,         272 ->             97436236
TIMEOUT WAIT,         273 ->             97439476
TIMEOUT WAIT,         274 ->             97442716
TIMEOUT WAIT,         275 ->             97445956
TIMEOUT WAIT,         276 ->             97449196
TIMEOUT WAIT,         277 ->             97452436
TIMEOUT WAIT,         278 ->             97455676
TIMEOUT WAIT,         279 ->             97458916
TIMEOUT WAIT,         280 ->             97462156
TIMEOUT WAIT,         281 ->             97465396
TIMEOUT WAIT,         282 ->             97468636
TIMEOUT WAIT,         283 ->             97471876
TIMEOUT WAIT,         284 ->             97475116
TIMEOUT WAIT,         285 ->             97478356
TIMEOUT WAIT,         286 ->             97481596
TIMEOUT WAIT,         287 ->             97484836
TIMEOUT WAIT,         288 ->             97488076
TIMEOUT WAIT,         289 ->             97491316
TIMEOUT WAIT,         290 ->             97494556
TIMEOUT WAIT,         291 ->             97497796
TIMEOUT WAIT,         292 ->             97501036
TIMEOUT WAIT,         293 ->             97504276
TIMEOUT WAIT,         294 ->             97507516
TIMEOUT WAIT,         295 ->             97510756
TIMEOUT WAIT,         296 ->             97513996
TIMEOUT WAIT,         297 ->             97517236
TIMEOUT WAIT,         298 ->             97520476
TIMEOUT WAIT,         299 ->             97523716
TIMEOUT WAIT,         300 ->             97526956
TIMEOUT WAIT,         301 ->             97530196
TIMEOUT WAIT,         302 ->             97533436
TIMEOUT WAIT,         303 ->             97536676
TIMEOUT WAIT,         304 ->             97539916
TIMEOUT WAIT,         305 ->             97543156
TIMEOUT WAIT,         306 ->             97546396
TIMEOUT WAIT,         307 ->             97549636
TIMEOUT WAIT,         308 ->             97552876
TIMEOUT WAIT,         309 ->             97556116
TIMEOUT WAIT,         310 ->             97559356
TIMEOUT WAIT,         311 ->             97562596
TIMEOUT WAIT,         312 ->             97565836
TIMEOUT WAIT,         313 ->             97569076
TIMEOUT WAIT,         314 ->             97572316
TIMEOUT WAIT,         315 ->             97575556
TIMEOUT WAIT,         316 ->             97578796
TIMEOUT WAIT,         317 ->             97582036
TIMEOUT WAIT,         318 ->             97585276
TIMEOUT WAIT,         319 ->             97588516
TIMEOUT WAIT,         320 ->             97591756
TIMEOUT WAIT,         321 ->             97594996
TIMEOUT WAIT,         322 ->             97598236
TIMEOUT WAIT,         323 ->             97601476
TIMEOUT WAIT,         324 ->             97604716
TIMEOUT WAIT,         325 ->             97607956
TIMEOUT WAIT,         326 ->             97611196
TIMEOUT WAIT,         327 ->             97614436
TIMEOUT WAIT,         328 ->             97617676
TIMEOUT WAIT,         329 ->             97620916
TIMEOUT WAIT,         330 ->             97624156
TIMEOUT WAIT,         331 ->             97627396
TIMEOUT WAIT,         332 ->             97630636
TIMEOUT WAIT,         333 ->             97633876
TIMEOUT WAIT,         334 ->             97637116
TIMEOUT WAIT,         335 ->             97640356
TIMEOUT WAIT,         336 ->             97643596
TIMEOUT WAIT,         337 ->             97646836
TIMEOUT WAIT,         338 ->             97650076
TIMEOUT WAIT,         339 ->             97653316
TIMEOUT WAIT,         340 ->             97656556
TIMEOUT WAIT,         341 ->             97659796
TIMEOUT WAIT,         342 ->             97663036
Receiving frame without parity	->	97663036
TIMEOUT WAIT,         343 ->             97666276
TIMEOUT WAIT,         344 ->             97669516
TIMEOUT WAIT,         345 ->             97672756
TIMEOUT WAIT,         346 ->             97675996
TIMEOUT WAIT,         347 ->             97679236
TIMEOUT WAIT,         348 ->             97682476
TIMEOUT WAIT,         349 ->             97685716
TIMEOUT WAIT,         350 ->             97688956
TIMEOUT WAIT,         351 ->             97692196
TIMEOUT WAIT,         352 ->             97695436
TIMEOUT WAIT,         353 ->             97698676
TIMEOUT WAIT,         354 ->             97701916
TIMEOUT WAIT,         355 ->             97705156
TIMEOUT WAIT,         356 ->             97708396
TIMEOUT WAIT,         357 ->             97711636
TIMEOUT WAIT,         358 ->             97714876
SUCCESS: STOP bit detected            97714876
addr_offst = 00            97714876
write_reg: wr_data	=	01110000
byte_en	=	0001
Update bit fields            97714876
data is 01110000

TIMEOUT WAIT,         359 ->             97718116
TIMEOUT WAIT,         360 ->             97721356
TIMEOUT WAIT,         361 ->             97724596
TIMEOUT WAIT,         362 ->             97727836
TIMEOUT WAIT,         363 ->             97731076
TIMEOUT WAIT,         364 ->             97734316
TIMEOUT WAIT,         365 ->             97737556
FRAME_COUNT =           6            97740796
PAR_VAL = 1            97740796
CHARACTER FRAME TIME =           7            97740796
CHARACTER LENGTH = 00            97740796
TIMEOUT WAIT,         366 ->             97740796
***** Starting detection on Receiver side *****97740796
TIMEOUT WAIT,         367 ->             97744036
TIMEOUT WAIT,         368 ->             97747276
TIMEOUT WAIT,         369 ->             97750516
TIMEOUT WAIT,         370 ->             97753756
TIMEOUT WAIT,         371 ->             97756996
TIMEOUT WAIT,         372 ->             97760236
TIMEOUT WAIT,         373 ->             97763476
TIMEOUT WAIT,         374 ->             97766716
SUCCESS: rx_Start bit detected after 8 cycles97766716
**** Initiate capturing frame bits ***********97766716
TIMEOUT WAIT,         375 ->             97769956
TIMEOUT WAIT,         376 ->             97773196
TIMEOUT WAIT,         377 ->             97776436
TIMEOUT WAIT,         378 ->             97779676
TIMEOUT WAIT,         379 ->             97782916
TIMEOUT WAIT,         380 ->             97786156
TIMEOUT WAIT,         381 ->             97789396
TIMEOUT WAIT,         382 ->             97792636
TIMEOUT WAIT,         383 ->             97795876
TIMEOUT WAIT,         384 ->             97799116
TIMEOUT WAIT,         385 ->             97802356
TIMEOUT WAIT,         386 ->             97805596
TIMEOUT WAIT,         387 ->             97808836
TIMEOUT WAIT,         388 ->             97812076
TIMEOUT WAIT,         389 ->             97815316
TIMEOUT WAIT,         390 ->             97818556
TIMEOUT WAIT,         391 ->             97821796
TIMEOUT WAIT,         392 ->             97825036
TIMEOUT WAIT,         393 ->             97828276
TIMEOUT WAIT,         394 ->             97831516
TIMEOUT WAIT,         395 ->             97834756
TIMEOUT WAIT,         396 ->             97837996
TIMEOUT WAIT,         397 ->             97841236
TIMEOUT WAIT,         398 ->             97844476
TIMEOUT WAIT,         399 ->             97847716
TIMEOUT WAIT,         400 ->             97850956
TIMEOUT WAIT,         401 ->             97854196
TIMEOUT WAIT,         402 ->             97857436
TIMEOUT WAIT,         403 ->             97860676
TIMEOUT WAIT,         404 ->             97863916
TIMEOUT WAIT,         405 ->             97867156
TIMEOUT WAIT,         406 ->             97870396
TIMEOUT WAIT,         407 ->             97873636
TIMEOUT WAIT,         408 ->             97876876
TIMEOUT WAIT,         409 ->             97880116
TIMEOUT WAIT,         410 ->             97883356
TIMEOUT WAIT,         411 ->             97886596
TIMEOUT WAIT,         412 ->             97889836
TIMEOUT WAIT,         413 ->             97893076
TIMEOUT WAIT,         414 ->             97896316
TIMEOUT WAIT,         415 ->             97899556
TIMEOUT WAIT,         416 ->             97902796
TIMEOUT WAIT,         417 ->             97906036
TIMEOUT WAIT,         418 ->             97909276
TIMEOUT WAIT,         419 ->             97912516
TIMEOUT WAIT,         420 ->             97915756
TIMEOUT WAIT,         421 ->             97918996
TIMEOUT WAIT,         422 ->             97922236
TIMEOUT WAIT,         423 ->             97925476
TIMEOUT WAIT,         424 ->             97928716
TIMEOUT WAIT,         425 ->             97931956
TIMEOUT WAIT,         426 ->             97935196
TIMEOUT WAIT,         427 ->             97938436
TIMEOUT WAIT,         428 ->             97941676
TIMEOUT WAIT,         429 ->             97944916
TIMEOUT WAIT,         430 ->             97948156
TIMEOUT WAIT,         431 ->             97951396
TIMEOUT WAIT,         432 ->             97954636
TIMEOUT WAIT,         433 ->             97957876
TIMEOUT WAIT,         434 ->             97961116
TIMEOUT WAIT,         435 ->             97964356
TIMEOUT WAIT,         436 ->             97967596
TIMEOUT WAIT,         437 ->             97970836
TIMEOUT WAIT,         438 ->             97974076
TIMEOUT WAIT,         439 ->             97977316
TIMEOUT WAIT,         440 ->             97980556
TIMEOUT WAIT,         441 ->             97983796
TIMEOUT WAIT,         442 ->             97987036
TIMEOUT WAIT,         443 ->             97990276
TIMEOUT WAIT,         444 ->             97993516
TIMEOUT WAIT,         445 ->             97996756
TIMEOUT WAIT,         446 ->             97999996
TIMEOUT WAIT,         447 ->             98003236
TIMEOUT WAIT,         448 ->             98006476
TIMEOUT WAIT,         449 ->             98009716
TIMEOUT WAIT,         450 ->             98012956
TIMEOUT WAIT,         451 ->             98016196
TIMEOUT WAIT,         452 ->             98019436
TIMEOUT WAIT,         453 ->             98022676
TIMEOUT WAIT,         454 ->             98025916
Receiving frame without parity	->	98025916
TIMEOUT WAIT,         455 ->             98029156
TIMEOUT WAIT,         456 ->             98032396
TIMEOUT WAIT,         457 ->             98035636
TIMEOUT WAIT,         458 ->             98038876
TIMEOUT WAIT,         459 ->             98042116
TIMEOUT WAIT,         460 ->             98045356
TIMEOUT WAIT,         461 ->             98048596
TIMEOUT WAIT,         462 ->             98051836
TIMEOUT WAIT,         463 ->             98055076
TIMEOUT WAIT,         464 ->             98058316
TIMEOUT WAIT,         465 ->             98061556
TIMEOUT WAIT,         466 ->             98064796
TIMEOUT WAIT,         467 ->             98068036
TIMEOUT WAIT,         468 ->             98071276
TIMEOUT WAIT,         469 ->             98074516
TIMEOUT WAIT,         470 ->             98077756
SUCCESS: STOP bit detected            98077756
addr_offst = 00            98077756
write_reg: wr_data	=	11100000
byte_en	=	0001
Update bit fields            98077756
data is 11100000

TIMEOUT WAIT,         471 ->             98080996
TIMEOUT WAIT,         472 ->             98084236
TIMEOUT WAIT,         473 ->             98087476
TIMEOUT WAIT,         474 ->             98090716
TIMEOUT WAIT,         475 ->             98093956
TIMEOUT WAIT,         476 ->             98097196
TIMEOUT WAIT,         477 ->             98100436
FRAME_COUNT =           7            98103676
PAR_VAL = 1            98103676
CHARACTER FRAME TIME =           7            98103676
CHARACTER LENGTH = 00            98103676
TIMEOUT WAIT,         478 ->             98103676
***** Starting detection on Receiver side *****98103676
TIMEOUT WAIT,         479 ->             98106916
TIMEOUT WAIT,         480 ->             98110156
TIMEOUT WAIT,         481 ->             98113396
TIMEOUT WAIT,         482 ->             98116636
TIMEOUT WAIT,         483 ->             98119876
TIMEOUT WAIT,         484 ->             98123116
TIMEOUT WAIT,         485 ->             98126356
TIMEOUT WAIT,         486 ->             98129596
SUCCESS: rx_Start bit detected after 8 cycles98129596
**** Initiate capturing frame bits ***********98129596
TIMEOUT WAIT,         487 ->             98132836
TIMEOUT WAIT,         488 ->             98136076
TIMEOUT WAIT,         489 ->             98139316
TIMEOUT WAIT,         490 ->             98142556
TIMEOUT WAIT,         491 ->             98145796
TIMEOUT WAIT,         492 ->             98149036
TIMEOUT WAIT,         493 ->             98152276
TIMEOUT WAIT,         494 ->             98155516
TIMEOUT WAIT,         495 ->             98158756
TIMEOUT WAIT,         496 ->             98161996
TIMEOUT WAIT,         497 ->             98165236
TIMEOUT WAIT,         498 ->             98168476
TIMEOUT WAIT,         499 ->             98171716
TIMEOUT WAIT,         500 ->             98174956
TIMEOUT WAIT,         501 ->             98178196
TIMEOUT WAIT,         502 ->             98181436
TIMEOUT WAIT,         503 ->             98184676
TIMEOUT WAIT,         504 ->             98187916
TIMEOUT WAIT,         505 ->             98191156
TIMEOUT WAIT,         506 ->             98194396
TIMEOUT WAIT,         507 ->             98197636
TIMEOUT WAIT,         508 ->             98200876
TIMEOUT WAIT,         509 ->             98204116
TIMEOUT WAIT,         510 ->             98207356
TIMEOUT WAIT,         511 ->             98210596
TIMEOUT WAIT,         512 ->             98213836
TIMEOUT WAIT,         513 ->             98217076
TIMEOUT WAIT,         514 ->             98220316
TIMEOUT WAIT,         515 ->             98223556
TIMEOUT WAIT,         516 ->             98226796
TIMEOUT WAIT,         517 ->             98230036
TIMEOUT WAIT,         518 ->             98233276
TIMEOUT WAIT,         519 ->             98236516
TIMEOUT WAIT,         520 ->             98239756
TIMEOUT WAIT,         521 ->             98242996
TIMEOUT WAIT,         522 ->             98246236
TIMEOUT WAIT,         523 ->             98249476
TIMEOUT WAIT,         524 ->             98252716
TIMEOUT WAIT,         525 ->             98255956
TIMEOUT WAIT,         526 ->             98259196
TIMEOUT WAIT,         527 ->             98262436
TIMEOUT WAIT,         528 ->             98265676
TIMEOUT WAIT,         529 ->             98268916
TIMEOUT WAIT,         530 ->             98272156
TIMEOUT WAIT,         531 ->             98275396
TIMEOUT WAIT,         532 ->             98278636
TIMEOUT WAIT,         533 ->             98281876
TIMEOUT WAIT,         534 ->             98285116
TIMEOUT WAIT,         535 ->             98288356
TIMEOUT WAIT,         536 ->             98291596
TIMEOUT WAIT,         537 ->             98294836
TIMEOUT WAIT,         538 ->             98298076
TIMEOUT WAIT,         539 ->             98301316
TIMEOUT WAIT,         540 ->             98304556
TIMEOUT WAIT,         541 ->             98307796
TIMEOUT WAIT,         542 ->             98311036
TIMEOUT WAIT,         543 ->             98314276
TIMEOUT WAIT,         544 ->             98317516
TIMEOUT WAIT,         545 ->             98320756
TIMEOUT WAIT,         546 ->             98323996
TIMEOUT WAIT,         547 ->             98327236
TIMEOUT WAIT,         548 ->             98330476
TIMEOUT WAIT,         549 ->             98333716
TIMEOUT WAIT,         550 ->             98336956
TIMEOUT WAIT,         551 ->             98340196
TIMEOUT WAIT,         552 ->             98343436
TIMEOUT WAIT,         553 ->             98346676
TIMEOUT WAIT,         554 ->             98349916
TIMEOUT WAIT,         555 ->             98353156
TIMEOUT WAIT,         556 ->             98356396
TIMEOUT WAIT,         557 ->             98359636
TIMEOUT WAIT,         558 ->             98362876
TIMEOUT WAIT,         559 ->             98366116
TIMEOUT WAIT,         560 ->             98369356
TIMEOUT WAIT,         561 ->             98372596
TIMEOUT WAIT,         562 ->             98375836
TIMEOUT WAIT,         563 ->             98379076
TIMEOUT WAIT,         564 ->             98382316
TIMEOUT WAIT,         565 ->             98385556
TIMEOUT WAIT,         566 ->             98388796
Receiving frame without parity	->	98388796
TIMEOUT WAIT,         567 ->             98392036
TIMEOUT WAIT,         568 ->             98395276
TIMEOUT WAIT,         569 ->             98398516
TIMEOUT WAIT,         570 ->             98401756
TIMEOUT WAIT,         571 ->             98404996
TIMEOUT WAIT,         572 ->             98408236
TIMEOUT WAIT,         573 ->             98411476
TIMEOUT WAIT,         574 ->             98414716
TIMEOUT WAIT,         575 ->             98417956
TIMEOUT WAIT,         576 ->             98421196
TIMEOUT WAIT,         577 ->             98424436
TIMEOUT WAIT,         578 ->             98427676
TIMEOUT WAIT,         579 ->             98430916
TIMEOUT WAIT,         580 ->             98434156
TIMEOUT WAIT,         581 ->             98437396
TIMEOUT WAIT,         582 ->             98440636
SUCCESS: STOP bit detected            98440636
addr_offst = 00            98440636
write_reg: wr_data	=	11010000
byte_en	=	0001
Update bit fields            98440636
data is 11010000

TIMEOUT WAIT,         583 ->             98443876
TIMEOUT WAIT,         584 ->             98447116
TIMEOUT WAIT,         585 ->             98450356
TIMEOUT WAIT,         586 ->             98453596
TIMEOUT WAIT,         587 ->             98456836
TIMEOUT WAIT,         588 ->             98460076
TIMEOUT WAIT,         589 ->             98463316
FRAME_COUNT =           8            98466556
PAR_VAL = 0            98466556
CHARACTER FRAME TIME =           7            98466556
CHARACTER LENGTH = 00            98466556
TIMEOUT WAIT,         590 ->             98466556
***** Starting detection on Receiver side *****98466556
TIMEOUT WAIT,         591 ->             98469796
TIMEOUT WAIT,         592 ->             98473036
TIMEOUT WAIT,         593 ->             98476276
TIMEOUT WAIT,         594 ->             98479516
TIMEOUT WAIT,         595 ->             98482756
TIMEOUT WAIT,         596 ->             98485996
TIMEOUT WAIT,         597 ->             98489236
TIMEOUT WAIT,         598 ->             98492476
SUCCESS: rx_Start bit detected after 8 cycles98492476
**** Initiate capturing frame bits ***********98492476
TIMEOUT WAIT,         599 ->             98495716
TIMEOUT WAIT,         600 ->             98498956
TIMEOUT WAIT,         601 ->             98502196
TIMEOUT WAIT,         602 ->             98505436
TIMEOUT WAIT,         603 ->             98508676
TIMEOUT WAIT,         604 ->             98511916
TIMEOUT WAIT,         605 ->             98515156
TIMEOUT WAIT,         606 ->             98518396
TIMEOUT WAIT,         607 ->             98521636
TIMEOUT WAIT,         608 ->             98524876
TIMEOUT WAIT,         609 ->             98528116
TIMEOUT WAIT,         610 ->             98531356
TIMEOUT WAIT,         611 ->             98534596
TIMEOUT WAIT,         612 ->             98537836
TIMEOUT WAIT,         613 ->             98541076
TIMEOUT WAIT,         614 ->             98544316
TIMEOUT WAIT,         615 ->             98547556
TIMEOUT WAIT,         616 ->             98550796
TIMEOUT WAIT,         617 ->             98554036
TIMEOUT WAIT,         618 ->             98557276
TIMEOUT WAIT,         619 ->             98560516
TIMEOUT WAIT,         620 ->             98563756
TIMEOUT WAIT,         621 ->             98566996
TIMEOUT WAIT,         622 ->             98570236
TIMEOUT WAIT,         623 ->             98573476
TIMEOUT WAIT,         624 ->             98576716
TIMEOUT WAIT,         625 ->             98579956
TIMEOUT WAIT,         626 ->             98583196
TIMEOUT WAIT,         627 ->             98586436
TIMEOUT WAIT,         628 ->             98589676
TIMEOUT WAIT,         629 ->             98592916
TIMEOUT WAIT,         630 ->             98596156
TIMEOUT WAIT,         631 ->             98599396
TIMEOUT WAIT,         632 ->             98602636
TIMEOUT WAIT,         633 ->             98605876
TIMEOUT WAIT,         634 ->             98609116
TIMEOUT WAIT,         635 ->             98612356
TIMEOUT WAIT,         636 ->             98615596
TIMEOUT WAIT,         637 ->             98618836
TIMEOUT WAIT,         638 ->             98622076
TIMEOUT WAIT,         639 ->             98625316
TIMEOUT WAIT,         640 ->             98628556
TIMEOUT WAIT,         641 ->             98631796
TIMEOUT WAIT,         642 ->             98635036
TIMEOUT WAIT,         643 ->             98638276
TIMEOUT WAIT,         644 ->             98641516
TIMEOUT WAIT,         645 ->             98644756
TIMEOUT WAIT,         646 ->             98647996
TIMEOUT WAIT,         647 ->             98651236
TIMEOUT WAIT,         648 ->             98654476
TIMEOUT WAIT,         649 ->             98657716
TIMEOUT WAIT,         650 ->             98660956
TIMEOUT WAIT,         651 ->             98664196
TIMEOUT WAIT,         652 ->             98667436
TIMEOUT WAIT,         653 ->             98670676
TIMEOUT WAIT,         654 ->             98673916
TIMEOUT WAIT,         655 ->             98677156
TIMEOUT WAIT,         656 ->             98680396
TIMEOUT WAIT,         657 ->             98683636
TIMEOUT WAIT,         658 ->             98686876
TIMEOUT WAIT,         659 ->             98690116
TIMEOUT WAIT,         660 ->             98693356
TIMEOUT WAIT,         661 ->             98696596
TIMEOUT WAIT,         662 ->             98699836
TIMEOUT WAIT,         663 ->             98703076
TIMEOUT WAIT,         664 ->             98706316
TIMEOUT WAIT,         665 ->             98709556
TIMEOUT WAIT,         666 ->             98712796
TIMEOUT WAIT,         667 ->             98716036
TIMEOUT WAIT,         668 ->             98719276
TIMEOUT WAIT,         669 ->             98722516
TIMEOUT WAIT,         670 ->             98725756
TIMEOUT WAIT,         671 ->             98728996
TIMEOUT WAIT,         672 ->             98732236
TIMEOUT WAIT,         673 ->             98735476
TIMEOUT WAIT,         674 ->             98738716
TIMEOUT WAIT,         675 ->             98741956
TIMEOUT WAIT,         676 ->             98745196
TIMEOUT WAIT,         677 ->             98748436
TIMEOUT WAIT,         678 ->             98751676
Receiving frame without parity	->	98751676
TIMEOUT WAIT,         679 ->             98754916
TIMEOUT WAIT,         680 ->             98758156
TIMEOUT WAIT,         681 ->             98761396
TIMEOUT WAIT,         682 ->             98764636
TIMEOUT WAIT,         683 ->             98767876
TIMEOUT WAIT,         684 ->             98771116
TIMEOUT WAIT,         685 ->             98774356
TIMEOUT WAIT,         686 ->             98777596
TIMEOUT WAIT,         687 ->             98780836
TIMEOUT WAIT,         688 ->             98784076
TIMEOUT WAIT,         689 ->             98787316
TIMEOUT WAIT,         690 ->             98790556
TIMEOUT WAIT,         691 ->             98793796
TIMEOUT WAIT,         692 ->             98797036
TIMEOUT WAIT,         693 ->             98800276
TIMEOUT WAIT,         694 ->             98803516
SUCCESS: STOP bit detected            98803516
addr_offst = 00            98803516
write_reg: wr_data	=	00110000
byte_en	=	0001
Update bit fields            98803516
data is 00110000

TIMEOUT WAIT,         695 ->             98806756
TIMEOUT WAIT,         696 ->             98809996
TIMEOUT WAIT,         697 ->             98813236
TIMEOUT WAIT,         698 ->             98816476
TIMEOUT WAIT,         699 ->             98819716
TIMEOUT WAIT,         700 ->             98822956
TIMEOUT WAIT,         701 ->             98826196
FRAME_COUNT =           9            98829436
PAR_VAL = 1            98829436
CHARACTER FRAME TIME =           7            98829436
CHARACTER LENGTH = 00            98829436
TIMEOUT WAIT,         702 ->             98829436
***** Starting detection on Receiver side *****98829436
TIMEOUT WAIT,         703 ->             98832676
TIMEOUT WAIT,         704 ->             98835916
TIMEOUT WAIT,         705 ->             98839156
TIMEOUT WAIT,         706 ->             98842396
TIMEOUT WAIT,         707 ->             98845636
TIMEOUT WAIT,         708 ->             98848876
TIMEOUT WAIT,         709 ->             98852116
TIMEOUT WAIT,         710 ->             98855356
SUCCESS: rx_Start bit detected after 8 cycles98855356
**** Initiate capturing frame bits ***********98855356
TIMEOUT WAIT,         711 ->             98858596
TIMEOUT WAIT,         712 ->             98861836
TIMEOUT WAIT,         713 ->             98865076
TIMEOUT WAIT,         714 ->             98868316
TIMEOUT WAIT,         715 ->             98871556
TIMEOUT WAIT,         716 ->             98874796
TIMEOUT WAIT,         717 ->             98878036
TIMEOUT WAIT,         718 ->             98881276
TIMEOUT WAIT,         719 ->             98884516
TIMEOUT WAIT,         720 ->             98887756
TIMEOUT WAIT,         721 ->             98890996
TIMEOUT WAIT,         722 ->             98894236
TIMEOUT WAIT,         723 ->             98897476
TIMEOUT WAIT,         724 ->             98900716
TIMEOUT WAIT,         725 ->             98903956
TIMEOUT WAIT,         726 ->             98907196
TIMEOUT WAIT,         727 ->             98910436
TIMEOUT WAIT,         728 ->             98913676
TIMEOUT WAIT,         729 ->             98916916
TIMEOUT WAIT,         730 ->             98920156
TIMEOUT WAIT,         731 ->             98923396
TIMEOUT WAIT,         732 ->             98926636
TIMEOUT WAIT,         733 ->             98929876
TIMEOUT WAIT,         734 ->             98933116
TIMEOUT WAIT,         735 ->             98936356
TIMEOUT WAIT,         736 ->             98939596
TIMEOUT WAIT,         737 ->             98942836
TIMEOUT WAIT,         738 ->             98946076
TIMEOUT WAIT,         739 ->             98949316
TIMEOUT WAIT,         740 ->             98952556
TIMEOUT WAIT,         741 ->             98955796
TIMEOUT WAIT,         742 ->             98959036
TIMEOUT WAIT,         743 ->             98962276
TIMEOUT WAIT,         744 ->             98965516
TIMEOUT WAIT,         745 ->             98968756
TIMEOUT WAIT,         746 ->             98971996
TIMEOUT WAIT,         747 ->             98975236
TIMEOUT WAIT,         748 ->             98978476
TIMEOUT WAIT,         749 ->             98981716
TIMEOUT WAIT,         750 ->             98984956
TIMEOUT WAIT,         751 ->             98988196
TIMEOUT WAIT,         752 ->             98991436
TIMEOUT WAIT,         753 ->             98994676
TIMEOUT WAIT,         754 ->             98997916
TIMEOUT WAIT,         755 ->             99001156
TIMEOUT WAIT,         756 ->             99004396
TIMEOUT WAIT,         757 ->             99007636
TIMEOUT WAIT,         758 ->             99010876
TIMEOUT WAIT,         759 ->             99014116
TIMEOUT WAIT,         760 ->             99017356
TIMEOUT WAIT,         761 ->             99020596
TIMEOUT WAIT,         762 ->             99023836
TIMEOUT WAIT,         763 ->             99027076
TIMEOUT WAIT,         764 ->             99030316
TIMEOUT WAIT,         765 ->             99033556
TIMEOUT WAIT,         766 ->             99036796
TIMEOUT WAIT,         767 ->             99040036
TIMEOUT WAIT,         768 ->             99043276
TIMEOUT WAIT,         769 ->             99046516
TIMEOUT WAIT,         770 ->             99049756
TIMEOUT WAIT,         771 ->             99052996
TIMEOUT WAIT,         772 ->             99056236
TIMEOUT WAIT,         773 ->             99059476
TIMEOUT WAIT,         774 ->             99062716
TIMEOUT WAIT,         775 ->             99065956
TIMEOUT WAIT,         776 ->             99069196
TIMEOUT WAIT,         777 ->             99072436
TIMEOUT WAIT,         778 ->             99075676
TIMEOUT WAIT,         779 ->             99078916
TIMEOUT WAIT,         780 ->             99082156
TIMEOUT WAIT,         781 ->             99085396
TIMEOUT WAIT,         782 ->             99088636
TIMEOUT WAIT,         783 ->             99091876
TIMEOUT WAIT,         784 ->             99095116
TIMEOUT WAIT,         785 ->             99098356
TIMEOUT WAIT,         786 ->             99101596
TIMEOUT WAIT,         787 ->             99104836
TIMEOUT WAIT,         788 ->             99108076
TIMEOUT WAIT,         789 ->             99111316
TIMEOUT WAIT,         790 ->             99114556
Receiving frame without parity	->	99114556
TIMEOUT WAIT,         791 ->             99117796
TIMEOUT WAIT,         792 ->             99121036
TIMEOUT WAIT,         793 ->             99124276
TIMEOUT WAIT,         794 ->             99127516
TIMEOUT WAIT,         795 ->             99130756
TIMEOUT WAIT,         796 ->             99133996
TIMEOUT WAIT,         797 ->             99137236
TIMEOUT WAIT,         798 ->             99140476
TIMEOUT WAIT,         799 ->             99143716
TIMEOUT WAIT,         800 ->             99146956
TIMEOUT WAIT,         801 ->             99150196
TIMEOUT WAIT,         802 ->             99153436
TIMEOUT WAIT,         803 ->             99156676
TIMEOUT WAIT,         804 ->             99159916
TIMEOUT WAIT,         805 ->             99163156
TIMEOUT WAIT,         806 ->             99166396
SUCCESS: STOP bit detected            99166396
addr_offst = 00            99166396
write_reg: wr_data	=	10011000
byte_en	=	0001
Update bit fields            99166396
data is 10011000

TIMEOUT WAIT,         807 ->             99169636
TIMEOUT WAIT,         808 ->             99172876
TIMEOUT WAIT,         809 ->             99176116
TIMEOUT WAIT,         810 ->             99179356
TIMEOUT WAIT,         811 ->             99182596
TIMEOUT WAIT,         812 ->             99185836
TIMEOUT WAIT,         813 ->             99189076
FRAME_COUNT =          10            99192316
PAR_VAL = 0            99192316
CHARACTER FRAME TIME =           7            99192316
CHARACTER LENGTH = 00            99192316
TIMEOUT WAIT,         814 ->             99192316
***** Starting detection on Receiver side *****99192316
TIMEOUT WAIT,         815 ->             99195556
TIMEOUT WAIT,         816 ->             99198796
TIMEOUT WAIT,         817 ->             99202036
TIMEOUT WAIT,         818 ->             99205276
TIMEOUT WAIT,         819 ->             99208516
TIMEOUT WAIT,         820 ->             99211756
TIMEOUT WAIT,         821 ->             99214996
TIMEOUT WAIT,         822 ->             99218236
SUCCESS: rx_Start bit detected after 8 cycles99218236
**** Initiate capturing frame bits ***********99218236
TIMEOUT WAIT,         823 ->             99221476
TIMEOUT WAIT,         824 ->             99224716
TIMEOUT WAIT,         825 ->             99227956
TIMEOUT WAIT,         826 ->             99231196
TIMEOUT WAIT,         827 ->             99234436
TIMEOUT WAIT,         828 ->             99237676
TIMEOUT WAIT,         829 ->             99240916
TIMEOUT WAIT,         830 ->             99244156
TIMEOUT WAIT,         831 ->             99247396
TIMEOUT WAIT,         832 ->             99250636
TIMEOUT WAIT,         833 ->             99253876
TIMEOUT WAIT,         834 ->             99257116
TIMEOUT WAIT,         835 ->             99260356
TIMEOUT WAIT,         836 ->             99263596
TIMEOUT WAIT,         837 ->             99266836
TIMEOUT WAIT,         838 ->             99270076
TIMEOUT WAIT,         839 ->             99273316
TIMEOUT WAIT,         840 ->             99276556
TIMEOUT WAIT,         841 ->             99279796
TIMEOUT WAIT,         842 ->             99283036
TIMEOUT WAIT,         843 ->             99286276
TIMEOUT WAIT,         844 ->             99289516
TIMEOUT WAIT,         845 ->             99292756
TIMEOUT WAIT,         846 ->             99295996
TIMEOUT WAIT,         847 ->             99299236
TIMEOUT WAIT,         848 ->             99302476
TIMEOUT WAIT,         849 ->             99305716
TIMEOUT WAIT,         850 ->             99308956
TIMEOUT WAIT,         851 ->             99312196
TIMEOUT WAIT,         852 ->             99315436
TIMEOUT WAIT,         853 ->             99318676
TIMEOUT WAIT,         854 ->             99321916
TIMEOUT WAIT,         855 ->             99325156
TIMEOUT WAIT,         856 ->             99328396
TIMEOUT WAIT,         857 ->             99331636
TIMEOUT WAIT,         858 ->             99334876
TIMEOUT WAIT,         859 ->             99338116
TIMEOUT WAIT,         860 ->             99341356
TIMEOUT WAIT,         861 ->             99344596
TIMEOUT WAIT,         862 ->             99347836
TIMEOUT WAIT,         863 ->             99351076
TIMEOUT WAIT,         864 ->             99354316
TIMEOUT WAIT,         865 ->             99357556
TIMEOUT WAIT,         866 ->             99360796
TIMEOUT WAIT,         867 ->             99364036
TIMEOUT WAIT,         868 ->             99367276
TIMEOUT WAIT,         869 ->             99370516
TIMEOUT WAIT,         870 ->             99373756
TIMEOUT WAIT,         871 ->             99376996
TIMEOUT WAIT,         872 ->             99380236
TIMEOUT WAIT,         873 ->             99383476
TIMEOUT WAIT,         874 ->             99386716
TIMEOUT WAIT,         875 ->             99389956
TIMEOUT WAIT,         876 ->             99393196
TIMEOUT WAIT,         877 ->             99396436
TIMEOUT WAIT,         878 ->             99399676
TIMEOUT WAIT,         879 ->             99402916
TIMEOUT WAIT,         880 ->             99406156
TIMEOUT WAIT,         881 ->             99409396
TIMEOUT WAIT,         882 ->             99412636
TIMEOUT WAIT,         883 ->             99415876
TIMEOUT WAIT,         884 ->             99419116
TIMEOUT WAIT,         885 ->             99422356
TIMEOUT WAIT,         886 ->             99425596
TIMEOUT WAIT,         887 ->             99428836
TIMEOUT WAIT,         888 ->             99432076
TIMEOUT WAIT,         889 ->             99435316
TIMEOUT WAIT,         890 ->             99438556
TIMEOUT WAIT,         891 ->             99441796
TIMEOUT WAIT,         892 ->             99445036
TIMEOUT WAIT,         893 ->             99448276
TIMEOUT WAIT,         894 ->             99451516
TIMEOUT WAIT,         895 ->             99454756
TIMEOUT WAIT,         896 ->             99457996
TIMEOUT WAIT,         897 ->             99461236
TIMEOUT WAIT,         898 ->             99464476
TIMEOUT WAIT,         899 ->             99467716
TIMEOUT WAIT,         900 ->             99470956
TIMEOUT WAIT,         901 ->             99474196
TIMEOUT WAIT,         902 ->             99477436
Receiving frame without parity	->	99477436
TIMEOUT WAIT,         903 ->             99480676
TIMEOUT WAIT,         904 ->             99483916
TIMEOUT WAIT,         905 ->             99487156
TIMEOUT WAIT,         906 ->             99490396
TIMEOUT WAIT,         907 ->             99493636
TIMEOUT WAIT,         908 ->             99496876
TIMEOUT WAIT,         909 ->             99500116
TIMEOUT WAIT,         910 ->             99503356
TIMEOUT WAIT,         911 ->             99506596
TIMEOUT WAIT,         912 ->             99509836
TIMEOUT WAIT,         913 ->             99513076
TIMEOUT WAIT,         914 ->             99516316
TIMEOUT WAIT,         915 ->             99519556
TIMEOUT WAIT,         916 ->             99522796
TIMEOUT WAIT,         917 ->             99526036
TIMEOUT WAIT,         918 ->             99529276
SUCCESS: STOP bit detected            99529276
addr_offst = 00            99529276
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields            99529276
data is 00011000

TIMEOUT WAIT,         919 ->             99532516
TIMEOUT WAIT,         920 ->             99535756
TIMEOUT WAIT,         921 ->             99538996
TIMEOUT WAIT,         922 ->             99542236
TIMEOUT WAIT,         923 ->             99545476
TIMEOUT WAIT,         924 ->             99548716
TIMEOUT WAIT,         925 ->             99551956
FRAME_COUNT =          11            99555196
PAR_VAL = 0            99555196
CHARACTER FRAME TIME =           7            99555196
CHARACTER LENGTH = 00            99555196
TIMEOUT WAIT,         926 ->             99555196
***** Starting detection on Receiver side *****99555196
TIMEOUT WAIT,         927 ->             99558436
TIMEOUT WAIT,         928 ->             99561676
TIMEOUT WAIT,         929 ->             99564916
TIMEOUT WAIT,         930 ->             99568156
TIMEOUT WAIT,         931 ->             99571396
TIMEOUT WAIT,         932 ->             99574636
TIMEOUT WAIT,         933 ->             99577876
TIMEOUT WAIT,         934 ->             99581116
SUCCESS: rx_Start bit detected after 8 cycles99581116
**** Initiate capturing frame bits ***********99581116
TIMEOUT WAIT,         935 ->             99584356
TIMEOUT WAIT,         936 ->             99587596
TIMEOUT WAIT,         937 ->             99590836
TIMEOUT WAIT,         938 ->             99594076
TIMEOUT WAIT,         939 ->             99597316
TIMEOUT WAIT,         940 ->             99600556
TIMEOUT WAIT,         941 ->             99603796
TIMEOUT WAIT,         942 ->             99607036
TIMEOUT WAIT,         943 ->             99610276
TIMEOUT WAIT,         944 ->             99613516
TIMEOUT WAIT,         945 ->             99616756
TIMEOUT WAIT,         946 ->             99619996
TIMEOUT WAIT,         947 ->             99623236
TIMEOUT WAIT,         948 ->             99626476
TIMEOUT WAIT,         949 ->             99629716
TIMEOUT WAIT,         950 ->             99632956
TIMEOUT WAIT,         951 ->             99636196
TIMEOUT WAIT,         952 ->             99639436
TIMEOUT WAIT,         953 ->             99642676
TIMEOUT WAIT,         954 ->             99645916
TIMEOUT WAIT,         955 ->             99649156
TIMEOUT WAIT,         956 ->             99652396
TIMEOUT WAIT,         957 ->             99655636
TIMEOUT WAIT,         958 ->             99658876
TIMEOUT WAIT,         959 ->             99662116
TIMEOUT WAIT,         960 ->             99665356
TIMEOUT WAIT,         961 ->             99668596
TIMEOUT WAIT,         962 ->             99671836
TIMEOUT WAIT,         963 ->             99675076
TIMEOUT WAIT,         964 ->             99678316
TIMEOUT WAIT,         965 ->             99681556
TIMEOUT WAIT,         966 ->             99684796
TIMEOUT WAIT,         967 ->             99688036
TIMEOUT WAIT,         968 ->             99691276
TIMEOUT WAIT,         969 ->             99694516
TIMEOUT WAIT,         970 ->             99697756
TIMEOUT WAIT,         971 ->             99700996
TIMEOUT WAIT,         972 ->             99704236
TIMEOUT WAIT,         973 ->             99707476
TIMEOUT WAIT,         974 ->             99710716
TIMEOUT WAIT,         975 ->             99713956
TIMEOUT WAIT,         976 ->             99717196
TIMEOUT WAIT,         977 ->             99720436
TIMEOUT WAIT,         978 ->             99723676
TIMEOUT WAIT,         979 ->             99726916
TIMEOUT WAIT,         980 ->             99730156
TIMEOUT WAIT,         981 ->             99733396
TIMEOUT WAIT,         982 ->             99736636
TIMEOUT WAIT,         983 ->             99739876
TIMEOUT WAIT,         984 ->             99743116
TIMEOUT WAIT,         985 ->             99746356
TIMEOUT WAIT,         986 ->             99749596
TIMEOUT WAIT,         987 ->             99752836
TIMEOUT WAIT,         988 ->             99756076
TIMEOUT WAIT,         989 ->             99759316
TIMEOUT WAIT,         990 ->             99762556
TIMEOUT WAIT,         991 ->             99765796
TIMEOUT WAIT,         992 ->             99769036
TIMEOUT WAIT,         993 ->             99772276
TIMEOUT WAIT,         994 ->             99775516
TIMEOUT WAIT,         995 ->             99778756
TIMEOUT WAIT,         996 ->             99781996
TIMEOUT WAIT,         997 ->             99785236
TIMEOUT WAIT,         998 ->             99788476
TIMEOUT WAIT,         999 ->             99791716
TIMEOUT WAIT,        1000 ->             99794956
TIMEOUT WAIT,        1001 ->             99798196
TIMEOUT WAIT,        1002 ->             99801436
TIMEOUT WAIT,        1003 ->             99804676
TIMEOUT WAIT,        1004 ->             99807916
TIMEOUT WAIT,        1005 ->             99811156
TIMEOUT WAIT,        1006 ->             99814396
TIMEOUT WAIT,        1007 ->             99817636
TIMEOUT WAIT,        1008 ->             99820876
TIMEOUT WAIT,        1009 ->             99824116
GEN_COUNTER =         693            99827356
Warning : Trigger level flag (LCR2) is not set in DUT : UART            99827356
TESTBENCH: DIFF_COUNTER =           1            99827356




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         692            99827470
SUCCESS APB: APB first cycle             99827521
SUCCESS APB: APB second cycle             99827621
READ: reg_val = 233            99827720
ERROR FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 11101001            99827720
ACTUAL DATA = 01100001            99827720
LSR_REG_VAL = 01100001            99827720
LSR_REG_TEMP = 01100001            99827720
IIR_REG_VAL = 11000100            99827720
IIR_REG_TEMP = 11000100            99827720
COLLECTING IIR COVERAGE            99827720
IIR[3:1] = 010            99827720
TESTBENCH: DIFF_COUNTER =           0            99827721
Receiving frame without parity	->	99840316
SUCCESS: STOP bit detected            99892156
addr_offst = 00            99892156
write_reg: wr_data	=	01111000
byte_en	=	0001
Update bit fields            99892156
data is 01111000

IIR_REG_VAL = 11001100           100980796
IIR_REG_TEMP = 11001100           100980796
COLLECTING IIR COVERAGE           100980796
IIR[3:1] = 110           100980796
GEN_COUNTER =         694           101644996
Warning : Timeout flag (LCR3,LCR2) is not set in DUT : UART           101644996
GEN_COUNTER =         695           101644996
TESTBENCH: DIFF_COUNTER =           2           101644996




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         693           101645070
SUCCESS APB: APB first cycle            101645121
SUCCESS APB: APB second cycle            101645221
READ: reg_val =  97           101645320
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           101645320
ACTUAL DATA = 01100001           101645320




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           101645321
Driver counter =         694           101645370
SUCCESS APB: APB first cycle            101645421
SUCCESS APB: APB second cycle            101645521
READ: reg_val =  97           101645620
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           101645620
ACTUAL DATA = 01100001           101645620
SUCCESS APB: APB first cycle            101645721
SUCCESS APB: APB second cycle            101645821
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01011010           101645920
ACTUAL DATA = 00010101           101645920
IIR_REG_VAL = 11000100           101645920
IIR_REG_TEMP = 11000100           101645920
COLLECTING IIR COVERAGE           101645920
IIR[3:1] = 010           101645920
TESTBENCH: DIFF_COUNTER =           0           101645921
random_object_id=          3           101648344
INFO  @ 101648344ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 101648344ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 101648344ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =          10           101648344
LCR_REG_VAL = 00000000           101648420
LCR_REG_TEMP = 00000000           101648420
LSR_REG_VAL = 01100000           101648420
LSR_REG_TEMP = 01100000           101648420
FCR_REG_VAL = 00000001           101648420
FCR_REG_TEMP = 00000001           101648420
IIR_REG_VAL = 11000001           101648420
IIR_REG_TEMP = 11000001           101648420
COLLECTING IIR COVERAGE           101648420
IIR[3:1] = 000           101648420
IER_REG_VAL = 00000000           101648420
IER_REG_TEMP = 00000000           101648420
MSR_REG_VAL = 00000000           101648420
MSR_REG_TEMP = 00000000           101648420
DLL_REG_VAL = 00000000           101648420
DLL_REG_TEMP = 00000000           101648420
DLL, DLM has changed           101648420
GEN_COUNTER =         696           101648620
Data = 10000000           101648620
Mask = 00011111           101648620
config Data = 00000101           101648620
config Data = 10000101           101648620
BAUD_VALUE =       19200
GEN_COUNTER =         697           101648620
Data = 00111100           101648620
Mask = 00000000           101648620
config Data = 11100011           101648620
config Data = 00111100           101648620
GEN_COUNTER =         698           101648620
Data = 00000000           101648620
Mask = 00000000           101648620
config Data = 01000111           101648620
config Data = 00000000           101648620
GEN_COUNTER =         699           101648620
Data = 00011111           101648620
Mask = 00011111           101648620
config Data = 10100110           101648620
config Data = 00000110           101648620
LSR[0] is not Set after Reset -> 101648620
GEN_COUNTER =         700           101648620
Data = 01011111           101648620
Mask = 01011111           101648620
config Data = 01100101           101648620
config Data = 01000101           101648620
GEN_COUNTER =         701           101648620
Data = 00000101           101648620
Mask = 11111010           101648620
config Data = 10111001           101648620
config Data = 10111101           101648620
Trigger-level = 01000000           101648620
GEN_COUNTER =         702           101648620
Data = 01000001           101648620
Mask = 00111100           101648620
config Data = 11010100           101648620
config Data = 01010101           101648620
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           7           101648620
MSR_REG_VAL = 11111011           101648620
MSR_REG_TEMP = 11111011           101648620




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7           101648720
Driver counter =         695           101648770
SUCCESS APB: APB first cycle            101648821
SUCCESS APB: APB second cycle            101648921




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            101649020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000101
DLAB = 0
addr_offst = 00           101649020
write_reg: wr_data	=	10000101
byte_en	=	0001
Update bit fields           101649020
TESTBENCH: DIFF_COUNTER =           6           101649020
LCR_REG_VAL = 10000101           101649020
LCR_REG_TEMP = 10000101           101649020
Driver counter =         696           101649070
SUCCESS APB: APB first cycle            101649121
SUCCESS APB: APB second cycle            101649221




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            101649320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           101649320
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           101649320
TESTBENCH: DIFF_COUNTER =           5           101649320
DLL_REG_VAL = 00111100           101649320
DLL_REG_TEMP = 00111100           101649320
DLL, DLM has changed           101649320
Driver counter =         697           101649370
SUCCESS APB: APB first cycle            101649421
SUCCESS APB: APB second cycle            101649521




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            101649620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           101649620
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           101649620
TESTBENCH: DIFF_COUNTER =           4           101649620
Driver counter =         698           101649670
SUCCESS APB: APB first cycle            101649721
SUCCESS APB: APB second cycle            101649821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            101649920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000110
DLAB = 1
addr_offst = 00           101649920
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields           101649920
TESTBENCH: DIFF_COUNTER =           3           101649920
LCR_REG_VAL = 00000110           101649920
LCR_REG_TEMP = 00000110           101649920
Driver counter =         699           101649970
SUCCESS APB: APB first cycle            101650021
SUCCESS APB: APB second cycle            101650121
INFO  @ 101650126ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Warning : FIFO empty




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            101650220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000101
DLAB = 0
addr_offst = 00           101650220
write_reg: wr_data	=	01000101
byte_en	=	0001
Update bit fields           101650220
TESTBENCH: DIFF_COUNTER =           2           101650220
LCR_REG_VAL = 01000101           101650220
LCR_REG_TEMP = 01000101           101650220
Driver counter =         700           101650270
SUCCESS APB: APB first cycle            101650321
SUCCESS APB: APB second cycle            101650421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            101650520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10111101
DLAB = 0
addr_offst = 00           101650520
write_reg: wr_data	=	10111101
byte_en	=	0001
Update bit fields           101650520
TESTBENCH: DIFF_COUNTER =           1           101650520
IER_REG_VAL = 00001101           101650520
IER_REG_TEMP = 00001101           101650520
IIR_REG_VAL = 11000000           101650520
IIR_REG_TEMP = 11000000           101650520
Driver counter =         701           101650570
SUCCESS APB: APB first cycle            101650621
SUCCESS APB: APB second cycle            101650721
Updating Regmap at            101650820
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01010101
DLAB = 0
addr_offst = 00           101650820
write_reg: wr_data	=	01010101
byte_en	=	0001
Update bit fields           101650820
TESTBENCH: DIFF_COUNTER =           0           101650820
FCR_REG_VAL = 01000101           101650820
FCR_REG_TEMP = 01000101           101650820
REGMAP: CHAR_LENGTH =           9           101650820
TESTCASE TRIGGER_DEPTH =           4           101650820
TIMEOUT WAIT,           1 ->            101650820
FRAME_COUNT =           1           101650820
PAR_VAL = 1           101650820
CHARACTER FRAME TIME =           9           101650820
CHARACTER LENGTH = 01           101650820
***** Starting detection on Receiver side *****101650820
TIMEOUT WAIT,           2 ->            101652934
TIMEOUT WAIT,           3 ->            101656174
TIMEOUT WAIT,           4 ->            101659414
TIMEOUT WAIT,           5 ->            101662654
TIMEOUT WAIT,           6 ->            101665894
TIMEOUT WAIT,           7 ->            101669134
TIMEOUT WAIT,           8 ->            101672374
SUCCESS: tx_Start bit detected after 8 cycles101675614
INFO  @ 101675614ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TIMEOUT WAIT,           9 ->            101675614
SUCCESS: rx_Start bit detected after 8 cycles101675614
**** Initiate capturing frame bits ***********101675614
TIMEOUT WAIT,          10 ->            101678854
TIMEOUT WAIT,          11 ->            101682094
TIMEOUT WAIT,          12 ->            101685334
TIMEOUT WAIT,          13 ->            101688574
TIMEOUT WAIT,          14 ->            101691814
TIMEOUT WAIT,          15 ->            101695054
TIMEOUT WAIT,          16 ->            101698294
TIMEOUT WAIT,          17 ->            101701534
TIMEOUT WAIT,          18 ->            101704774
TIMEOUT WAIT,          19 ->            101708014
TIMEOUT WAIT,          20 ->            101711254
TIMEOUT WAIT,          21 ->            101714494
TIMEOUT WAIT,          22 ->            101717734
TIMEOUT WAIT,          23 ->            101720974
TIMEOUT WAIT,          24 ->            101724214
TIMEOUT WAIT,          25 ->            101727454
TIMEOUT WAIT,          26 ->            101730694
TIMEOUT WAIT,          27 ->            101733934
TIMEOUT WAIT,          28 ->            101737174
TIMEOUT WAIT,          29 ->            101740414
TIMEOUT WAIT,          30 ->            101743654
TIMEOUT WAIT,          31 ->            101746894
TIMEOUT WAIT,          32 ->            101750134
TIMEOUT WAIT,          33 ->            101753374
TIMEOUT WAIT,          34 ->            101756614
TIMEOUT WAIT,          35 ->            101759854
TIMEOUT WAIT,          36 ->            101763094
TIMEOUT WAIT,          37 ->            101766334
TIMEOUT WAIT,          38 ->            101769574
TIMEOUT WAIT,          39 ->            101772814
TIMEOUT WAIT,          40 ->            101776054
TIMEOUT WAIT,          41 ->            101779294
TIMEOUT WAIT,          42 ->            101782534
TIMEOUT WAIT,          43 ->            101785774
TIMEOUT WAIT,          44 ->            101789014
TIMEOUT WAIT,          45 ->            101792254
TIMEOUT WAIT,          46 ->            101795494
TIMEOUT WAIT,          47 ->            101798734
TIMEOUT WAIT,          48 ->            101801974
TIMEOUT WAIT,          49 ->            101805214
TIMEOUT WAIT,          50 ->            101808454
TIMEOUT WAIT,          51 ->            101811694
TIMEOUT WAIT,          52 ->            101814934
TIMEOUT WAIT,          53 ->            101818174
TIMEOUT WAIT,          54 ->            101821414
TIMEOUT WAIT,          55 ->            101824654
TIMEOUT WAIT,          56 ->            101827894
TIMEOUT WAIT,          57 ->            101831134
TIMEOUT WAIT,          58 ->            101834374
TIMEOUT WAIT,          59 ->            101837614
TIMEOUT WAIT,          60 ->            101840854
TIMEOUT WAIT,          61 ->            101844094
TIMEOUT WAIT,          62 ->            101847334
TIMEOUT WAIT,          63 ->            101850574
TIMEOUT WAIT,          64 ->            101853814
TIMEOUT WAIT,          65 ->            101857054
TIMEOUT WAIT,          66 ->            101860294
TIMEOUT WAIT,          67 ->            101863534
TIMEOUT WAIT,          68 ->            101866774
TIMEOUT WAIT,          69 ->            101870014
TIMEOUT WAIT,          70 ->            101873254
TIMEOUT WAIT,          71 ->            101876494
TIMEOUT WAIT,          72 ->            101879734
TIMEOUT WAIT,          73 ->            101882974
TIMEOUT WAIT,          74 ->            101886214
TIMEOUT WAIT,          75 ->            101889454
TIMEOUT WAIT,          76 ->            101892694
TIMEOUT WAIT,          77 ->            101895934
TIMEOUT WAIT,          78 ->            101899174
TIMEOUT WAIT,          79 ->            101902414
TIMEOUT WAIT,          80 ->            101905654
TIMEOUT WAIT,          81 ->            101908894
TIMEOUT WAIT,          82 ->            101912134
TIMEOUT WAIT,          83 ->            101915374
TIMEOUT WAIT,          84 ->            101918614
TIMEOUT WAIT,          85 ->            101921854
TIMEOUT WAIT,          86 ->            101925094
TIMEOUT WAIT,          87 ->            101928334
TIMEOUT WAIT,          88 ->            101931574
TIMEOUT WAIT,          89 ->            101934814
TIMEOUT WAIT,          90 ->            101938054
TIMEOUT WAIT,          91 ->            101941294
TIMEOUT WAIT,          92 ->            101944534
TIMEOUT WAIT,          93 ->            101947774
TIMEOUT WAIT,          94 ->            101951014
TIMEOUT WAIT,          95 ->            101954254
TIMEOUT WAIT,          96 ->            101957494
TIMEOUT WAIT,          97 ->            101960734
TIMEOUT WAIT,          98 ->            101963974
TIMEOUT WAIT,          99 ->            101967214
TIMEOUT WAIT,         100 ->            101970454
TIMEOUT WAIT,         101 ->            101973694
TIMEOUT WAIT,         102 ->            101976934
TIMEOUT WAIT,         103 ->            101980174
TIMEOUT WAIT,         104 ->            101983414
TIMEOUT WAIT,         105 ->            101986654
TRANSMISSION without parity ->            101986654
Receiving frame without parity	->	101986654
TIMEOUT WAIT,         106 ->            101989894
TIMEOUT WAIT,         107 ->            101993134
TIMEOUT WAIT,         108 ->            101996374
TIMEOUT WAIT,         109 ->            101999614
TIMEOUT WAIT,         110 ->            102002854
TIMEOUT WAIT,         111 ->            102006094
TIMEOUT WAIT,         112 ->            102009334
TIMEOUT WAIT,         113 ->            102012574
TIMEOUT WAIT,         114 ->            102015814
TIMEOUT WAIT,         115 ->            102019054
TIMEOUT WAIT,         116 ->            102022294
TIMEOUT WAIT,         117 ->            102025534
TIMEOUT WAIT,         118 ->            102028774
TIMEOUT WAIT,         119 ->            102032014
TIMEOUT WAIT,         120 ->            102035254
TIMEOUT WAIT,         121 ->            102038494
TIMEOUT WAIT,         122 ->            102041734
TIMEOUT WAIT,         123 ->            102044974
TIMEOUT WAIT,         124 ->            102048214
TIMEOUT WAIT,         125 ->            102051454
TIMEOUT WAIT,         126 ->            102054694
TIMEOUT WAIT,         127 ->            102057934
TIMEOUT WAIT,         128 ->            102061174
TIMEOUT WAIT,         129 ->            102064414
TIMEOUT WAIT,         130 ->            102067654
TIMEOUT WAIT,         131 ->            102070894
TIMEOUT WAIT,         132 ->            102074134
TIMEOUT WAIT,         133 ->            102077374
TIMEOUT WAIT,         134 ->            102080614
TIMEOUT WAIT,         135 ->            102083854
TIMEOUT WAIT,         136 ->            102087094
TIMEOUT WAIT,         137 ->            102090334
INFO  @ 102090334ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:ERROR: FRAMING ERROR detected
SUCCESS: STOP bit detected           102090334
addr_offst = 00           102090334
write_reg: wr_data	=	01111100
byte_en	=	0001
Update bit fields           102090334
data is 01111100

LSR_REG_VAL = 01100001           102090388
LSR_REG_TEMP = 01100001           102090388
TIMEOUT WAIT,         138 ->            102093574
TIMEOUT WAIT,         139 ->            102096814
TIMEOUT WAIT,         140 ->            102100054
TIMEOUT WAIT,         141 ->            102103294
TIMEOUT WAIT,         142 ->            102106534
TIMEOUT WAIT,         143 ->            102109774
TIMEOUT WAIT,         144 ->            102113014
TIMEOUT WAIT,         145 ->            102116254
FRAME_COUNT =           2           102116254
PAR_VAL = 1           102116254
CHARACTER FRAME TIME =           9           102116254
CHARACTER LENGTH = 01           102116254
INFO  @ 102116254ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: IGNORE PARITY BIT: STOP NOT DETECTED
***** Starting detection on Receiver side *****102116254
TIMEOUT WAIT,         146 ->            102119494
TIMEOUT WAIT,         147 ->            102122734
TIMEOUT WAIT,         148 ->            102125974
TIMEOUT WAIT,         149 ->            102129214
TIMEOUT WAIT,         150 ->            102132454
TIMEOUT WAIT,         151 ->            102135694
TIMEOUT WAIT,         152 ->            102138934
TIMEOUT WAIT,         153 ->            102142174
SUCCESS: rx_Start bit detected after 8 cycles102142174
**** Initiate capturing frame bits ***********102142174
TIMEOUT WAIT,         154 ->            102145414
TIMEOUT WAIT,         155 ->            102148654
TIMEOUT WAIT,         156 ->            102151894
TIMEOUT WAIT,         157 ->            102155134
TIMEOUT WAIT,         158 ->            102158374
TIMEOUT WAIT,         159 ->            102161614
TIMEOUT WAIT,         160 ->            102164854
TIMEOUT WAIT,         161 ->            102168094
TIMEOUT WAIT,         162 ->            102171334
TIMEOUT WAIT,         163 ->            102174574
TIMEOUT WAIT,         164 ->            102177814
TIMEOUT WAIT,         165 ->            102181054
TIMEOUT WAIT,         166 ->            102184294
TIMEOUT WAIT,         167 ->            102187534
TIMEOUT WAIT,         168 ->            102190774
TIMEOUT WAIT,         169 ->            102194014
TIMEOUT WAIT,         170 ->            102197254
TIMEOUT WAIT,         171 ->            102200494
TIMEOUT WAIT,         172 ->            102203734
TIMEOUT WAIT,         173 ->            102206974
TIMEOUT WAIT,         174 ->            102210214
TIMEOUT WAIT,         175 ->            102213454
TIMEOUT WAIT,         176 ->            102216694
TIMEOUT WAIT,         177 ->            102219934
TIMEOUT WAIT,         178 ->            102223174
TIMEOUT WAIT,         179 ->            102226414
TIMEOUT WAIT,         180 ->            102229654
TIMEOUT WAIT,         181 ->            102232894
TIMEOUT WAIT,         182 ->            102236134
TIMEOUT WAIT,         183 ->            102239374
TIMEOUT WAIT,         184 ->            102242614
TIMEOUT WAIT,         185 ->            102245854
TIMEOUT WAIT,         186 ->            102249094
TIMEOUT WAIT,         187 ->            102252334
TIMEOUT WAIT,         188 ->            102255574
TIMEOUT WAIT,         189 ->            102258814
TIMEOUT WAIT,         190 ->            102262054
TIMEOUT WAIT,         191 ->            102265294
TIMEOUT WAIT,         192 ->            102268534
TIMEOUT WAIT,         193 ->            102271774
TIMEOUT WAIT,         194 ->            102275014
TIMEOUT WAIT,         195 ->            102278254
TIMEOUT WAIT,         196 ->            102281494
TIMEOUT WAIT,         197 ->            102284734
TIMEOUT WAIT,         198 ->            102287974
TIMEOUT WAIT,         199 ->            102291214
TIMEOUT WAIT,         200 ->            102294454
TIMEOUT WAIT,         201 ->            102297694
TIMEOUT WAIT,         202 ->            102300934
TIMEOUT WAIT,         203 ->            102304174
TIMEOUT WAIT,         204 ->            102307414
TIMEOUT WAIT,         205 ->            102310654
TIMEOUT WAIT,         206 ->            102313894
TIMEOUT WAIT,         207 ->            102317134
TIMEOUT WAIT,         208 ->            102320374
TIMEOUT WAIT,         209 ->            102323614
TIMEOUT WAIT,         210 ->            102326854
TIMEOUT WAIT,         211 ->            102330094
TIMEOUT WAIT,         212 ->            102333334
TIMEOUT WAIT,         213 ->            102336574
TIMEOUT WAIT,         214 ->            102339814
TIMEOUT WAIT,         215 ->            102343054
TIMEOUT WAIT,         216 ->            102346294
TIMEOUT WAIT,         217 ->            102349534
TIMEOUT WAIT,         218 ->            102352774
TIMEOUT WAIT,         219 ->            102356014
TIMEOUT WAIT,         220 ->            102359254
TIMEOUT WAIT,         221 ->            102362494
TIMEOUT WAIT,         222 ->            102365734
TIMEOUT WAIT,         223 ->            102368974
TIMEOUT WAIT,         224 ->            102372214
TIMEOUT WAIT,         225 ->            102375454
TIMEOUT WAIT,         226 ->            102378694
TIMEOUT WAIT,         227 ->            102381934
TIMEOUT WAIT,         228 ->            102385174
TIMEOUT WAIT,         229 ->            102388414
TIMEOUT WAIT,         230 ->            102391654
TIMEOUT WAIT,         231 ->            102394894
TIMEOUT WAIT,         232 ->            102398134
TIMEOUT WAIT,         233 ->            102401374
TIMEOUT WAIT,         234 ->            102404614
TIMEOUT WAIT,         235 ->            102407854
TIMEOUT WAIT,         236 ->            102411094
TIMEOUT WAIT,         237 ->            102414334
TIMEOUT WAIT,         238 ->            102417574
TIMEOUT WAIT,         239 ->            102420814
TIMEOUT WAIT,         240 ->            102424054
TIMEOUT WAIT,         241 ->            102427294
TIMEOUT WAIT,         242 ->            102430534
TIMEOUT WAIT,         243 ->            102433774
TIMEOUT WAIT,         244 ->            102437014
TIMEOUT WAIT,         245 ->            102440254
TIMEOUT WAIT,         246 ->            102443494
TIMEOUT WAIT,         247 ->            102446734
TIMEOUT WAIT,         248 ->            102449974
TIMEOUT WAIT,         249 ->            102453214
Receiving frame without parity	->	102453214
TIMEOUT WAIT,         250 ->            102456454
TIMEOUT WAIT,         251 ->            102459694
TIMEOUT WAIT,         252 ->            102462934
TIMEOUT WAIT,         253 ->            102466174
TIMEOUT WAIT,         254 ->            102469414
TIMEOUT WAIT,         255 ->            102472654
TIMEOUT WAIT,         256 ->            102475894
TIMEOUT WAIT,         257 ->            102479134
TIMEOUT WAIT,         258 ->            102482374
TIMEOUT WAIT,         259 ->            102485614
TIMEOUT WAIT,         260 ->            102488854
TIMEOUT WAIT,         261 ->            102492094
TIMEOUT WAIT,         262 ->            102495334
TIMEOUT WAIT,         263 ->            102498574
TIMEOUT WAIT,         264 ->            102501814
TIMEOUT WAIT,         265 ->            102505054
TIMEOUT WAIT,         266 ->            102508294
TIMEOUT WAIT,         267 ->            102511534
TIMEOUT WAIT,         268 ->            102514774
TIMEOUT WAIT,         269 ->            102518014
TIMEOUT WAIT,         270 ->            102521254
TIMEOUT WAIT,         271 ->            102524494
TIMEOUT WAIT,         272 ->            102527734
TIMEOUT WAIT,         273 ->            102530974
TIMEOUT WAIT,         274 ->            102534214
TIMEOUT WAIT,         275 ->            102537454
TIMEOUT WAIT,         276 ->            102540694
TIMEOUT WAIT,         277 ->            102543934
TIMEOUT WAIT,         278 ->            102547174
TIMEOUT WAIT,         279 ->            102550414
TIMEOUT WAIT,         280 ->            102553654
TIMEOUT WAIT,         281 ->            102556894
SUCCESS: STOP bit detected           102556894
addr_offst = 00           102556894
write_reg: wr_data	=	00010000
byte_en	=	0001
Update bit fields           102556894
data is 00010000

TIMEOUT WAIT,         282 ->            102560134
TIMEOUT WAIT,         283 ->            102563374
TIMEOUT WAIT,         284 ->            102566614
TIMEOUT WAIT,         285 ->            102569854
TIMEOUT WAIT,         286 ->            102573094
TIMEOUT WAIT,         287 ->            102576334
TIMEOUT WAIT,         288 ->            102579574
TIMEOUT WAIT,         289 ->            102582814
FRAME_COUNT =           3           102582814
PAR_VAL = 1           102582814
CHARACTER FRAME TIME =           9           102582814
CHARACTER LENGTH = 01           102582814
***** Starting detection on Receiver side *****102582814
TIMEOUT WAIT,         290 ->            102586054
TIMEOUT WAIT,         291 ->            102589294
TIMEOUT WAIT,         292 ->            102592534
TIMEOUT WAIT,         293 ->            102595774
TIMEOUT WAIT,         294 ->            102599014
TIMEOUT WAIT,         295 ->            102602254
TIMEOUT WAIT,         296 ->            102605494
TIMEOUT WAIT,         297 ->            102608734
SUCCESS: rx_Start bit detected after 8 cycles102608734
**** Initiate capturing frame bits ***********102608734
TIMEOUT WAIT,         298 ->            102611974
TIMEOUT WAIT,         299 ->            102615214
TIMEOUT WAIT,         300 ->            102618454
TIMEOUT WAIT,         301 ->            102621694
TIMEOUT WAIT,         302 ->            102624934
TIMEOUT WAIT,         303 ->            102628174
TIMEOUT WAIT,         304 ->            102631414
TIMEOUT WAIT,         305 ->            102634654
TIMEOUT WAIT,         306 ->            102637894
TIMEOUT WAIT,         307 ->            102641134
TIMEOUT WAIT,         308 ->            102644374
TIMEOUT WAIT,         309 ->            102647614
TIMEOUT WAIT,         310 ->            102650854
TIMEOUT WAIT,         311 ->            102654094
TIMEOUT WAIT,         312 ->            102657334
TIMEOUT WAIT,         313 ->            102660574
TIMEOUT WAIT,         314 ->            102663814
TIMEOUT WAIT,         315 ->            102667054
TIMEOUT WAIT,         316 ->            102670294
TIMEOUT WAIT,         317 ->            102673534
TIMEOUT WAIT,         318 ->            102676774
TIMEOUT WAIT,         319 ->            102680014
TIMEOUT WAIT,         320 ->            102683254
TIMEOUT WAIT,         321 ->            102686494
TIMEOUT WAIT,         322 ->            102689734
TIMEOUT WAIT,         323 ->            102692974
TIMEOUT WAIT,         324 ->            102696214
TIMEOUT WAIT,         325 ->            102699454
TIMEOUT WAIT,         326 ->            102702694
TIMEOUT WAIT,         327 ->            102705934
TIMEOUT WAIT,         328 ->            102709174
TIMEOUT WAIT,         329 ->            102712414
TIMEOUT WAIT,         330 ->            102715654
TIMEOUT WAIT,         331 ->            102718894
TIMEOUT WAIT,         332 ->            102722134
TIMEOUT WAIT,         333 ->            102725374
TIMEOUT WAIT,         334 ->            102728614
TIMEOUT WAIT,         335 ->            102731854
TIMEOUT WAIT,         336 ->            102735094
TIMEOUT WAIT,         337 ->            102738334
TIMEOUT WAIT,         338 ->            102741574
TIMEOUT WAIT,         339 ->            102744814
TIMEOUT WAIT,         340 ->            102748054
TIMEOUT WAIT,         341 ->            102751294
TIMEOUT WAIT,         342 ->            102754534
TIMEOUT WAIT,         343 ->            102757774
TIMEOUT WAIT,         344 ->            102761014
TIMEOUT WAIT,         345 ->            102764254
TIMEOUT WAIT,         346 ->            102767494
TIMEOUT WAIT,         347 ->            102770734
TIMEOUT WAIT,         348 ->            102773974
TIMEOUT WAIT,         349 ->            102777214
TIMEOUT WAIT,         350 ->            102780454
TIMEOUT WAIT,         351 ->            102783694
TIMEOUT WAIT,         352 ->            102786934
TIMEOUT WAIT,         353 ->            102790174
TIMEOUT WAIT,         354 ->            102793414
TIMEOUT WAIT,         355 ->            102796654
TIMEOUT WAIT,         356 ->            102799894
TIMEOUT WAIT,         357 ->            102803134
TIMEOUT WAIT,         358 ->            102806374
TIMEOUT WAIT,         359 ->            102809614
TIMEOUT WAIT,         360 ->            102812854
TIMEOUT WAIT,         361 ->            102816094
TIMEOUT WAIT,         362 ->            102819334
TIMEOUT WAIT,         363 ->            102822574
TIMEOUT WAIT,         364 ->            102825814
TIMEOUT WAIT,         365 ->            102829054
TIMEOUT WAIT,         366 ->            102832294
TIMEOUT WAIT,         367 ->            102835534
TIMEOUT WAIT,         368 ->            102838774
TIMEOUT WAIT,         369 ->            102842014
TIMEOUT WAIT,         370 ->            102845254
TIMEOUT WAIT,         371 ->            102848494
TIMEOUT WAIT,         372 ->            102851734
TIMEOUT WAIT,         373 ->            102854974
TIMEOUT WAIT,         374 ->            102858214
TIMEOUT WAIT,         375 ->            102861454
TIMEOUT WAIT,         376 ->            102864694
TIMEOUT WAIT,         377 ->            102867934
TIMEOUT WAIT,         378 ->            102871174
TIMEOUT WAIT,         379 ->            102874414
TIMEOUT WAIT,         380 ->            102877654
TIMEOUT WAIT,         381 ->            102880894
TIMEOUT WAIT,         382 ->            102884134
TIMEOUT WAIT,         383 ->            102887374
TIMEOUT WAIT,         384 ->            102890614
TIMEOUT WAIT,         385 ->            102893854
TIMEOUT WAIT,         386 ->            102897094
TIMEOUT WAIT,         387 ->            102900334
TIMEOUT WAIT,         388 ->            102903574
TIMEOUT WAIT,         389 ->            102906814
TIMEOUT WAIT,         390 ->            102910054
TIMEOUT WAIT,         391 ->            102913294
TIMEOUT WAIT,         392 ->            102916534
TIMEOUT WAIT,         393 ->            102919774
Receiving frame without parity	->	102919774
TIMEOUT WAIT,         394 ->            102923014
TIMEOUT WAIT,         395 ->            102926254
TIMEOUT WAIT,         396 ->            102929494
TIMEOUT WAIT,         397 ->            102932734
TIMEOUT WAIT,         398 ->            102935974
TIMEOUT WAIT,         399 ->            102939214
TIMEOUT WAIT,         400 ->            102942454
TIMEOUT WAIT,         401 ->            102945694
TIMEOUT WAIT,         402 ->            102948934
TIMEOUT WAIT,         403 ->            102952174
TIMEOUT WAIT,         404 ->            102955414
TIMEOUT WAIT,         405 ->            102958654
TIMEOUT WAIT,         406 ->            102961894
TIMEOUT WAIT,         407 ->            102965134
TIMEOUT WAIT,         408 ->            102968374
TIMEOUT WAIT,         409 ->            102971614
TIMEOUT WAIT,         410 ->            102974854
TIMEOUT WAIT,         411 ->            102978094
TIMEOUT WAIT,         412 ->            102981334
TIMEOUT WAIT,         413 ->            102984574
TIMEOUT WAIT,         414 ->            102987814
TIMEOUT WAIT,         415 ->            102991054
TIMEOUT WAIT,         416 ->            102994294
TIMEOUT WAIT,         417 ->            102997534
TIMEOUT WAIT,         418 ->            103000774
TIMEOUT WAIT,         419 ->            103004014
TIMEOUT WAIT,         420 ->            103007254
TIMEOUT WAIT,         421 ->            103010494
TIMEOUT WAIT,         422 ->            103013734
TIMEOUT WAIT,         423 ->            103016974
TIMEOUT WAIT,         424 ->            103020214
TIMEOUT WAIT,         425 ->            103023454
SUCCESS: STOP bit detected           103023454
addr_offst = 00           103023454
write_reg: wr_data	=	11011100
byte_en	=	0001
Update bit fields           103023454
data is 11011100

TIMEOUT WAIT,         426 ->            103026694
TIMEOUT WAIT,         427 ->            103029934
TIMEOUT WAIT,         428 ->            103033174
TIMEOUT WAIT,         429 ->            103036414
TIMEOUT WAIT,         430 ->            103039654
TIMEOUT WAIT,         431 ->            103042894
TIMEOUT WAIT,         432 ->            103046134
TIMEOUT WAIT,         433 ->            103049374
FRAME_COUNT =           4           103049374
PAR_VAL = 1           103049374
CHARACTER FRAME TIME =           9           103049374
CHARACTER LENGTH = 01           103049374
***** Starting detection on Receiver side *****103049374
TIMEOUT WAIT,         434 ->            103052614
TIMEOUT WAIT,         435 ->            103055854
TIMEOUT WAIT,         436 ->            103059094
TIMEOUT WAIT,         437 ->            103062334
TIMEOUT WAIT,         438 ->            103065574
TIMEOUT WAIT,         439 ->            103068814
TIMEOUT WAIT,         440 ->            103072054
TIMEOUT WAIT,         441 ->            103075294
SUCCESS: rx_Start bit detected after 8 cycles103075294
**** Initiate capturing frame bits ***********103075294
TIMEOUT WAIT,         442 ->            103078534
TIMEOUT WAIT,         443 ->            103081774
TIMEOUT WAIT,         444 ->            103085014
TIMEOUT WAIT,         445 ->            103088254
TIMEOUT WAIT,         446 ->            103091494
TIMEOUT WAIT,         447 ->            103094734
TIMEOUT WAIT,         448 ->            103097974
TIMEOUT WAIT,         449 ->            103101214
TIMEOUT WAIT,         450 ->            103104454
TIMEOUT WAIT,         451 ->            103107694
TIMEOUT WAIT,         452 ->            103110934
TIMEOUT WAIT,         453 ->            103114174
TIMEOUT WAIT,         454 ->            103117414
TIMEOUT WAIT,         455 ->            103120654
TIMEOUT WAIT,         456 ->            103123894
TIMEOUT WAIT,         457 ->            103127134
TIMEOUT WAIT,         458 ->            103130374
TIMEOUT WAIT,         459 ->            103133614
TIMEOUT WAIT,         460 ->            103136854
TIMEOUT WAIT,         461 ->            103140094
TIMEOUT WAIT,         462 ->            103143334
TIMEOUT WAIT,         463 ->            103146574
TIMEOUT WAIT,         464 ->            103149814
TIMEOUT WAIT,         465 ->            103153054
TIMEOUT WAIT,         466 ->            103156294
TIMEOUT WAIT,         467 ->            103159534
TIMEOUT WAIT,         468 ->            103162774
TIMEOUT WAIT,         469 ->            103166014
TIMEOUT WAIT,         470 ->            103169254
TIMEOUT WAIT,         471 ->            103172494
TIMEOUT WAIT,         472 ->            103175734
TIMEOUT WAIT,         473 ->            103178974
TIMEOUT WAIT,         474 ->            103182214
TIMEOUT WAIT,         475 ->            103185454
TIMEOUT WAIT,         476 ->            103188694
TIMEOUT WAIT,         477 ->            103191934
TIMEOUT WAIT,         478 ->            103195174
TIMEOUT WAIT,         479 ->            103198414
TIMEOUT WAIT,         480 ->            103201654
TIMEOUT WAIT,         481 ->            103204894
TIMEOUT WAIT,         482 ->            103208134
TIMEOUT WAIT,         483 ->            103211374
TIMEOUT WAIT,         484 ->            103214614
TIMEOUT WAIT,         485 ->            103217854
TIMEOUT WAIT,         486 ->            103221094
TIMEOUT WAIT,         487 ->            103224334
TIMEOUT WAIT,         488 ->            103227574
TIMEOUT WAIT,         489 ->            103230814
TIMEOUT WAIT,         490 ->            103234054
TIMEOUT WAIT,         491 ->            103237294
TIMEOUT WAIT,         492 ->            103240534
TIMEOUT WAIT,         493 ->            103243774
TIMEOUT WAIT,         494 ->            103247014
TIMEOUT WAIT,         495 ->            103250254
TIMEOUT WAIT,         496 ->            103253494
TIMEOUT WAIT,         497 ->            103256734
TIMEOUT WAIT,         498 ->            103259974
TIMEOUT WAIT,         499 ->            103263214
TIMEOUT WAIT,         500 ->            103266454
TIMEOUT WAIT,         501 ->            103269694
TIMEOUT WAIT,         502 ->            103272934
TIMEOUT WAIT,         503 ->            103276174
TIMEOUT WAIT,         504 ->            103279414
TIMEOUT WAIT,         505 ->            103282654
TIMEOUT WAIT,         506 ->            103285894
TIMEOUT WAIT,         507 ->            103289134
TIMEOUT WAIT,         508 ->            103292374
TIMEOUT WAIT,         509 ->            103295614
TIMEOUT WAIT,         510 ->            103298854
TIMEOUT WAIT,         511 ->            103302094
TIMEOUT WAIT,         512 ->            103305334
TIMEOUT WAIT,         513 ->            103308574
TIMEOUT WAIT,         514 ->            103311814
TIMEOUT WAIT,         515 ->            103315054
TIMEOUT WAIT,         516 ->            103318294
TIMEOUT WAIT,         517 ->            103321534
TIMEOUT WAIT,         518 ->            103324774
TIMEOUT WAIT,         519 ->            103328014
TIMEOUT WAIT,         520 ->            103331254
TIMEOUT WAIT,         521 ->            103334494
TIMEOUT WAIT,         522 ->            103337734
TIMEOUT WAIT,         523 ->            103340974
TIMEOUT WAIT,         524 ->            103344214
TIMEOUT WAIT,         525 ->            103347454
TIMEOUT WAIT,         526 ->            103350694
TIMEOUT WAIT,         527 ->            103353934
TIMEOUT WAIT,         528 ->            103357174
TIMEOUT WAIT,         529 ->            103360414
TIMEOUT WAIT,         530 ->            103363654
TIMEOUT WAIT,         531 ->            103366894
TIMEOUT WAIT,         532 ->            103370134
TIMEOUT WAIT,         533 ->            103373374
TIMEOUT WAIT,         534 ->            103376614
TIMEOUT WAIT,         535 ->            103379854
TIMEOUT WAIT,         536 ->            103383094
TIMEOUT WAIT,         537 ->            103386334
Receiving frame without parity	->	103386334
TIMEOUT WAIT,         538 ->            103389574
TIMEOUT WAIT,         539 ->            103392814
TIMEOUT WAIT,         540 ->            103396054
TIMEOUT WAIT,         541 ->            103399294
TIMEOUT WAIT,         542 ->            103402534
TIMEOUT WAIT,         543 ->            103405774
TIMEOUT WAIT,         544 ->            103409014
TIMEOUT WAIT,         545 ->            103412254
TIMEOUT WAIT,         546 ->            103415494
TIMEOUT WAIT,         547 ->            103418734
TIMEOUT WAIT,         548 ->            103421974
TIMEOUT WAIT,         549 ->            103425214
TIMEOUT WAIT,         550 ->            103428454
TIMEOUT WAIT,         551 ->            103431694
TIMEOUT WAIT,         552 ->            103434934
TIMEOUT WAIT,         553 ->            103438174
TIMEOUT WAIT,         554 ->            103441414
TIMEOUT WAIT,         555 ->            103444654
TIMEOUT WAIT,         556 ->            103447894
TIMEOUT WAIT,         557 ->            103451134
TIMEOUT WAIT,         558 ->            103454374
TIMEOUT WAIT,         559 ->            103457614
TIMEOUT WAIT,         560 ->            103460854
TIMEOUT WAIT,         561 ->            103464094
TIMEOUT WAIT,         562 ->            103467334
TIMEOUT WAIT,         563 ->            103470574
TIMEOUT WAIT,         564 ->            103473814
TIMEOUT WAIT,         565 ->            103477054
TIMEOUT WAIT,         566 ->            103480294
TIMEOUT WAIT,         567 ->            103483534
TIMEOUT WAIT,         568 ->            103486774
TIMEOUT WAIT,         569 ->            103490014
SUCCESS: STOP bit detected           103490014
addr_offst = 00           103490014
write_reg: wr_data	=	00101100
byte_en	=	0001
Update bit fields           103490014
data is 00101100

IIR_REG_VAL = 11000100           103490014
IIR_REG_TEMP = 11000100           103490014
COLLECTING IIR COVERAGE           103490014
IIR[3:1] = 010           103490014
TIMEOUT WAIT,         570 ->            103493254
TIMEOUT WAIT,         571 ->            103496494
TIMEOUT WAIT,         572 ->            103499734
TIMEOUT WAIT,         573 ->            103502974
TIMEOUT WAIT,         574 ->            103506214
TIMEOUT WAIT,         575 ->            103509454
TIMEOUT WAIT,         576 ->            103512694
TIMEOUT WAIT,         577 ->            103515934
FRAME_COUNT =           5           103515934
PAR_VAL = 1           103515934
CHARACTER FRAME TIME =           9           103515934
CHARACTER LENGTH = 01           103515934
***** Starting detection on Receiver side *****103515934
GEN_COUNTER =         703           103519174
Trigger Level interrupt detected successfully           103519174
TESTBENCH: DIFF_COUNTER =           1           103519174




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         702           103519270
SUCCESS APB: APB first cycle            103519321
SUCCESS APB: APB second cycle            103519421
READ: reg_val =  97           103519520
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           103519520
ACTUAL DATA = 01100001           103519520
TESTBENCH: DIFF_COUNTER =           0           103519521
SUCCESS: rx_Start bit detected after 8 cycles103541854
**** Initiate capturing frame bits ***********103541854
Receiving frame without parity	->	103852894
SUCCESS: STOP bit detected           103956574
addr_offst = 00           103956574
write_reg: wr_data	=	10011000
byte_en	=	0001
Update bit fields           103956574
data is 10011000

IIR_REG_VAL = 11001100           105356254
IIR_REG_TEMP = 11001100           105356254
COLLECTING IIR COVERAGE           105356254
IIR[3:1] = 110           105356254
GEN_COUNTER =         704           105855214
Warning : Timeout flag (LCR3,LCR2) is not set in DUT : UART           105855214
GEN_COUNTER =         705           105855214
TESTBENCH: DIFF_COUNTER =           2           105855214




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         703           105855270
SUCCESS APB: APB first cycle            105855321
SUCCESS APB: APB second cycle            105855421
READ: reg_val =  97           105855520
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           105855520
ACTUAL DATA = 01100001           105855520




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           105855521
Driver counter =         704           105855570
SUCCESS APB: APB first cycle            105855621
SUCCESS APB: APB second cycle            105855721
READ: reg_val =  97           105855820
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           105855820
ACTUAL DATA = 01100001           105855820
SUCCESS APB: APB first cycle            105855921
SUCCESS APB: APB second cycle            105856021
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01111100           105856120
ACTUAL DATA = 00011111           105856120
IIR_REG_VAL = 11000100           105856120
IIR_REG_TEMP = 11000100           105856120
COLLECTING IIR COVERAGE           105856120
IIR[3:1] = 010           105856120
TESTBENCH: DIFF_COUNTER =           0           105856121
random_object_id=          0           105858562
INFO  @ 105858562ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          0
QUEUE_SIZE =          11           105858562
LCR_REG_VAL = 00000000           105858620
LCR_REG_TEMP = 00000000           105858620
LSR_REG_VAL = 01100000           105858620
LSR_REG_TEMP = 01100000           105858620
FCR_REG_VAL = 00000001           105858620
FCR_REG_TEMP = 00000001           105858620
IIR_REG_VAL = 11000001           105858620
IIR_REG_TEMP = 11000001           105858620
COLLECTING IIR COVERAGE           105858620
IIR[3:1] = 000           105858620
IER_REG_VAL = 00000000           105858620
IER_REG_TEMP = 00000000           105858620
MSR_REG_VAL = 00000000           105858620
MSR_REG_TEMP = 00000000           105858620
DLL_REG_VAL = 00000000           105858620
DLL_REG_TEMP = 00000000           105858620
DLL, DLM has changed           105858620
random_object_id=          9           105858778
INFO  @ 105858778ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          9
QUEUE_SIZE =          12           105858778
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011           105858820
MSR_REG_TEMP = 11111011           105858820
MSR_REG_VAL = 00000000           105858820
MSR_REG_TEMP = 00000000           105858820
GEN_COUNTER =         706           105858920
Data = 10000000           105858920
Mask = 00011111           105858920
config Data = 10001110           105858920
config Data = 10001110           105858920
BAUD_VALUE =       19200
GEN_COUNTER =         707           105858920
Data = 00111100           105858920
Mask = 00000000           105858920
config Data = 10100011           105858920
config Data = 00111100           105858920
GEN_COUNTER =         708           105858920
Data = 00000000           105858920
Mask = 00000000           105858920
config Data = 01101010           105858920
config Data = 00000000           105858920
GEN_COUNTER =         709           105858920
Data = 00011111           105858920
Mask = 00011111           105858920
config Data = 00110001           105858920
config Data = 00010001           105858920
GEN_COUNTER =         710           105858920
Data = 00011111           105858920
Mask = 00011111           105858920
config Data = 01101010           105858920
config Data = 00001010           105858920
GEN_COUNTER =         711           105858920
Data = 11111101           105858920
Mask = 11111101           105858920
config Data = 01101001           105858920
config Data = 01101001           105858920
GEN_COUNTER =         712           105858920
Data = 00000100           105858920
Mask = 00000000           105858920
config Data = 01110100           105858920
config Data = 00000100           105858920
TESTBENCH: DIFF_COUNTER =           7           105858920
FRAME_COUNT =           1           105858920
PAR_VAL = 1           105858920
CHARACTER FRAME TIME =           7           105858920
CHARACTER LENGTH = 00           105858920
***** Starting detection on Receiver side *****105858920




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011           105859020
MSR_REG_TEMP = 11111011           105859020
Driver counter =         705           105859070
SUCCESS APB: APB first cycle            105859121
SUCCESS APB: APB second cycle            105859221




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            105859320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001110
DLAB = 0
addr_offst = 00           105859320
write_reg: wr_data	=	10001110
byte_en	=	0001
Update bit fields           105859320
TESTBENCH: DIFF_COUNTER =           6           105859320
LCR_REG_VAL = 10001110           105859320
LCR_REG_TEMP = 10001110           105859320
Driver counter =         706           105859370
SUCCESS APB: APB first cycle            105859421
SUCCESS APB: APB second cycle            105859521




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            105859620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           105859620
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           105859620
TESTBENCH: DIFF_COUNTER =           5           105859620
DLL_REG_VAL = 00111100           105859620
DLL_REG_TEMP = 00111100           105859620
DLL, DLM has changed           105859620
Driver counter =         707           105859670
SUCCESS APB: APB first cycle            105859721
SUCCESS APB: APB second cycle            105859821




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            105859920
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           105859920
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           105859920
TESTBENCH: DIFF_COUNTER =           4           105859920
Driver counter =         708           105859970
SUCCESS APB: APB first cycle            105860021
SUCCESS APB: APB second cycle            105860121




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            105860220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010001
DLAB = 1
addr_offst = 00           105860220
write_reg: wr_data	=	00010001
byte_en	=	0001
Update bit fields           105860220
TESTBENCH: DIFF_COUNTER =           3           105860220
LCR_REG_VAL = 00010001           105860220
LCR_REG_TEMP = 00010001           105860220
Driver counter =         709           105860270
SUCCESS APB: APB first cycle            105860321
SUCCESS APB: APB second cycle            105860421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            105860520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001010
DLAB = 0
addr_offst = 00           105860520
write_reg: wr_data	=	00001010
byte_en	=	0001
Update bit fields           105860520
TESTBENCH: DIFF_COUNTER =           2           105860520
LCR_REG_VAL = 00001010           105860520
LCR_REG_TEMP = 00001010           105860520
Driver counter =         710           105860570
SUCCESS APB: APB first cycle            105860621
SUCCESS APB: APB second cycle            105860721




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            105860820
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01101001
DLAB = 0
addr_offst = 00           105860820
write_reg: wr_data	=	01101001
byte_en	=	0001
Update bit fields           105860820
TESTBENCH: DIFF_COUNTER =           1           105860820
FCR_REG_VAL = 01001001           105860820
FCR_REG_TEMP = 01001001           105860820
Driver counter =         711           105860870
SUCCESS APB: APB first cycle            105860921
SUCCESS APB: APB second cycle            105861021
Updating Regmap at            105861120
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00           105861120
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields           105861120
TESTBENCH: DIFF_COUNTER =           0           105861120
IER_REG_VAL = 00000100           105861120
IER_REG_TEMP = 00000100           105861120
SUCCESS: rx_Start bit detected after 8 cycles105882700
**** Initiate capturing frame bits ***********105882700
FRAME_COUNT =           2           106219660
PAR_VAL = 0           106219660
PAR_FRAME = 1
i =           7           106219660
CHARACTER FRAME TIME =          10           106219660
CHARACTER LENGTH = 10           106219660
RX:SUCCESS: ODD PARITY            106297420
SUCCESS: STOP bit detected           106349260
addr_offst = 00           106349260
write_reg: wr_data	=	11011010
byte_en	=	0001
Update bit fields           106349260
data is 11011010

LSR_REG_VAL = 01100001           106349314
LSR_REG_TEMP = 01100001           106349314
***** Starting detection on Receiver side *****106375180
SUCCESS: rx_Start bit detected after 8 cycles106401100
**** Initiate capturing frame bits ***********106401100
FRAME_COUNT =           3           106738060
PAR_VAL = 0           106738060
PAR_FRAME = 1
i =           7           106738060
CHARACTER FRAME TIME =          10           106738060
CHARACTER LENGTH = 10           106738060
RX:SUCCESS: ODD PARITY            106815820
ERROR: FRAMING ERROR detected           106867660
addr_offst = 00           106867660
write_reg: wr_data	=	01110110
byte_en	=	0001
Update bit fields           106867660
data is 01110110

LSR_REG_VAL = 11101001           106867660
LSR_REG_TEMP = 11101001           106867660
IIR_REG_VAL = 11000110           106867660
IIR_REG_TEMP = 11000110           106867660
COLLECTING IIR COVERAGE           106867660
IIR[3:1] = 011           106867660
***** Starting detection on Receiver side *****106945420
SUCCESS: rx_Start bit detected after 8 cycles106971340
**** Initiate capturing frame bits ***********106971340
FRAME_COUNT =           4           107256460
PAR_VAL = 0           107256460
PAR_FRAME = 1
i =           7           107256460
CHARACTER FRAME TIME =          10           107256460
CHARACTER LENGTH = 10           107256460
RX:ERROR: ODD PARITY ERROR           107386060
LSR_REG_VAL = 11101101           107386060
LSR_REG_TEMP = 11101101           107386060
LSR_DATA = 11101101           107386070
LSR_DATA_INTF = 11101101           107386070
SUCCESS: STOP bit detected           107437900
addr_offst = 00           107437900
write_reg: wr_data	=	10111100
byte_en	=	0001
Update bit fields           107437900
data is 10111100

***** Starting detection on Receiver side *****107463820
SUCCESS: rx_Start bit detected after 8 cycles107489740
**** Initiate capturing frame bits ***********107489740
FRAME_COUNT =           5           107774860
PAR_VAL = 0           107774860
PAR_FRAME = 1
i =           7           107774860
CHARACTER FRAME TIME =          10           107774860
CHARACTER LENGTH = 10           107774860
RX:ERROR: ODD PARITY ERROR           107904460
LSR_DATA = 11101101           107904470
LSR_DATA_INTF = 11101101           107904470
ERROR: FRAMING ERROR detected           107956300
addr_offst = 00           107956300
write_reg: wr_data	=	10110110
byte_en	=	0001
Update bit fields           107956300
data is 10110110

***** Starting detection on Receiver side *****108085900
SUCCESS: rx_Start bit detected after 8 cycles108111820
**** Initiate capturing frame bits ***********108111820
FRAME_COUNT =           6           108293260
PAR_VAL = 1           108293260
PAR_FRAME = 0
i =           7           108293260
CHARACTER FRAME TIME =          10           108293260
CHARACTER LENGTH = 10           108293260
RX:ERROR: ODD PARITY ERROR           108526540
LSR_DATA = 11101101           108526550
LSR_DATA_INTF = 11101101           108526550
SUCCESS: STOP bit detected           108578380
addr_offst = 00           108578380
write_reg: wr_data	=	00101110
byte_en	=	0001
Update bit fields           108578380
data is 00101110

***** Starting detection on Receiver side *****108707980
SUCCESS: rx_Start bit detected after 8 cycles108733900
**** Initiate capturing frame bits ***********108733900
FRAME_COUNT =           7           108811660
PAR_VAL = 0           108811660
PAR_FRAME = 1
i =           7           108811660
CHARACTER FRAME TIME =          10           108811660
CHARACTER LENGTH = 10           108811660
RX:SUCCESS: ODD PARITY            109148620
SUCCESS: STOP bit detected           109200460
addr_offst = 00           109200460
write_reg: wr_data	=	10100010
byte_en	=	0001
Update bit fields           109200460
data is 10100010

FRAME_COUNT =           8           109330060
PAR_VAL = 0           109330060
PAR_FRAME = 1
i =           7           109330060
CHARACTER FRAME TIME =          10           109330060
CHARACTER LENGTH = 10           109330060
***** Starting detection on Receiver side *****109330060
SUCCESS: rx_Start bit detected after 8 cycles109355980
**** Initiate capturing frame bits ***********109355980
RX:ERROR: ODD PARITY ERROR           109770700
LSR_DATA = 11101101           109770710
LSR_DATA_INTF = 11101101           109770710
SUCCESS: STOP bit detected           109822540
addr_offst = 00           109822540
write_reg: wr_data	=	11100000
byte_en	=	0001
Update bit fields           109822540
data is 11100000

FRAME_COUNT =           9           109848460
PAR_VAL = 1           109848460
PAR_FRAME = 0
i =           7           109848460
CHARACTER FRAME TIME =          10           109848460
CHARACTER LENGTH = 10           109848460
***** Starting detection on Receiver side *****109848460
SUCCESS: rx_Start bit detected after 8 cycles109874380
**** Initiate capturing frame bits ***********109874380
IIR_REG_VAL = 11001110           110029900
IIR_REG_TEMP = 11001110           110029900
COLLECTING IIR COVERAGE           110029900
IIR[3:1] = 111           110029900
RX:ERROR: ODD PARITY ERROR           110289100
LSR_DATA = 11101101           110289110
LSR_DATA_INTF = 11101101           110289110
SUCCESS: STOP bit detected           110340940
addr_offst = 00           110340940
write_reg: wr_data	=	11010100
byte_en	=	0001
Update bit fields           110340940
data is 11010100

FRAME_COUNT =          10           110366860
PAR_VAL = 0           110366860
PAR_FRAME = 1
i =           7           110366860
CHARACTER FRAME TIME =          10           110366860
CHARACTER LENGTH = 10           110366860
***** Starting detection on Receiver side *****110366860
SUCCESS: rx_Start bit detected after 8 cycles110392780
**** Initiate capturing frame bits ***********110392780
RX:ERROR: ODD PARITY ERROR           110807500
LSR_DATA = 11101101           110807510
LSR_DATA_INTF = 11101101           110807510
SUCCESS: STOP bit detected           110859340
addr_offst = 00           110859340
write_reg: wr_data	=	01010110
byte_en	=	0001
Update bit fields           110859340
data is 01010110

FRAME_COUNT =          11           110885260
PAR_VAL = 1           110885260
PAR_FRAME = 0
i =           7           110885260
CHARACTER FRAME TIME =          10           110885260
CHARACTER LENGTH = 10           110885260
***** Starting detection on Receiver side *****110937100
SUCCESS: rx_Start bit detected after 8 cycles110963020
**** Initiate capturing frame bits ***********110963020
RX:ERROR: ODD PARITY ERROR           111377740
LSR_DATA = 11101101           111377750
LSR_DATA_INTF = 11101101           111377750
FRAME_COUNT =          12           111403660
PAR_VAL = 0           111403660
PAR_FRAME = 1
i =           7           111403660
CHARACTER FRAME TIME =          10           111403660
CHARACTER LENGTH = 10           111403660
ERROR: FRAMING ERROR detected           111429580
addr_offst = 00           111429580
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields           111429580
data is 00001110

***** Starting detection on Receiver side *****111507340
SUCCESS: rx_Start bit detected after 8 cycles111533260
**** Initiate capturing frame bits ***********111533260
FRAME_COUNT =          13           111922060
PAR_VAL = 1           111922060
PAR_FRAME = 0
i =           7           111922060
CHARACTER FRAME TIME =          10           111922060
CHARACTER LENGTH = 10           111922060
RX:ERROR: ODD PARITY ERROR           111947980
LSR_DATA = 11101101           111947990
LSR_DATA_INTF = 11101101           111947990
ERROR: FRAMING ERROR detected           111999820
addr_offst = 00           111999820
write_reg: wr_data	=	11101110
byte_en	=	0001
Update bit fields           111999820
data is 11101110

***** Starting detection on Receiver side *****112233100
SUCCESS: rx_Start bit detected after 8 cycles112259020
**** Initiate capturing frame bits ***********112259020
FRAME_COUNT =          14           112440460
PAR_VAL = 0           112440460
PAR_FRAME = 1
i =           7           112440460
CHARACTER FRAME TIME =          10           112440460
CHARACTER LENGTH = 10           112440460
RX:SUCCESS: ODD PARITY           112673740
SUCCESS: STOP bit detected           112725580
addr_offst = 00           112725580
write_reg: wr_data	=	00101000
byte_en	=	0001
Update bit fields           112725580
data is 00101000

FRAME_COUNT =          15           112958860
PAR_VAL = 1           112958860
PAR_FRAME = 0
i =           7           112958860
CHARACTER FRAME TIME =          10           112958860
CHARACTER LENGTH = 10           112958860
***** Starting detection on Receiver side *****112958860
SUCCESS: rx_Start bit detected after 8 cycles112984780
**** Initiate capturing frame bits ***********112984780
GEN_COUNTER =         713           113117620
Data = 00011111           113117620
Mask = 00011111           113117620
config Data = 01110110           113117620
config Data = 00010110           113117620
TESTBENCH: DIFF_COUNTER =           1           113117620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         712           113117670
SUCCESS APB: APB first cycle            113117721
SUCCESS APB: APB second cycle            113117821
Updating Regmap at            113117920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010110
DLAB = 0
addr_offst = 00           113117920
write_reg: wr_data	=	00010110
byte_en	=	0001
Update bit fields           113117920
TESTBENCH: DIFF_COUNTER =           0           113117920
LCR_REG_VAL = 00010110           113117920
LCR_REG_TEMP = 00010110           113117920
Receiving frame without parity	->	113347660
ERROR: FRAMING ERROR detected           113399500
addr_offst = 00           113399500
write_reg: wr_data	=	11010110
byte_en	=	0001
Update bit fields           113399500
data is 11010110

***** Starting detection on Receiver side *****113470780
FRAME_COUNT =          16           113477260
PAR_VAL = 0           113477260
CHARACTER FRAME TIME =          10           113477260
CHARACTER LENGTH = 10           113477260
SUCCESS: rx_Start bit detected after 8 cycles113496700
**** Initiate capturing frame bits ***********113496700
fifo top :         12
addr_offst = 00           113639260
write_reg: wr_data	=	11011010
byte_en	=	0001
Update bit fields           113639260
data is 11011010
GEN_COUNTER =         714           113639260
TESTBENCH: DIFF_COUNTER =           1           113639260




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         713           113639370
SUCCESS APB: APB first cycle            113639421
SUCCESS APB: APB second cycle            113639521
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01110110           113639620
ACTUAL DATA = 01101101           113639620
IIR_REG_VAL = 11000110           113639620
IIR_REG_TEMP = 11000110           113639620
COLLECTING IIR COVERAGE           113639620
IIR[3:1] = 011           113639620
TESTBENCH: DIFF_COUNTER =           0           113639621
uart_data : 01101101  vs BFM_data: 11011010           113639621
Receiving frame without parity	->	113859580
SUCCESS: STOP bit detected           113963260
addr_offst = 00           113963260
write_reg: wr_data	=	01011100
byte_en	=	0001
Update bit fields           113963260
data is 01011100

***** Starting detection on Receiver side *****113966500
SUCCESS: rx_Start bit detected after 8 cycles113992420
**** Initiate capturing frame bits ***********113992420
FRAME_COUNT =          17           113995660
PAR_VAL = 0           113995660
CHARACTER FRAME TIME =          10           113995660
CHARACTER LENGTH = 10           113995660
fifo top :         12
addr_offst = 00           114160900
write_reg: wr_data	=	10111100
byte_en	=	0001
Update bit fields           114160900
data is 10111100
GEN_COUNTER =         715           114160900
TESTBENCH: DIFF_COUNTER =           1           114160900




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         714           114160970
SUCCESS APB: APB first cycle            114161021
SUCCESS APB: APB second cycle            114161121
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10110110           114161220
ACTUAL DATA = 00111011           114161220
TESTBENCH: DIFF_COUNTER =           0           114161221
uart_data : 00111011  vs BFM_data: 10111100           114161221
-----------------------------------------------------------------
Dut Error @ 114161221ns : $unit_0x68a90024.uart_error_injection_tc.start	:
ERROR: UART is NOT sampling data at the 8th B_CLK
-----------------------------------------------------------------

random_object_id=          5           114161278
INFO  @ 114161278ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          5
QUEUE_SIZE =          13           114161278
LCR_REG_VAL = 00000000           114161320
LCR_REG_TEMP = 00000000           114161320
LSR_REG_VAL = 01100000           114161320
LSR_REG_TEMP = 01100000           114161320
FCR_REG_VAL = 00000001           114161320
FCR_REG_TEMP = 00000001           114161320
IIR_REG_VAL = 11000001           114161320
IIR_REG_TEMP = 11000001           114161320
COLLECTING IIR COVERAGE           114161320
IIR[3:1] = 000           114161320
IER_REG_VAL = 00000000           114161320
IER_REG_TEMP = 00000000           114161320
MSR_REG_VAL = 00000000           114161320
MSR_REG_TEMP = 00000000           114161320
DLL_REG_VAL = 00000000           114161320
DLL_REG_TEMP = 00000000           114161320
DLL, DLM has changed           114161320
LSR[0] is not Set after Reset -> 114161520
GEN_COUNTER =         716           114161520
Data = 10000000           114161520
Mask = 00011111           114161520
config Data = 00001011           114161520
config Data = 10001011           114161520
BAUD_VALUE =       19200
GEN_COUNTER =         717           114161520
Data = 00111100           114161520
Mask = 00000000           114161520
config Data = 00111010           114161520
config Data = 00111100           114161520
GEN_COUNTER =         718           114161520
Data = 00000000           114161520
Mask = 00000000           114161520
config Data = 11110001           114161520
config Data = 00000000           114161520
GEN_COUNTER =         719           114161520
Data = 00011111           114161520
Mask = 00011111           114161520
config Data = 00000111           114161520
config Data = 00000111           114161520
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           4           114161520
MSR_REG_VAL = 11111011           114161520
MSR_REG_TEMP = 11111011           114161520




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         715           114161670
SUCCESS APB: APB first cycle            114161721
SUCCESS APB: APB second cycle            114161821




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            114161920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001011
DLAB = 0
addr_offst = 00           114161920
write_reg: wr_data	=	10001011
byte_en	=	0001
Update bit fields           114161920
TESTBENCH: DIFF_COUNTER =           3           114161920
LCR_REG_VAL = 10001011           114161920
LCR_REG_TEMP = 10001011           114161920
Driver counter =         716           114161970
SUCCESS APB: APB first cycle            114162021
SUCCESS APB: APB second cycle            114162121




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            114162220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           114162220
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           114162220
TESTBENCH: DIFF_COUNTER =           2           114162220
DLL_REG_VAL = 00111100           114162220
DLL_REG_TEMP = 00111100           114162220
DLL, DLM has changed           114162220
Driver counter =         717           114162270
SUCCESS APB: APB first cycle            114162321
SUCCESS APB: APB second cycle            114162421




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            114162520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           114162520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           114162520
TESTBENCH: DIFF_COUNTER =           1           114162520
Driver counter =         718           114162570
SUCCESS APB: APB first cycle            114162621
SUCCESS APB: APB second cycle            114162721
Updating Regmap at            114162820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000111
DLAB = 1
addr_offst = 00           114162820
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields           114162820
TESTBENCH: DIFF_COUNTER =           0           114162820
LCR_REG_VAL = 00000111           114162820
LCR_REG_TEMP = 00000111           114162820
1. CHECK LOOPBACK TIME           114162820
GEN_COUNTER =         720           114162820
Data = 00011111           114162820
Mask = 11100000           114162820
config Data = 11111000           114162820
config Data = 11111111           114162820
GEN_COUNTER =         721           114162820
Data = 00000011           114162820
Mask = 00010000           114162820
config Data = 10001001           114162820
config Data = 00000011           114162820
GEN_COUNTER =         722           114162820
Data = 00000001           114162820
Mask = 00111000           114162820
config Data = 10101001           114162820
config Data = 00101001           114162820
GEN_COUNTER =         723           114162820
Data = 00001111           114162820
Mask = 11110000           114162820
config Data = 00001110           114162820
config Data = 00001111           114162820
GEN_COUNTER =         724           114162820
GEN_COUNTER =         725           114162820
Data = 00001010           114162820
Mask = 00000000           114162820
config Data = 00110001           114162820
config Data = 00001010           114162820
TESTBENCH: DIFF_COUNTER =           6           114162820




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Driver counter =         719           114162970
SUCCESS APB: APB first cycle            114163021
SUCCESS APB: APB second cycle            114163121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            114163220
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00           114163220
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields           114163220
TESTBENCH: DIFF_COUNTER =           5           114163220
MCR_REG_VAL = 00011111           114163220
MCR_REG_TEMP = 00011111           114163220
Driver counter =         720           114163270
SUCCESS APB: APB first cycle            114163321
SUCCESS APB: APB second cycle            114163421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            114163520
TESTBENCH: DIFF_COUNTER =           4           114163520
Driver counter =         721           114163570
SUCCESS APB: APB first cycle            114163621
SUCCESS APB: APB second cycle            114163721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            114163820
TESTBENCH: DIFF_COUNTER =           3           114163820
Driver counter =         722           114163870
SUCCESS APB: APB first cycle            114163921
SUCCESS APB: APB second cycle            114164021




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            114164120
TESTBENCH: DIFF_COUNTER =           2           114164120
Driver counter =         723           114164170
SUCCESS APB: APB first cycle            114164221
SUCCESS APB: APB second cycle            114164321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           114164421
Driver counter =         724           114164470
SUCCESS APB: APB first cycle            114164521
SUCCESS APB: APB second cycle            114164621
Updating Regmap at            114164720
TESTBENCH: DIFF_COUNTER =           0           114164720
2. CHECK LOOPBACK TIME           114164720
Receiving frame without parity	->	114353788
SUCCESS: STOP bit detected           114457468
addr_offst = 00           114457468
write_reg: wr_data	=	00110100
byte_en	=	0001
Update bit fields           114457468
data is 00110100

LSR_REG_VAL = 01100001           114457522
LSR_REG_TEMP = 01100001           114457522
FRAME_COUNT =          18           114512548
PAR_VAL = 1           114512548
CHARACTER FRAME TIME =          11           114512548
CHARACTER LENGTH = 11           114512548
***** Starting detection on Receiver side *****114512548
SUCCESS: rx_Start bit detected after 8 cycles114538468
**** Initiate capturing frame bits ***********114538468
GEN_COUNTER =         726           114681038
TESTBENCH: DIFF_COUNTER =           1           114681038




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         725           114681170
SUCCESS APB: APB first cycle            114681221
SUCCESS APB: APB second cycle            114681321
TESTBENCH: DIFF_COUNTER =           0           114681421
SUCCESS : data transmitted and received are same in loop-back mode           114681421
read_data = 00001010	temp_data = 00001010           114681421
GEN_COUNTER =         727           114681421
TESTBENCH: DIFF_COUNTER =           1           114681421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         726           114681570
SUCCESS APB: APB first cycle            114681621
SUCCESS APB: APB second cycle            114681721
TESTBENCH: DIFF_COUNTER =           0           114681821
SUCCESS : RCVR_FIFO trigger level reached flag generated in loop-back mode           114681821
GEN_COUNTER =         728           114681821
TESTBENCH: DIFF_COUNTER =           1           114681821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         727           114681970
SUCCESS APB: APB first cycle            114682021
SUCCESS APB: APB second cycle            114682121
TESTBENCH: DIFF_COUNTER =           0           114682221
1. dtr_dsr = 1           114682221
1. cts_rts = 1           114682221
1. out1_ri = 1           114682221
1. out2_dcd = 1           114682221
SUCCESS: LOOPBACK FOR CONTROL SIGNALS
LOOPBACK: CHECK_DATA = 00001111	MSR_DATA = 1111           114682221
LCR_REG_VAL = 00000000           114684320
LCR_REG_TEMP = 00000000           114684320
LSR_REG_VAL = 01100000           114684320
LSR_REG_TEMP = 01100000           114684320
MCR_REG_VAL = 00000000           114684320
MCR_REG_TEMP = 00000000           114684320
MSR_REG_VAL = 00000000           114684320
MSR_REG_TEMP = 00000000           114684320
DLL_REG_VAL = 00000000           114684320
DLL_REG_TEMP = 00000000           114684320
DLL, DLM has changed           114684320
random_object_id=          3           114684484
INFO  @ 114684484ns : $unit_0x68a90024.uart_test.create_test_object	:	Generating Timeout Testcase Object
INFO  @ 114684484ns : $unit_0x68a90024.uart_test.create_test_object	:	Created Timeout Testcase Object
INFO  @ 114684484ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          3
QUEUE_SIZE =          14           114684484
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011           114684520
MSR_REG_TEMP = 11111011           114684520
MSR_REG_VAL = 00000000           114684520
MSR_REG_TEMP = 00000000           114684520
GEN_COUNTER =         729           114684720
Data = 10000000           114684720
Mask = 00011111           114684720
config Data = 00111010           114684720
config Data = 10011010           114684720
BAUD_VALUE =       19200
GEN_COUNTER =         730           114684720
Data = 00111100           114684720
Mask = 00000000           114684720
config Data = 10111100           114684720
config Data = 00111100           114684720
GEN_COUNTER =         731           114684720
Data = 00000000           114684720
Mask = 00000000           114684720
config Data = 10111011           114684720
config Data = 00000000           114684720
GEN_COUNTER =         732           114684720
Data = 00011111           114684720
Mask = 00011111           114684720
config Data = 00011000           114684720
config Data = 00011000           114684720
LSR[0] is not Set after Reset -> 114684720
GEN_COUNTER =         733           114684720
Data = 01011111           114684720
Mask = 01011111           114684720
config Data = 01000011           114684720
config Data = 01000011           114684720
GEN_COUNTER =         734           114684720
Data = 00000101           114684720
Mask = 11111010           114684720
config Data = 10111100           114684720
config Data = 10111101           114684720
Trigger-level = 01000000           114684720
GEN_COUNTER =         735           114684720
Data = 01000001           114684720
Mask = 00111100           114684720
config Data = 01101110           114684720
config Data = 01101101           114684720
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           7           114684720
MSR_REG_VAL = 11111011           114684720
MSR_REG_TEMP = 11111011           114684720




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

TESTCASE: DIFF_COUNTER =           7           114684820
Driver counter =         728           114684870
SUCCESS APB: APB first cycle            114684921
SUCCESS APB: APB second cycle            114685021




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            114685120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10011010
DLAB = 0
addr_offst = 00           114685120
write_reg: wr_data	=	10011010
byte_en	=	0001
Update bit fields           114685120
TESTBENCH: DIFF_COUNTER =           6           114685120
LCR_REG_VAL = 10011010           114685120
LCR_REG_TEMP = 10011010           114685120
Driver counter =         729           114685170
SUCCESS APB: APB first cycle            114685221
SUCCESS APB: APB second cycle            114685321




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            114685420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           114685420
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           114685420
TESTBENCH: DIFF_COUNTER =           5           114685420
DLL_REG_VAL = 00111100           114685420
DLL_REG_TEMP = 00111100           114685420
DLL, DLM has changed           114685420
Driver counter =         730           114685470
SUCCESS APB: APB first cycle            114685521
SUCCESS APB: APB second cycle            114685621




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            114685720
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           114685720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           114685720
TESTBENCH: DIFF_COUNTER =           4           114685720
Driver counter =         731           114685770
SUCCESS APB: APB first cycle            114685821
SUCCESS APB: APB second cycle            114685921




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            114686020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 1
addr_offst = 00           114686020
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields           114686020
TESTBENCH: DIFF_COUNTER =           3           114686020
LCR_REG_VAL = 00011000           114686020
LCR_REG_TEMP = 00011000           114686020
Driver counter =         732           114686070
SUCCESS APB: APB first cycle            114686121
SUCCESS APB: APB second cycle            114686221
INFO  @ 114686266ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Warning : FIFO empty




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            114686320
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000011
DLAB = 0
addr_offst = 00           114686320
write_reg: wr_data	=	01000011
byte_en	=	0001
Update bit fields           114686320
TESTBENCH: DIFF_COUNTER =           2           114686320
LCR_REG_VAL = 01000011           114686320
LCR_REG_TEMP = 01000011           114686320
Driver counter =         733           114686370
SUCCESS APB: APB first cycle            114686421
SUCCESS APB: APB second cycle            114686521




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            114686620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10111101
DLAB = 0
addr_offst = 00           114686620
write_reg: wr_data	=	10111101
byte_en	=	0001
Update bit fields           114686620
TESTBENCH: DIFF_COUNTER =           1           114686620
IER_REG_VAL = 00001101           114686620
IER_REG_TEMP = 00001101           114686620
IIR_REG_VAL = 11000000           114686620
IIR_REG_TEMP = 11000000           114686620
Driver counter =         734           114686670
SUCCESS APB: APB first cycle            114686721
SUCCESS APB: APB second cycle            114686821
Updating Regmap at            114686920
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 01101101
DLAB = 0
addr_offst = 00           114686920
write_reg: wr_data	=	01101101
byte_en	=	0001
Update bit fields           114686920
TESTBENCH: DIFF_COUNTER =           0           114686920
FCR_REG_VAL = 01001101           114686920
FCR_REG_TEMP = 01001101           114686920
REGMAP: CHAR_LENGTH =          10           114686920
TESTCASE TRIGGER_DEPTH =           5           114686920
TIMEOUT WAIT,           1 ->            114686920
TIMEOUT WAIT,           2 ->            114689020
TIMEOUT WAIT,           3 ->            114692260
TIMEOUT WAIT,           4 ->            114695500
TIMEOUT WAIT,           5 ->            114698740
TIMEOUT WAIT,           6 ->            114701980
TIMEOUT WAIT,           7 ->            114705220
TIMEOUT WAIT,           8 ->            114708460
SUCCESS: tx_Start bit detected after 8 cycles114711700
INFO  @ 114711700ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
TIMEOUT WAIT,           9 ->            114711700
TIMEOUT WAIT,          10 ->            114714940
TIMEOUT WAIT,          11 ->            114718180
TIMEOUT WAIT,          12 ->            114721420
TIMEOUT WAIT,          13 ->            114724660
TIMEOUT WAIT,          14 ->            114727900
TIMEOUT WAIT,          15 ->            114731140
TIMEOUT WAIT,          16 ->            114734380
TIMEOUT WAIT,          17 ->            114737620
TIMEOUT WAIT,          18 ->            114740860
TIMEOUT WAIT,          19 ->            114744100
TIMEOUT WAIT,          20 ->            114747340
TIMEOUT WAIT,          21 ->            114750580
TIMEOUT WAIT,          22 ->            114753820
TIMEOUT WAIT,          23 ->            114757060
TIMEOUT WAIT,          24 ->            114760300
TIMEOUT WAIT,          25 ->            114763540
TIMEOUT WAIT,          26 ->            114766780
TIMEOUT WAIT,          27 ->            114770020
TIMEOUT WAIT,          28 ->            114773260
TIMEOUT WAIT,          29 ->            114776500
TIMEOUT WAIT,          30 ->            114779740
TIMEOUT WAIT,          31 ->            114782980
TIMEOUT WAIT,          32 ->            114786220
TIMEOUT WAIT,          33 ->            114789460
TIMEOUT WAIT,          34 ->            114792700
TIMEOUT WAIT,          35 ->            114795940
TIMEOUT WAIT,          36 ->            114799180
TIMEOUT WAIT,          37 ->            114802420
TIMEOUT WAIT,          38 ->            114805660
TIMEOUT WAIT,          39 ->            114808900
TIMEOUT WAIT,          40 ->            114812140
TIMEOUT WAIT,          41 ->            114815380
TIMEOUT WAIT,          42 ->            114818620
TIMEOUT WAIT,          43 ->            114821860
TIMEOUT WAIT,          44 ->            114825100
TIMEOUT WAIT,          45 ->            114828340
TIMEOUT WAIT,          46 ->            114831580
TIMEOUT WAIT,          47 ->            114834820
TIMEOUT WAIT,          48 ->            114838060
TIMEOUT WAIT,          49 ->            114841300
TIMEOUT WAIT,          50 ->            114844540
TIMEOUT WAIT,          51 ->            114847780
TIMEOUT WAIT,          52 ->            114851020
TIMEOUT WAIT,          53 ->            114854260
TIMEOUT WAIT,          54 ->            114857500
TIMEOUT WAIT,          55 ->            114860740
TIMEOUT WAIT,          56 ->            114863980
TIMEOUT WAIT,          57 ->            114867220
TIMEOUT WAIT,          58 ->            114870460
TIMEOUT WAIT,          59 ->            114873700
TIMEOUT WAIT,          60 ->            114876940
TIMEOUT WAIT,          61 ->            114880180
TIMEOUT WAIT,          62 ->            114883420
TIMEOUT WAIT,          63 ->            114886660
TIMEOUT WAIT,          64 ->            114889900
TIMEOUT WAIT,          65 ->            114893140
TIMEOUT WAIT,          66 ->            114896380
TIMEOUT WAIT,          67 ->            114899620
TIMEOUT WAIT,          68 ->            114902860
TIMEOUT WAIT,          69 ->            114906100
TIMEOUT WAIT,          70 ->            114909340
TIMEOUT WAIT,          71 ->            114912580
TIMEOUT WAIT,          72 ->            114915820
TIMEOUT WAIT,          73 ->            114919060
TIMEOUT WAIT,          74 ->            114922300
TIMEOUT WAIT,          75 ->            114925540
TIMEOUT WAIT,          76 ->            114928780
TIMEOUT WAIT,          77 ->            114932020
TIMEOUT WAIT,          78 ->            114935260
TIMEOUT WAIT,          79 ->            114938500
TIMEOUT WAIT,          80 ->            114941740
TIMEOUT WAIT,          81 ->            114944980
TIMEOUT WAIT,          82 ->            114948220
Receiving frame without parity	->	114951460
TIMEOUT WAIT,          83 ->            114951460
TIMEOUT WAIT,          84 ->            114954700
TIMEOUT WAIT,          85 ->            114957940
TIMEOUT WAIT,          86 ->            114961180
TIMEOUT WAIT,          87 ->            114964420
TIMEOUT WAIT,          88 ->            114967660
TIMEOUT WAIT,          89 ->            114970900
TIMEOUT WAIT,          90 ->            114974140
TIMEOUT WAIT,          91 ->            114977380
TIMEOUT WAIT,          92 ->            114980620
TIMEOUT WAIT,          93 ->            114983860
TIMEOUT WAIT,          94 ->            114987100
TIMEOUT WAIT,          95 ->            114990340
TIMEOUT WAIT,          96 ->            114993580
TIMEOUT WAIT,          97 ->            114996820
TIMEOUT WAIT,          98 ->            115000060
TIMEOUT WAIT,          99 ->            115003300
TIMEOUT WAIT,         100 ->            115006540
TIMEOUT WAIT,         101 ->            115009780
TIMEOUT WAIT,         102 ->            115013020
TIMEOUT WAIT,         103 ->            115016260
TIMEOUT WAIT,         104 ->            115019500
TIMEOUT WAIT,         105 ->            115022740
TIMEOUT WAIT,         106 ->            115025980
TIMEOUT WAIT,         107 ->            115029220
TIMEOUT WAIT,         108 ->            115032460
TIMEOUT WAIT,         109 ->            115035700
TIMEOUT WAIT,         110 ->            115038940
TIMEOUT WAIT,         111 ->            115042180
TIMEOUT WAIT,         112 ->            115045420
TIMEOUT WAIT,         113 ->            115048660
TIMEOUT WAIT,         114 ->            115051900
SUCCESS: STOP bit detected           115055140
addr_offst = 00           115055140
write_reg: wr_data	=	10110110
byte_en	=	0001
Update bit fields           115055140
data is 10110110

TIMEOUT WAIT,         115 ->            115055140
LSR_REG_VAL = 01100001           115055194
LSR_REG_TEMP = 01100001           115055194
TIMEOUT WAIT,         116 ->            115058380
TIMEOUT WAIT,         117 ->            115061620
TIMEOUT WAIT,         118 ->            115064860
TIMEOUT WAIT,         119 ->            115068100
TIMEOUT WAIT,         120 ->            115071340
TIMEOUT WAIT,         121 ->            115074580
TIMEOUT WAIT,         122 ->            115077820
FRAME_COUNT =          19           115081060
PAR_VAL = 1           115081060
CHARACTER FRAME TIME =          10           115081060
CHARACTER LENGTH = 11           115081060
TIMEOUT WAIT,         123 ->            115081060
***** Starting detection on Receiver side *****115081060
TIMEOUT WAIT,         124 ->            115084300
TIMEOUT WAIT,         125 ->            115087540
TIMEOUT WAIT,         126 ->            115090780
TIMEOUT WAIT,         127 ->            115094020
TIMEOUT WAIT,         128 ->            115097260
TIMEOUT WAIT,         129 ->            115100500
TIMEOUT WAIT,         130 ->            115103740
TIMEOUT WAIT,         131 ->            115106980
SUCCESS: rx_Start bit detected after 8 cycles115106980
**** Initiate capturing frame bits ***********115106980
TIMEOUT WAIT,         132 ->            115110220
TIMEOUT WAIT,         133 ->            115113460
TIMEOUT WAIT,         134 ->            115116700
TIMEOUT WAIT,         135 ->            115119940
TIMEOUT WAIT,         136 ->            115123180
TIMEOUT WAIT,         137 ->            115126420
TRANSMISSION without parity ->            115126420
TIMEOUT WAIT,         138 ->            115129660
TIMEOUT WAIT,         139 ->            115132900
TIMEOUT WAIT,         140 ->            115136140
TIMEOUT WAIT,         141 ->            115139380
TIMEOUT WAIT,         142 ->            115142620
TIMEOUT WAIT,         143 ->            115145860
TIMEOUT WAIT,         144 ->            115149100
TIMEOUT WAIT,         145 ->            115152340
TIMEOUT WAIT,         146 ->            115155580
TIMEOUT WAIT,         147 ->            115158820
TIMEOUT WAIT,         148 ->            115162060
TIMEOUT WAIT,         149 ->            115165300
TIMEOUT WAIT,         150 ->            115168540
TIMEOUT WAIT,         151 ->            115171780
TIMEOUT WAIT,         152 ->            115175020
TIMEOUT WAIT,         153 ->            115178260
INFO  @ 115178260ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:ERROR: FRAMING ERROR detected
TIMEOUT WAIT,         154 ->            115181500
TIMEOUT WAIT,         155 ->            115184740
TIMEOUT WAIT,         156 ->            115187980
TIMEOUT WAIT,         157 ->            115191220
TIMEOUT WAIT,         158 ->            115194460
TIMEOUT WAIT,         159 ->            115197700
TIMEOUT WAIT,         160 ->            115200940
TIMEOUT WAIT,         161 ->            115204180
INFO  @ 115204180ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: IGNORE PARITY BIT: STOP NOT DETECTED
TIMEOUT WAIT,         162 ->            115207420
TIMEOUT WAIT,         163 ->            115210660
TIMEOUT WAIT,         164 ->            115213900
TIMEOUT WAIT,         165 ->            115217140
TIMEOUT WAIT,         166 ->            115220380
TIMEOUT WAIT,         167 ->            115223620
TIMEOUT WAIT,         168 ->            115226860
TIMEOUT WAIT,         169 ->            115230100
TIMEOUT WAIT,         170 ->            115233340
TIMEOUT WAIT,         171 ->            115236580
TIMEOUT WAIT,         172 ->            115239820
TIMEOUT WAIT,         173 ->            115243060
TIMEOUT WAIT,         174 ->            115246300
TIMEOUT WAIT,         175 ->            115249540
TIMEOUT WAIT,         176 ->            115252780
TIMEOUT WAIT,         177 ->            115256020
TIMEOUT WAIT,         178 ->            115259260
TIMEOUT WAIT,         179 ->            115262500
TIMEOUT WAIT,         180 ->            115265740
TIMEOUT WAIT,         181 ->            115268980
TIMEOUT WAIT,         182 ->            115272220
TIMEOUT WAIT,         183 ->            115275460
TIMEOUT WAIT,         184 ->            115278700
TIMEOUT WAIT,         185 ->            115281940
TIMEOUT WAIT,         186 ->            115285180
TIMEOUT WAIT,         187 ->            115288420
TIMEOUT WAIT,         188 ->            115291660
TIMEOUT WAIT,         189 ->            115294900
TIMEOUT WAIT,         190 ->            115298140
TIMEOUT WAIT,         191 ->            115301380
TIMEOUT WAIT,         192 ->            115304620
TIMEOUT WAIT,         193 ->            115307860
TIMEOUT WAIT,         194 ->            115311100
TIMEOUT WAIT,         195 ->            115314340
TIMEOUT WAIT,         196 ->            115317580
TIMEOUT WAIT,         197 ->            115320820
TIMEOUT WAIT,         198 ->            115324060
TIMEOUT WAIT,         199 ->            115327300
TIMEOUT WAIT,         200 ->            115330540
TIMEOUT WAIT,         201 ->            115333780
TIMEOUT WAIT,         202 ->            115337020
TIMEOUT WAIT,         203 ->            115340260
TIMEOUT WAIT,         204 ->            115343500
TIMEOUT WAIT,         205 ->            115346740
TIMEOUT WAIT,         206 ->            115349980
TIMEOUT WAIT,         207 ->            115353220
TIMEOUT WAIT,         208 ->            115356460
TIMEOUT WAIT,         209 ->            115359700
TIMEOUT WAIT,         210 ->            115362940
TIMEOUT WAIT,         211 ->            115366180
TIMEOUT WAIT,         212 ->            115369420
TIMEOUT WAIT,         213 ->            115372660
TIMEOUT WAIT,         214 ->            115375900
TIMEOUT WAIT,         215 ->            115379140
TIMEOUT WAIT,         216 ->            115382380
TIMEOUT WAIT,         217 ->            115385620
TIMEOUT WAIT,         218 ->            115388860
TIMEOUT WAIT,         219 ->            115392100
TIMEOUT WAIT,         220 ->            115395340
TIMEOUT WAIT,         221 ->            115398580
TIMEOUT WAIT,         222 ->            115401820
TIMEOUT WAIT,         223 ->            115405060
TIMEOUT WAIT,         224 ->            115408300
TIMEOUT WAIT,         225 ->            115411540
TIMEOUT WAIT,         226 ->            115414780
TIMEOUT WAIT,         227 ->            115418020
TIMEOUT WAIT,         228 ->            115421260
TIMEOUT WAIT,         229 ->            115424500
TIMEOUT WAIT,         230 ->            115427740
TIMEOUT WAIT,         231 ->            115430980
TIMEOUT WAIT,         232 ->            115434220
TIMEOUT WAIT,         233 ->            115437460
TIMEOUT WAIT,         234 ->            115440700
TIMEOUT WAIT,         235 ->            115443940
TIMEOUT WAIT,         236 ->            115447180
TIMEOUT WAIT,         237 ->            115450420
TIMEOUT WAIT,         238 ->            115453660
TIMEOUT WAIT,         239 ->            115456900
TIMEOUT WAIT,         240 ->            115460140
TIMEOUT WAIT,         241 ->            115463380
TIMEOUT WAIT,         242 ->            115466620
TIMEOUT WAIT,         243 ->            115469860
TIMEOUT WAIT,         244 ->            115473100
TIMEOUT WAIT,         245 ->            115476340
TIMEOUT WAIT,         246 ->            115479580
TIMEOUT WAIT,         247 ->            115482820
TIMEOUT WAIT,         248 ->            115486060
TIMEOUT WAIT,         249 ->            115489300
TIMEOUT WAIT,         250 ->            115492540
TIMEOUT WAIT,         251 ->            115495780
TIMEOUT WAIT,         252 ->            115499020
TIMEOUT WAIT,         253 ->            115502260
TIMEOUT WAIT,         254 ->            115505500
TIMEOUT WAIT,         255 ->            115508740
TIMEOUT WAIT,         256 ->            115511980
TIMEOUT WAIT,         257 ->            115515220
TIMEOUT WAIT,         258 ->            115518460
TIMEOUT WAIT,         259 ->            115521700
Receiving frame without parity	->	115521700
TIMEOUT WAIT,         260 ->            115524940
TIMEOUT WAIT,         261 ->            115528180
TIMEOUT WAIT,         262 ->            115531420
TIMEOUT WAIT,         263 ->            115534660
TIMEOUT WAIT,         264 ->            115537900
TIMEOUT WAIT,         265 ->            115541140
TIMEOUT WAIT,         266 ->            115544380
TIMEOUT WAIT,         267 ->            115547620
TIMEOUT WAIT,         268 ->            115550860
TIMEOUT WAIT,         269 ->            115554100
TIMEOUT WAIT,         270 ->            115557340
TIMEOUT WAIT,         271 ->            115560580
TIMEOUT WAIT,         272 ->            115563820
TIMEOUT WAIT,         273 ->            115567060
TIMEOUT WAIT,         274 ->            115570300
TIMEOUT WAIT,         275 ->            115573540
SUCCESS: STOP bit detected           115573540
addr_offst = 00           115573540
write_reg: wr_data	=	01111001
byte_en	=	0001
Update bit fields           115573540
data is 01111001

TIMEOUT WAIT,         276 ->            115576780
TIMEOUT WAIT,         277 ->            115580020
TIMEOUT WAIT,         278 ->            115583260
TIMEOUT WAIT,         279 ->            115586500
TIMEOUT WAIT,         280 ->            115589740
TIMEOUT WAIT,         281 ->            115592980
TIMEOUT WAIT,         282 ->            115596220
TIMEOUT WAIT,         283 ->            115599460
TIMEOUT WAIT,         284 ->            115602700
TIMEOUT WAIT,         285 ->            115605940
TIMEOUT WAIT,         286 ->            115609180
TIMEOUT WAIT,         287 ->            115612420
TIMEOUT WAIT,         288 ->            115615660
TIMEOUT WAIT,         289 ->            115618900
TIMEOUT WAIT,         290 ->            115622140
TIMEOUT WAIT,         291 ->            115625380
TIMEOUT WAIT,         292 ->            115628620
TIMEOUT WAIT,         293 ->            115631860
TIMEOUT WAIT,         294 ->            115635100
TIMEOUT WAIT,         295 ->            115638340
TIMEOUT WAIT,         296 ->            115641580
TIMEOUT WAIT,         297 ->            115644820
TIMEOUT WAIT,         298 ->            115648060
TIMEOUT WAIT,         299 ->            115651300
TIMEOUT WAIT,         300 ->            115654540
TIMEOUT WAIT,         301 ->            115657780
TIMEOUT WAIT,         302 ->            115661020
TIMEOUT WAIT,         303 ->            115664260
TIMEOUT WAIT,         304 ->            115667500
TIMEOUT WAIT,         305 ->            115670740
TIMEOUT WAIT,         306 ->            115673980
TIMEOUT WAIT,         307 ->            115677220
TIMEOUT WAIT,         308 ->            115680460
TIMEOUT WAIT,         309 ->            115683700
TIMEOUT WAIT,         310 ->            115686940
TIMEOUT WAIT,         311 ->            115690180
TIMEOUT WAIT,         312 ->            115693420
TIMEOUT WAIT,         313 ->            115696660
TIMEOUT WAIT,         314 ->            115699900
TIMEOUT WAIT,         315 ->            115703140
TIMEOUT WAIT,         316 ->            115706380
TIMEOUT WAIT,         317 ->            115709620
TIMEOUT WAIT,         318 ->            115712860
TIMEOUT WAIT,         319 ->            115716100
TIMEOUT WAIT,         320 ->            115719340
TIMEOUT WAIT,         321 ->            115722580
TIMEOUT WAIT,         322 ->            115725820
TIMEOUT WAIT,         323 ->            115729060
TIMEOUT WAIT,         324 ->            115732300
TIMEOUT WAIT,         325 ->            115735540
TIMEOUT WAIT,         326 ->            115738780
TIMEOUT WAIT,         327 ->            115742020
TIMEOUT WAIT,         328 ->            115745260
TIMEOUT WAIT,         329 ->            115748500
TIMEOUT WAIT,         330 ->            115751740
TIMEOUT WAIT,         331 ->            115754980
TIMEOUT WAIT,         332 ->            115758220
TIMEOUT WAIT,         333 ->            115761460
TIMEOUT WAIT,         334 ->            115764700
TIMEOUT WAIT,         335 ->            115767940
TIMEOUT WAIT,         336 ->            115771180
TIMEOUT WAIT,         337 ->            115774420
TIMEOUT WAIT,         338 ->            115777660
TIMEOUT WAIT,         339 ->            115780900
TIMEOUT WAIT,         340 ->            115784140
TIMEOUT WAIT,         341 ->            115787380
TIMEOUT WAIT,         342 ->            115790620
TIMEOUT WAIT,         343 ->            115793860
TIMEOUT WAIT,         344 ->            115797100
TIMEOUT WAIT,         345 ->            115800340
TIMEOUT WAIT,         346 ->            115803580
TIMEOUT WAIT,         347 ->            115806820
TIMEOUT WAIT,         348 ->            115810060
TIMEOUT WAIT,         349 ->            115813300
TIMEOUT WAIT,         350 ->            115816540
TIMEOUT WAIT,         351 ->            115819780
TIMEOUT WAIT,         352 ->            115823020
TIMEOUT WAIT,         353 ->            115826260
TIMEOUT WAIT,         354 ->            115829500
TIMEOUT WAIT,         355 ->            115832740
TIMEOUT WAIT,         356 ->            115835980
TIMEOUT WAIT,         357 ->            115839220
TIMEOUT WAIT,         358 ->            115842460
TIMEOUT WAIT,         359 ->            115845700
TIMEOUT WAIT,         360 ->            115848940
TIMEOUT WAIT,         361 ->            115852180
TIMEOUT WAIT,         362 ->            115855420
TIMEOUT WAIT,         363 ->            115858660
TIMEOUT WAIT,         364 ->            115861900
TIMEOUT WAIT,         365 ->            115865140
TIMEOUT WAIT,         366 ->            115868380
TIMEOUT WAIT,         367 ->            115871620
TIMEOUT WAIT,         368 ->            115874860
TIMEOUT WAIT,         369 ->            115878100
TIMEOUT WAIT,         370 ->            115881340
TIMEOUT WAIT,         371 ->            115884580
TIMEOUT WAIT,         372 ->            115887820
TIMEOUT WAIT,         373 ->            115891060
TIMEOUT WAIT,         374 ->            115894300
TIMEOUT WAIT,         375 ->            115897540
TIMEOUT WAIT,         376 ->            115900780
TIMEOUT WAIT,         377 ->            115904020
TIMEOUT WAIT,         378 ->            115907260
TIMEOUT WAIT,         379 ->            115910500
TIMEOUT WAIT,         380 ->            115913740
TIMEOUT WAIT,         381 ->            115916980
TIMEOUT WAIT,         382 ->            115920220
TIMEOUT WAIT,         383 ->            115923460
TIMEOUT WAIT,         384 ->            115926700
TIMEOUT WAIT,         385 ->            115929940
TIMEOUT WAIT,         386 ->            115933180
TIMEOUT WAIT,         387 ->            115936420
TIMEOUT WAIT,         388 ->            115939660
TIMEOUT WAIT,         389 ->            115942900
TIMEOUT WAIT,         390 ->            115946140
TIMEOUT WAIT,         391 ->            115949380
TIMEOUT WAIT,         392 ->            115952620
TIMEOUT WAIT,         393 ->            115955860
TIMEOUT WAIT,         394 ->            115959100
TIMEOUT WAIT,         395 ->            115962340
TIMEOUT WAIT,         396 ->            115965580
TIMEOUT WAIT,         397 ->            115968820
TIMEOUT WAIT,         398 ->            115972060
TIMEOUT WAIT,         399 ->            115975300
TIMEOUT WAIT,         400 ->            115978540
TIMEOUT WAIT,         401 ->            115981780
TIMEOUT WAIT,         402 ->            115985020
TIMEOUT WAIT,         403 ->            115988260
TIMEOUT WAIT,         404 ->            115991500
TIMEOUT WAIT,         405 ->            115994740
TIMEOUT WAIT,         406 ->            115997980
TIMEOUT WAIT,         407 ->            116001220
TIMEOUT WAIT,         408 ->            116004460
TIMEOUT WAIT,         409 ->            116007700
TIMEOUT WAIT,         410 ->            116010940
TIMEOUT WAIT,         411 ->            116014180
TIMEOUT WAIT,         412 ->            116017420
TIMEOUT WAIT,         413 ->            116020660
TIMEOUT WAIT,         414 ->            116023900
TIMEOUT WAIT,         415 ->            116027140
TIMEOUT WAIT,         416 ->            116030380
TIMEOUT WAIT,         417 ->            116033620
TIMEOUT WAIT,         418 ->            116036860
TIMEOUT WAIT,         419 ->            116040100
TIMEOUT WAIT,         420 ->            116043340
TIMEOUT WAIT,         421 ->            116046580
TIMEOUT WAIT,         422 ->            116049820
TIMEOUT WAIT,         423 ->            116053060
TIMEOUT WAIT,         424 ->            116056300
TIMEOUT WAIT,         425 ->            116059540
TIMEOUT WAIT,         426 ->            116062780
TIMEOUT WAIT,         427 ->            116066020
TIMEOUT WAIT,         428 ->            116069260
TIMEOUT WAIT,         429 ->            116072500
TIMEOUT WAIT,         430 ->            116075740
TIMEOUT WAIT,         431 ->            116078980
TIMEOUT WAIT,         432 ->            116082220
TIMEOUT WAIT,         433 ->            116085460
TIMEOUT WAIT,         434 ->            116088700
TIMEOUT WAIT,         435 ->            116091940
TIMEOUT WAIT,         436 ->            116095180
TIMEOUT WAIT,         437 ->            116098420
TIMEOUT WAIT,         438 ->            116101660
TIMEOUT WAIT,         439 ->            116104900
TIMEOUT WAIT,         440 ->            116108140
TIMEOUT WAIT,         441 ->            116111380
TIMEOUT WAIT,         442 ->            116114620
TIMEOUT WAIT,         443 ->            116117860
TIMEOUT WAIT,         444 ->            116121100
TIMEOUT WAIT,         445 ->            116124340
TIMEOUT WAIT,         446 ->            116127580
TIMEOUT WAIT,         447 ->            116130820
TIMEOUT WAIT,         448 ->            116134060
TIMEOUT WAIT,         449 ->            116137300
TIMEOUT WAIT,         450 ->            116140540
TIMEOUT WAIT,         451 ->            116143780
TIMEOUT WAIT,         452 ->            116147020
TIMEOUT WAIT,         453 ->            116150260
TIMEOUT WAIT,         454 ->            116153500
TIMEOUT WAIT,         455 ->            116156740
TIMEOUT WAIT,         456 ->            116159980
TIMEOUT WAIT,         457 ->            116163220
TIMEOUT WAIT,         458 ->            116166460
TIMEOUT WAIT,         459 ->            116169700
TIMEOUT WAIT,         460 ->            116172940
TIMEOUT WAIT,         461 ->            116176180
TIMEOUT WAIT,         462 ->            116179420
TIMEOUT WAIT,         463 ->            116182660
TIMEOUT WAIT,         464 ->            116185900
TIMEOUT WAIT,         465 ->            116189140
TIMEOUT WAIT,         466 ->            116192380
TIMEOUT WAIT,         467 ->            116195620
TIMEOUT WAIT,         468 ->            116198860
TIMEOUT WAIT,         469 ->            116202100
TIMEOUT WAIT,         470 ->            116205340
TIMEOUT WAIT,         471 ->            116208580
TIMEOUT WAIT,         472 ->            116211820
TIMEOUT WAIT,         473 ->            116215060
TIMEOUT WAIT,         474 ->            116218300
TIMEOUT WAIT,         475 ->            116221540
TIMEOUT WAIT,         476 ->            116224780
TIMEOUT WAIT,         477 ->            116228020
TIMEOUT WAIT,         478 ->            116231260
TIMEOUT WAIT,         479 ->            116234500
TIMEOUT WAIT,         480 ->            116237740
TIMEOUT WAIT,         481 ->            116240980
TIMEOUT WAIT,         482 ->            116244220
TIMEOUT WAIT,         483 ->            116247460
TIMEOUT WAIT,         484 ->            116250700
TIMEOUT WAIT,         485 ->            116253940
TIMEOUT WAIT,         486 ->            116257180
TIMEOUT WAIT,         487 ->            116260420
TIMEOUT WAIT,         488 ->            116263660
TIMEOUT WAIT,         489 ->            116266900
TIMEOUT WAIT,         490 ->            116270140
TIMEOUT WAIT,         491 ->            116273380
TIMEOUT WAIT,         492 ->            116276620
TIMEOUT WAIT,         493 ->            116279860
TIMEOUT WAIT,         494 ->            116283100
TIMEOUT WAIT,         495 ->            116286340
TIMEOUT WAIT,         496 ->            116289580
TIMEOUT WAIT,         497 ->            116292820
TIMEOUT WAIT,         498 ->            116296060
TIMEOUT WAIT,         499 ->            116299300
TIMEOUT WAIT,         500 ->            116302540
TIMEOUT WAIT,         501 ->            116305780
TIMEOUT WAIT,         502 ->            116309020
TIMEOUT WAIT,         503 ->            116312260
TIMEOUT WAIT,         504 ->            116315500
TIMEOUT WAIT,         505 ->            116318740
TIMEOUT WAIT,         506 ->            116321980
TIMEOUT WAIT,         507 ->            116325220
TIMEOUT WAIT,         508 ->            116328460
TIMEOUT WAIT,         509 ->            116331700
TIMEOUT WAIT,         510 ->            116334940
TIMEOUT WAIT,         511 ->            116338180
TIMEOUT WAIT,         512 ->            116341420
TIMEOUT WAIT,         513 ->            116344660
TIMEOUT WAIT,         514 ->            116347900
TIMEOUT WAIT,         515 ->            116351140
TIMEOUT WAIT,         516 ->            116354380
TIMEOUT WAIT,         517 ->            116357620
TIMEOUT WAIT,         518 ->            116360860
TIMEOUT WAIT,         519 ->            116364100
TIMEOUT WAIT,         520 ->            116367340
TIMEOUT WAIT,         521 ->            116370580
TIMEOUT WAIT,         522 ->            116373820
TIMEOUT WAIT,         523 ->            116377060
TIMEOUT WAIT,         524 ->            116380300
TIMEOUT WAIT,         525 ->            116383540
TIMEOUT WAIT,         526 ->            116386780
TIMEOUT WAIT,         527 ->            116390020
TIMEOUT WAIT,         528 ->            116393260
TIMEOUT WAIT,         529 ->            116396500
TIMEOUT WAIT,         530 ->            116399740
TIMEOUT WAIT,         531 ->            116402980
TIMEOUT WAIT,         532 ->            116406220
TIMEOUT WAIT,         533 ->            116409460
TIMEOUT WAIT,         534 ->            116412700
TIMEOUT WAIT,         535 ->            116415940
TIMEOUT WAIT,         536 ->            116419180
TIMEOUT WAIT,         537 ->            116422420
TIMEOUT WAIT,         538 ->            116425660
TIMEOUT WAIT,         539 ->            116428900
TIMEOUT WAIT,         540 ->            116432140
TIMEOUT WAIT,         541 ->            116435380
TIMEOUT WAIT,         542 ->            116438620
TIMEOUT WAIT,         543 ->            116441860
TIMEOUT WAIT,         544 ->            116445100
TIMEOUT WAIT,         545 ->            116448340
TIMEOUT WAIT,         546 ->            116451580
TIMEOUT WAIT,         547 ->            116454820
TIMEOUT WAIT,         548 ->            116458060
TIMEOUT WAIT,         549 ->            116461300
TIMEOUT WAIT,         550 ->            116464540
TIMEOUT WAIT,         551 ->            116467780
TIMEOUT WAIT,         552 ->            116471020
TIMEOUT WAIT,         553 ->            116474260
TIMEOUT WAIT,         554 ->            116477500
TIMEOUT WAIT,         555 ->            116480740
TIMEOUT WAIT,         556 ->            116483980
TIMEOUT WAIT,         557 ->            116487220
TIMEOUT WAIT,         558 ->            116490460
TIMEOUT WAIT,         559 ->            116493700
TIMEOUT WAIT,         560 ->            116496940
TIMEOUT WAIT,         561 ->            116500180
TIMEOUT WAIT,         562 ->            116503420
TIMEOUT WAIT,         563 ->            116506660
TIMEOUT WAIT,         564 ->            116509900
TIMEOUT WAIT,         565 ->            116513140
TIMEOUT WAIT,         566 ->            116516380
TIMEOUT WAIT,         567 ->            116519620
TIMEOUT WAIT,         568 ->            116522860
TIMEOUT WAIT,         569 ->            116526100
TIMEOUT WAIT,         570 ->            116529340
TIMEOUT WAIT,         571 ->            116532580
TIMEOUT WAIT,         572 ->            116535820
TIMEOUT WAIT,         573 ->            116539060
TIMEOUT WAIT,         574 ->            116542300
TIMEOUT WAIT,         575 ->            116545540
TIMEOUT WAIT,         576 ->            116548780
TIMEOUT WAIT,         577 ->            116552020
TIMEOUT WAIT,         578 ->            116555260
TIMEOUT WAIT,         579 ->            116558500
TIMEOUT WAIT,         580 ->            116561740
TIMEOUT WAIT,         581 ->            116564980
TIMEOUT WAIT,         582 ->            116568220
TIMEOUT WAIT,         583 ->            116571460
TIMEOUT WAIT,         584 ->            116574700
TIMEOUT WAIT,         585 ->            116577940
TIMEOUT WAIT,         586 ->            116581180
TIMEOUT WAIT,         587 ->            116584420
TIMEOUT WAIT,         588 ->            116587660
TIMEOUT WAIT,         589 ->            116590900
TIMEOUT WAIT,         590 ->            116594140
TIMEOUT WAIT,         591 ->            116597380
TIMEOUT WAIT,         592 ->            116600620
TIMEOUT WAIT,         593 ->            116603860
TIMEOUT WAIT,         594 ->            116607100
TIMEOUT WAIT,         595 ->            116610340
TIMEOUT WAIT,         596 ->            116613580
TIMEOUT WAIT,         597 ->            116616820
TIMEOUT WAIT,         598 ->            116620060
TIMEOUT WAIT,         599 ->            116623300
TIMEOUT WAIT,         600 ->            116626540
TIMEOUT WAIT,         601 ->            116629780
TIMEOUT WAIT,         602 ->            116633020
TIMEOUT WAIT,         603 ->            116636260
TIMEOUT WAIT,         604 ->            116639500
TIMEOUT WAIT,         605 ->            116642740
TIMEOUT WAIT,         606 ->            116645980
TIMEOUT WAIT,         607 ->            116649220
TIMEOUT WAIT,         608 ->            116652460
TIMEOUT WAIT,         609 ->            116655700
TIMEOUT WAIT,         610 ->            116658940
TIMEOUT WAIT,         611 ->            116662180
TIMEOUT WAIT,         612 ->            116665420
TIMEOUT WAIT,         613 ->            116668660
TIMEOUT WAIT,         614 ->            116671900
TIMEOUT WAIT,         615 ->            116675140
TIMEOUT WAIT,         616 ->            116678380
TIMEOUT WAIT,         617 ->            116681620
TIMEOUT WAIT,         618 ->            116684860
TIMEOUT WAIT,         619 ->            116688100
TIMEOUT WAIT,         620 ->            116691340
TIMEOUT WAIT,         621 ->            116694580
TIMEOUT WAIT,         622 ->            116697820
TIMEOUT WAIT,         623 ->            116701060
TIMEOUT WAIT,         624 ->            116704300
TIMEOUT WAIT,         625 ->            116707540
TIMEOUT WAIT,         626 ->            116710780
TIMEOUT WAIT,         627 ->            116714020
TIMEOUT WAIT,         628 ->            116717260
TIMEOUT WAIT,         629 ->            116720500
TIMEOUT WAIT,         630 ->            116723740
TIMEOUT WAIT,         631 ->            116726980
TIMEOUT WAIT,         632 ->            116730220
TIMEOUT WAIT,         633 ->            116733460
TIMEOUT WAIT,         634 ->            116736700
TIMEOUT WAIT,         635 ->            116739940
TIMEOUT WAIT,         636 ->            116743180
TIMEOUT WAIT,         637 ->            116746420
TIMEOUT WAIT,         638 ->            116749660
TIMEOUT WAIT,         639 ->            116752900
TIMEOUT WAIT,         640 ->            116756140
TIMEOUT WAIT,         641 ->            116759380
TIMEOUT WAIT,         642 ->            116762620
TIMEOUT WAIT,         643 ->            116765860
TIMEOUT WAIT,         644 ->            116769100
TIMEOUT WAIT,         645 ->            116772340
TIMEOUT WAIT,         646 ->            116775580
TIMEOUT WAIT,         647 ->            116778820
TIMEOUT WAIT,         648 ->            116782060
TIMEOUT WAIT,         649 ->            116785300
TIMEOUT WAIT,         650 ->            116788540
TIMEOUT WAIT,         651 ->            116791780
TIMEOUT WAIT,         652 ->            116795020
TIMEOUT WAIT,         653 ->            116798260
TIMEOUT WAIT,         654 ->            116801500
TIMEOUT WAIT,         655 ->            116804740
TIMEOUT WAIT,         656 ->            116807980
TIMEOUT WAIT,         657 ->            116811220
TIMEOUT WAIT,         658 ->            116814460
TIMEOUT WAIT,         659 ->            116817700
TIMEOUT WAIT,         660 ->            116820940
TIMEOUT WAIT,         661 ->            116824180
TIMEOUT WAIT,         662 ->            116827420
TIMEOUT WAIT,         663 ->            116830660
TIMEOUT WAIT,         664 ->            116833900
TIMEOUT WAIT,         665 ->            116837140
TIMEOUT WAIT,         666 ->            116840380
TIMEOUT WAIT,         667 ->            116843620
TIMEOUT WAIT,         668 ->            116846860
TIMEOUT WAIT,         669 ->            116850100
TIMEOUT WAIT,         670 ->            116853340
TIMEOUT WAIT,         671 ->            116856580
TIMEOUT WAIT,         672 ->            116859820
TIMEOUT WAIT,         673 ->            116863060
TIMEOUT WAIT,         674 ->            116866300
TIMEOUT WAIT,         675 ->            116869540
TIMEOUT WAIT,         676 ->            116872780
TIMEOUT WAIT,         677 ->            116876020
TIMEOUT WAIT,         678 ->            116879260
TIMEOUT WAIT,         679 ->            116882500
TIMEOUT WAIT,         680 ->            116885740
TIMEOUT WAIT,         681 ->            116888980
TIMEOUT WAIT,         682 ->            116892220
TIMEOUT WAIT,         683 ->            116895460
TIMEOUT WAIT,         684 ->            116898700
TIMEOUT WAIT,         685 ->            116901940
TIMEOUT WAIT,         686 ->            116905180
TIMEOUT WAIT,         687 ->            116908420
TIMEOUT WAIT,         688 ->            116911660
TIMEOUT WAIT,         689 ->            116914900
TIMEOUT WAIT,         690 ->            116918140
TIMEOUT WAIT,         691 ->            116921380
TIMEOUT WAIT,         692 ->            116924620
TIMEOUT WAIT,         693 ->            116927860
TIMEOUT WAIT,         694 ->            116931100
TIMEOUT WAIT,         695 ->            116934340
TIMEOUT WAIT,         696 ->            116937580
TIMEOUT WAIT,         697 ->            116940820
TIMEOUT WAIT,         698 ->            116944060
TIMEOUT WAIT,         699 ->            116947300
TIMEOUT WAIT,         700 ->            116950540
TIMEOUT WAIT,         701 ->            116953780
TIMEOUT WAIT,         702 ->            116957020
TIMEOUT WAIT,         703 ->            116960260
TIMEOUT WAIT,         704 ->            116963500
TIMEOUT WAIT,         705 ->            116966740
TIMEOUT WAIT,         706 ->            116969980
TIMEOUT WAIT,         707 ->            116973220
TIMEOUT WAIT,         708 ->            116976460
TIMEOUT WAIT,         709 ->            116979700
TIMEOUT WAIT,         710 ->            116982940
TIMEOUT WAIT,         711 ->            116986180
TIMEOUT WAIT,         712 ->            116989420
TIMEOUT WAIT,         713 ->            116992660
TIMEOUT WAIT,         714 ->            116995900
TIMEOUT WAIT,         715 ->            116999140
TIMEOUT WAIT,         716 ->            117002380
TIMEOUT WAIT,         717 ->            117005620
TIMEOUT WAIT,         718 ->            117008860
TIMEOUT WAIT,         719 ->            117012100
TIMEOUT WAIT,         720 ->            117015340
TIMEOUT WAIT,         721 ->            117018580
TIMEOUT WAIT,         722 ->            117021820
TIMEOUT WAIT,         723 ->            117025060
TIMEOUT WAIT,         724 ->            117028300
TIMEOUT WAIT,         725 ->            117031540
TIMEOUT WAIT,         726 ->            117034780
TIMEOUT WAIT,         727 ->            117038020
TIMEOUT WAIT,         728 ->            117041260
TIMEOUT WAIT,         729 ->            117044500
TIMEOUT WAIT,         730 ->            117047740
TIMEOUT WAIT,         731 ->            117050980
TIMEOUT WAIT,         732 ->            117054220
TIMEOUT WAIT,         733 ->            117057460
TIMEOUT WAIT,         734 ->            117060700
TIMEOUT WAIT,         735 ->            117063940
TIMEOUT WAIT,         736 ->            117067180
TIMEOUT WAIT,         737 ->            117070420
TIMEOUT WAIT,         738 ->            117073660
TIMEOUT WAIT,         739 ->            117076900
TIMEOUT WAIT,         740 ->            117080140
TIMEOUT WAIT,         741 ->            117083380
TIMEOUT WAIT,         742 ->            117086620
TIMEOUT WAIT,         743 ->            117089860
TIMEOUT WAIT,         744 ->            117093100
TIMEOUT WAIT,         745 ->            117096340
TIMEOUT WAIT,         746 ->            117099580
TIMEOUT WAIT,         747 ->            117102820
TIMEOUT WAIT,         748 ->            117106060
TIMEOUT WAIT,         749 ->            117109300
TIMEOUT WAIT,         750 ->            117112540
TIMEOUT WAIT,         751 ->            117115780
TIMEOUT WAIT,         752 ->            117119020
TIMEOUT WAIT,         753 ->            117122260
TIMEOUT WAIT,         754 ->            117125500
TIMEOUT WAIT,         755 ->            117128740
TIMEOUT WAIT,         756 ->            117131980
TIMEOUT WAIT,         757 ->            117135220
TIMEOUT WAIT,         758 ->            117138460
TIMEOUT WAIT,         759 ->            117141700
TIMEOUT WAIT,         760 ->            117144940
TIMEOUT WAIT,         761 ->            117148180
TIMEOUT WAIT,         762 ->            117151420
TIMEOUT WAIT,         763 ->            117154660
TIMEOUT WAIT,         764 ->            117157900
TIMEOUT WAIT,         765 ->            117161140
TIMEOUT WAIT,         766 ->            117164380
TIMEOUT WAIT,         767 ->            117167620
TIMEOUT WAIT,         768 ->            117170860
TIMEOUT WAIT,         769 ->            117174100
TIMEOUT WAIT,         770 ->            117177340
TIMEOUT WAIT,         771 ->            117180580
TIMEOUT WAIT,         772 ->            117183820
TIMEOUT WAIT,         773 ->            117187060
TIMEOUT WAIT,         774 ->            117190300
TIMEOUT WAIT,         775 ->            117193540
TIMEOUT WAIT,         776 ->            117196780
TIMEOUT WAIT,         777 ->            117200020
TIMEOUT WAIT,         778 ->            117203260
TIMEOUT WAIT,         779 ->            117206500
TIMEOUT WAIT,         780 ->            117209740
TIMEOUT WAIT,         781 ->            117212980
TIMEOUT WAIT,         782 ->            117216220
TIMEOUT WAIT,         783 ->            117219460
TIMEOUT WAIT,         784 ->            117222700
TIMEOUT WAIT,         785 ->            117225940
TIMEOUT WAIT,         786 ->            117229180
TIMEOUT WAIT,         787 ->            117232420
TIMEOUT WAIT,         788 ->            117235660
TIMEOUT WAIT,         789 ->            117238900
TIMEOUT WAIT,         790 ->            117242140
TIMEOUT WAIT,         791 ->            117245380
TIMEOUT WAIT,         792 ->            117248620
TIMEOUT WAIT,         793 ->            117251860
TIMEOUT WAIT,         794 ->            117255100
TIMEOUT WAIT,         795 ->            117258340
TIMEOUT WAIT,         796 ->            117261580
TIMEOUT WAIT,         797 ->            117264820
TIMEOUT WAIT,         798 ->            117268060
TIMEOUT WAIT,         799 ->            117271300
TIMEOUT WAIT,         800 ->            117274540
TIMEOUT WAIT,         801 ->            117277780
GEN_COUNTER =         736           117281020
Warning : Trigger level flag (LCR2) is not set in DUT : UART           117281020
TESTBENCH: DIFF_COUNTER =           1           117281020




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         735           117281070
SUCCESS APB: APB first cycle            117281121
SUCCESS APB: APB second cycle            117281221
READ: reg_val =  97           117281320
ERROR FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           117281320
ACTUAL DATA = 11101001           117281320
TESTBENCH: DIFF_COUNTER =           0           117281321
GEN_COUNTER =         737           119876260
Timeout interrupt detected successfully           119876260
GEN_COUNTER =         738           119876260
TESTBENCH: DIFF_COUNTER =           2           119876260




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         736           119876370
SUCCESS APB: APB first cycle            119876421
SUCCESS APB: APB second cycle            119876521
READ: reg_val =  97           119876620
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           119876620
ACTUAL DATA = 01100001           119876620




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           119876621
Driver counter =         737           119876670
SUCCESS APB: APB first cycle            119876721
SUCCESS APB: APB second cycle            119876821
READ: reg_val =  97           119876920
SUCCESS FROM MONITOR	:	LSR REGISTER MATCH
EXPECTED DATA = 01100001           119876920
ACTUAL DATA = 01100001           119876920
SUCCESS APB: APB first cycle            119877021
SUCCESS APB: APB second cycle            119877121
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 10110110           119877220
ACTUAL DATA = 10111011           119877220
TESTBENCH: DIFF_COUNTER =           0           119877221
random_object_id=         11           119879608
INFO  @ 119879608ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         11
QUEUE_SIZE =          15           119879608
GEN_COUNTER =         739           119879608
Data = 10000000           119879608
Mask = 00011111           119879608
config Data = 01110110           119879608
config Data = 10010110           119879608
BAUD_VALUE =       19200
GEN_COUNTER =         740           119879608
Data = 00111100           119879608
Mask = 00000000           119879608
config Data = 11110010           119879608
config Data = 00111100           119879608
GEN_COUNTER =         741           119879608
Data = 00000000           119879608
Mask = 00000000           119879608
config Data = 00100001           119879608
config Data = 00000000           119879608
GEN_COUNTER =         742           119879608
Data = 00011111           119879608
Mask = 00011111           119879608
config Data = 01111100           119879608
config Data = 00011100           119879608
GEN_COUNTER =         743           119879608
Data = 01011111           119879608
Mask = 01011111           119879608
config Data = 01100001           119879608
config Data = 01000001           119879608
GEN_COUNTER =         744           119879608
Data = 11111101           119879608
Mask = 11111101           119879608
config Data = 11110010           119879608
config Data = 11110000           119879608
GEN_COUNTER =         745           119879608
Data = 11101111           119879608
Mask = 11101111           119879608
config Data = 11110011           119879608
config Data = 11100011           119879608
TESTBENCH: DIFF_COUNTER =           7           119879608
FRAME_COUNT =           1           119879608
PAR_VAL = 1           119879608
CHARACTER FRAME TIME =          10           119879608
CHARACTER LENGTH = 11           119879608
***** Starting detection on Receiver side *****119879608




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Driver counter =         738           119879670
SUCCESS APB: APB first cycle            119879721
SUCCESS APB: APB second cycle            119879821




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            119879920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010110
DLAB = 0
addr_offst = 00           119879920
write_reg: wr_data	=	10010110
byte_en	=	0001
Update bit fields           119879920
TESTBENCH: DIFF_COUNTER =           6           119879920
LCR_REG_VAL = 10010110           119879920
LCR_REG_TEMP = 10010110           119879920
Driver counter =         739           119879970
SUCCESS APB: APB first cycle            119880021
SUCCESS APB: APB second cycle            119880121




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            119880220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           119880220
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           119880220
TESTBENCH: DIFF_COUNTER =           5           119880220
Driver counter =         740           119880270
SUCCESS APB: APB first cycle            119880321
SUCCESS APB: APB second cycle            119880421




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            119880520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           119880520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           119880520
TESTBENCH: DIFF_COUNTER =           4           119880520
Driver counter =         741           119880570
SUCCESS APB: APB first cycle            119880621
SUCCESS APB: APB second cycle            119880721




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            119880820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011100
DLAB = 1
addr_offst = 00           119880820
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields           119880820
TESTBENCH: DIFF_COUNTER =           3           119880820
LCR_REG_VAL = 00011100           119880820
LCR_REG_TEMP = 00011100           119880820
Driver counter =         742           119880870
SUCCESS APB: APB first cycle            119880921
SUCCESS APB: APB second cycle            119881021
INFO  @ 119881066ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
Warning : FIFO empty




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            119881120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 01000001
DLAB = 0
addr_offst = 00           119881120
write_reg: wr_data	=	01000001
byte_en	=	0001
Update bit fields           119881120
TESTBENCH: DIFF_COUNTER =           2           119881120
LCR_REG_VAL = 01000001           119881120
LCR_REG_TEMP = 01000001           119881120
Driver counter =         743           119881170
SUCCESS APB: APB first cycle            119881221
SUCCESS APB: APB second cycle            119881321




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            119881420
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11110000
DLAB = 0
addr_offst = 00           119881420
write_reg: wr_data	=	11110000
byte_en	=	0001
Update bit fields           119881420
TESTBENCH: DIFF_COUNTER =           1           119881420
FCR_REG_VAL = 11000001           119881420
FCR_REG_TEMP = 11000001           119881420
Driver counter =         744           119881470
SUCCESS APB: APB first cycle            119881521
SUCCESS APB: APB second cycle            119881621
Updating Regmap at            119881720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 11100011
DLAB = 0
addr_offst = 00           119881720
write_reg: wr_data	=	11100011
byte_en	=	0001
Update bit fields           119881720
TESTBENCH: DIFF_COUNTER =           0           119881720
MCR_REG_VAL = 00000011           119881720
MCR_REG_TEMP = 00000011           119881720
SUCCESS: rx_Start bit detected after 8 cycles119906500
**** Initiate capturing frame bits ***********119906500
SUCCESS: tx_Start bit detected after 8 cycles119906500
INFO  @ 119906500ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
Receiving frame without parity	->	120217540
TRANSMISSION without parity ->            120217540
ERROR: FRAMING ERROR detected           120269380
addr_offst = 00           120269380
write_reg: wr_data	=	01010000
byte_en	=	0001
Update bit fields           120269380
data is 01010000

INFO  @ 120269380ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:ERROR: FRAMING ERROR detected
LSR_REG_VAL = 11101001           120269380
LSR_REG_TEMP = 11101001           120269380
IIR_REG_VAL = 11000110           120269380
IIR_REG_TEMP = 11000110           120269380
COLLECTING IIR COVERAGE           120269380
IIR[3:1] = 011           120269380
INFO  @ 120295300ns : testbench.u_uart_tx_bfm.capture_frame	:	TX: IGNORE PARITY BIT: STOP NOT DETECTED
GEN_COUNTER =         746           130251820
TESTBENCH: DIFF_COUNTER =           1           130251820




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         745           130251870
SUCCESS APB: APB first cycle            130251921
SUCCESS APB: APB second cycle            130252021
READ: reg_val = 198           130252120
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000110           130252120
ACTUAL DATA = 11000000           130252120
TESTBENCH: DIFF_COUNTER =           0           130252121
ERROR: RECEIVER LINE INTERRUPT IS NOT DETECTED IN IIR even after OVER-RUN error scenerio           130252121
random_object_id=         10           130252198
INFO  @ 130252198ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=         10
QUEUE_SIZE =          16           130252198
random_object_id=          9           130252306
INFO  @ 130252306ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          9
QUEUE_SIZE =          17           130252306
LCR_REG_VAL = 00000000           130252320
LCR_REG_TEMP = 00000000           130252320
LSR_REG_VAL = 01100000           130252320
LSR_REG_TEMP = 01100000           130252320
FCR_REG_VAL = 00000001           130252320
FCR_REG_TEMP = 00000001           130252320
IIR_REG_VAL = 11000001           130252320
IIR_REG_TEMP = 11000001           130252320
COLLECTING IIR COVERAGE           130252320
IIR[3:1] = 000           130252320
IER_REG_VAL = 00000000           130252320
IER_REG_TEMP = 00000000           130252320
MCR_REG_VAL = 00000000           130252320
MCR_REG_TEMP = 00000000           130252320
MSR_REG_VAL = 00000000           130252320
MSR_REG_TEMP = 00000000           130252320
DLL_REG_VAL = 00000000           130252320
DLL_REG_TEMP = 00000000           130252320
DLL, DLM has changed           130252320
GEN_COUNTER =         747           130252420
Data = 10000000           130252420
Mask = 00011111           130252420
config Data = 01001100           130252420
config Data = 10001100           130252420
BAUD_VALUE =       19200
GEN_COUNTER =         748           130252420
Data = 00111100           130252420
Mask = 00000000           130252420
config Data = 01011100           130252420
config Data = 00111100           130252420
GEN_COUNTER =         749           130252420
Data = 00000000           130252420
Mask = 00000000           130252420
config Data = 01111100           130252420
config Data = 00000000           130252420
GEN_COUNTER =         750           130252420
Data = 00011111           130252420
Mask = 00011111           130252420
config Data = 00011100           130252420
config Data = 00011100           130252420
GEN_COUNTER =         751           130252420
Data = 00011111           130252420
Mask = 00011111           130252420
config Data = 00100000           130252420
config Data = 00000000           130252420
GEN_COUNTER =         752           130252420
Data = 11111101           130252420
Mask = 11111101           130252420
config Data = 00100110           130252420
config Data = 00100100           130252420
GEN_COUNTER =         753           130252420
Data = 00000100           130252420
Mask = 00000000           130252420
config Data = 00010101           130252420
config Data = 00000100           130252420
TESTBENCH: DIFF_COUNTER =           7           130252420
FRAME_COUNT =           1           130252420
PAR_VAL = 1           130252420
CHARACTER FRAME TIME =           7           130252420
CHARACTER LENGTH = 00           130252420
***** Starting detection on Receiver side *****130252420




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
MSR_REG_VAL = 11111011           130252520
MSR_REG_TEMP = 11111011           130252520
Driver counter =         746           130252570
SUCCESS APB: APB first cycle            130252621
SUCCESS APB: APB second cycle            130252721




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            130252820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10001100
DLAB = 0
addr_offst = 00           130252820
write_reg: wr_data	=	10001100
byte_en	=	0001
Update bit fields           130252820
TESTBENCH: DIFF_COUNTER =           6           130252820
LCR_REG_VAL = 10001100           130252820
LCR_REG_TEMP = 10001100           130252820
Driver counter =         747           130252870
SUCCESS APB: APB first cycle            130252921
SUCCESS APB: APB second cycle            130253021




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            130253120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           130253120
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           130253120
TESTBENCH: DIFF_COUNTER =           5           130253120
DLL_REG_VAL = 00111100           130253120
DLL_REG_TEMP = 00111100           130253120
DLL, DLM has changed           130253120
Driver counter =         748           130253170
SUCCESS APB: APB first cycle            130253221
SUCCESS APB: APB second cycle            130253321




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            130253420
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           130253420
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           130253420
TESTBENCH: DIFF_COUNTER =           4           130253420
Driver counter =         749           130253470
SUCCESS APB: APB first cycle            130253521
SUCCESS APB: APB second cycle            130253621




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            130253720
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011100
DLAB = 1
addr_offst = 00           130253720
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields           130253720
TESTBENCH: DIFF_COUNTER =           3           130253720
LCR_REG_VAL = 00011100           130253720
LCR_REG_TEMP = 00011100           130253720
Driver counter =         750           130253770
SUCCESS APB: APB first cycle            130253821
SUCCESS APB: APB second cycle            130253921




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            130254020
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00           130254020
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           130254020
TESTBENCH: DIFF_COUNTER =           2           130254020
LCR_REG_VAL = 00000000           130254020
LCR_REG_TEMP = 00000000           130254020
Driver counter =         751           130254070
SUCCESS APB: APB first cycle            130254121
SUCCESS APB: APB second cycle            130254221




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            130254320
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 00100100
DLAB = 0
addr_offst = 00           130254320
write_reg: wr_data	=	00100100
byte_en	=	0001
Update bit fields           130254320
TESTBENCH: DIFF_COUNTER =           1           130254320
FCR_REG_VAL = 00000101           130254320
FCR_REG_TEMP = 00000101           130254320
Driver counter =         752           130254370
SUCCESS APB: APB first cycle            130254421
SUCCESS APB: APB second cycle            130254521
Updating Regmap at            130254620
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000100
DLAB = 0
addr_offst = 00           130254620
write_reg: wr_data	=	00000100
byte_en	=	0001
Update bit fields           130254620
TESTBENCH: DIFF_COUNTER =           0           130254620
IER_REG_VAL = 00000100           130254620
IER_REG_TEMP = 00000100           130254620
SUCCESS: rx_Start bit detected after 8 cycles130276174
**** Initiate capturing frame bits ***********130276174
Receiving frame without parity	->	130535374
SUCCESS: STOP bit detected           130587214
addr_offst = 00           130587214
write_reg: wr_data	=	01001000
byte_en	=	0001
Update bit fields           130587214
data is 01001000

LSR_REG_VAL = 01100001           130587268
LSR_REG_TEMP = 01100001           130587268
IIR_REG_VAL = 11001001           132038734
IIR_REG_TEMP = 11001001           132038734
COLLECTING IIR COVERAGE           132038734
IIR[3:1] = 100           132038734
GEN_COUNTER =         754           136422454
Data = 00011111           136422454
Mask = 00011111           136422454
config Data = 00111000           136422454
config Data = 00011000           136422454
TESTBENCH: DIFF_COUNTER =           1           136422454
FRAME_COUNT =           1           136422454
PAR_VAL = 0           136422454
CHARACTER FRAME TIME =           7           136422454
CHARACTER LENGTH = 00           136422454
***** Starting detection on Receiver side *****136422454




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         753           136422570
SUCCESS APB: APB first cycle            136422621
SUCCESS APB: APB second cycle            136422721
Updating Regmap at            136422820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011000
DLAB = 0
addr_offst = 00           136422820
write_reg: wr_data	=	00011000
byte_en	=	0001
Update bit fields           136422820
TESTBENCH: DIFF_COUNTER =           0           136422820
LCR_REG_VAL = 00011000           136422820
LCR_REG_TEMP = 00011000           136422820
SUCCESS: rx_Start bit detected after 8 cycles136448374
**** Initiate capturing frame bits ***********136448374
RX:ERROR: EVEN PARITY ERROR           136759414
LSR_REG_VAL = 11100101           136759414
LSR_REG_TEMP = 11100101           136759414
IIR_REG_VAL = 11001110           136759414
IIR_REG_TEMP = 11001110           136759414
COLLECTING IIR COVERAGE           136759414
IIR[3:1] = 111           136759414
LSR_DATA = 11100101           136759424
LSR_DATA_INTF = 11100101           136759424
FRAME_COUNT =           2           136785334
PAR_VAL = 1           136785334
PAR_FRAME = 1
i =           5           136785334
CHARACTER FRAME TIME =           8           136785334
CHARACTER LENGTH = 00           136785334
fifo top :          0
addr_offst = 00           136788574
write_reg: wr_data	=	01001000
byte_en	=	0001
Update bit fields           136788574
data is 01001000
GEN_COUNTER =         755           136788574
TESTBENCH: DIFF_COUNTER =           1           136788574




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         754           136788670
SUCCESS APB: APB first cycle            136788721
SUCCESS APB: APB second cycle            136788821
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01001000           136788920
ACTUAL DATA = 00001001           136788920
IIR_REG_VAL = 11000110           136788920
IIR_REG_TEMP = 11000110           136788920
COLLECTING IIR COVERAGE           136788920
IIR[3:1] = 011           136788920
TESTBENCH: DIFF_COUNTER =           0           136788921
uart_data : 00001001  vs BFM_data: 01001000           136788921
LSR_REG_VAL = 11100100           136788952
LSR_REG_TEMP = 11100100           136788952
ERROR: FRAMING ERROR detected           136811254
addr_offst = 00           136811254
write_reg: wr_data	=	01001000
byte_en	=	0001
Update bit fields           136811254
data is 01001000

LSR_REG_VAL = 11101100           136811254
LSR_REG_TEMP = 11101100           136811254
LSR_REG_VAL = 11101101           136811308
LSR_REG_TEMP = 11101101           136811308
***** Starting detection on Receiver side *****136840414
SUCCESS: rx_Start bit detected after 8 cycles136866334
**** Initiate capturing frame bits ***********136866334
fifo top :          0
addr_offst = 00           137154694
write_reg: wr_data	=	01001000
byte_en	=	0001
Update bit fields           137154694
data is 01001000
GEN_COUNTER =         756           137154694
TESTBENCH: DIFF_COUNTER =           1           137154694




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         755           137154770
SUCCESS APB: APB first cycle            137154821
SUCCESS APB: APB second cycle            137154921
ERROR FROM MONITOR	:	RCVR REGISTER MATCH
EXPECTED DATA = 01001000           137155020
ACTUAL DATA = 00001001           137155020
TESTBENCH: DIFF_COUNTER =           0           137155021
uart_data : 00001001  vs BFM_data: 01001000           137155021
-----------------------------------------------------------------
Dut Error @ 137155021ns : $unit_0x68a90024.uart_error_injection_tc.start	:
ERROR: UART is NOT sampling data at the 8th B_CLK
-----------------------------------------------------------------

LSR_REG_VAL = 11101100           137155072
LSR_REG_TEMP = 11101100           137155072
random_object_id=          4           137155126
INFO  @ 137155126ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          4
QUEUE_SIZE =          18           137155126
GEN_COUNTER =         757           137155126
Data = 00001111           137155126
Mask = 11110000           137155126
config Data = 11111011           137155126
config Data = 11111111           137155126
GEN_COUNTER =         758           137155126
GEN_COUNTER =         759           137155126
Data = 00000000           137155126
Mask = 00000000           137155126
config Data = 10011011           137155126
config Data = 00000000           137155126
TESTBENCH: DIFF_COUNTER =           3           137155126




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Driver counter =         756           137155270
SUCCESS APB: APB first cycle            137155321
SUCCESS APB: APB second cycle            137155421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            137155520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 11111111
DLAB = 0
addr_offst = 00           137155520
write_reg: wr_data	=	11111111
byte_en	=	0001
Update bit fields           137155520
TESTBENCH: DIFF_COUNTER =           2           137155520
IER_REG_VAL = 00001111           137155520
IER_REG_TEMP = 00001111           137155520
Driver counter =         757           137155570
SUCCESS APB: APB first cycle            137155621
SUCCESS APB: APB second cycle            137155721
READ: reg_val = 251           137155820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011           137155820
ACTUAL DATA = 11111011           137155820
MSR_REG_VAL = 11110000           137155820
MSR_REG_TEMP = 11110000           137155820




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

TESTBENCH: DIFF_COUNTER =           1           137155821
Driver counter =         758           137155870
SUCCESS APB: APB first cycle            137155921
SUCCESS APB: APB second cycle            137156021
Updating Regmap at            137156120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00           137156120
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           137156120
TESTBENCH: DIFF_COUNTER =           0           137156120
SUCCESS : Default values output control pins of Modem Control Logic is identified           137156120
GEN_COUNTER =         760           137156120
Data = 00000110           137156120
Mask = 00000000           137156120
config Data = 01101111           137156120
config Data = 00000110           137156120
TESTBENCH: DIFF_COUNTER =           1           137156120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         759           137156270
SUCCESS APB: APB first cycle            137156321
SUCCESS APB: APB second cycle            137156421
Updating Regmap at            137156520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00           137156520
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields           137156520
TESTBENCH: DIFF_COUNTER =           0           137156520
MCR_REG_VAL = 00000110           137156520
MCR_REG_TEMP = 00000110           137156520
CHECK_DATA = 00000110	TEMP_DATA = 00000110           137156520
SUCCESS : MCR configured output control pins to correct values           137156520
GEN_COUNTER =         761           137156520
Data = 00000011           137156520
Mask = 00000000           137156520
config Data = 01101010           137156520
config Data = 00000011           137156520
TESTBENCH: DIFF_COUNTER =           1           137156520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         760           137156670
SUCCESS APB: APB first cycle            137156721
SUCCESS APB: APB second cycle            137156821
Updating Regmap at            137156920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00           137156920
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields           137156920
TESTBENCH: DIFF_COUNTER =           0           137156920
MCR_REG_VAL = 00000011           137156920
MCR_REG_TEMP = 00000011           137156920
CHECK_DATA = 00000011	TEMP_DATA = 00000011           137156920
SUCCESS : MCR configured output control pins to correct values           137156920
GEN_COUNTER =         762           137156920
Data = 00001100           137156920
Mask = 00000000           137156920
config Data = 10110010           137156920
config Data = 00001100           137156920
TESTBENCH: DIFF_COUNTER =           1           137156920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         761           137157070
SUCCESS APB: APB first cycle            137157121
SUCCESS APB: APB second cycle            137157221
Updating Regmap at            137157320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00           137157320
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields           137157320
TESTBENCH: DIFF_COUNTER =           0           137157320
MCR_REG_VAL = 00001100           137157320
MCR_REG_TEMP = 00001100           137157320
CHECK_DATA = 00001100	TEMP_DATA = 00001100           137157320
SUCCESS : MCR configured output control pins to correct values           137157320
GEN_COUNTER =         763           137157320
Data = 00000000           137157320
Mask = 00000000           137157320
config Data = 00010110           137157320
config Data = 00000000           137157320
TESTBENCH: DIFF_COUNTER =           1           137157320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         762           137157470
SUCCESS APB: APB first cycle            137157521
SUCCESS APB: APB second cycle            137157621
Updating Regmap at            137157720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00           137157720
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           137157720
TESTBENCH: DIFF_COUNTER =           0           137157720
MCR_REG_VAL = 00000000           137157720
MCR_REG_TEMP = 00000000           137157720
CHECK_DATA = 00000000	TEMP_DATA = 00000000           137157720
SUCCESS : MCR configured output control pins to correct values           137157720
GEN_COUNTER =         764           137157720
Data = 00000111           137157720
Mask = 00000000           137157720
config Data = 01110110           137157720
config Data = 00000111           137157720
TESTBENCH: DIFF_COUNTER =           1           137157720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         763           137157870
SUCCESS APB: APB first cycle            137157921
SUCCESS APB: APB second cycle            137158021
Updating Regmap at            137158120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000111
DLAB = 0
addr_offst = 00           137158120
write_reg: wr_data	=	00000111
byte_en	=	0001
Update bit fields           137158120
TESTBENCH: DIFF_COUNTER =           0           137158120
MCR_REG_VAL = 00000111           137158120
MCR_REG_TEMP = 00000111           137158120
CHECK_DATA = 00000111	TEMP_DATA = 00000111           137158120
SUCCESS : MCR configured output control pins to correct values           137158120
GEN_COUNTER =         765           137158120
Data = 00000000           137158120
Mask = 00000000           137158120
config Data = 00100110           137158120
config Data = 00000000           137158120
TESTBENCH: DIFF_COUNTER =           1           137158120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         764           137158270
SUCCESS APB: APB first cycle            137158321
SUCCESS APB: APB second cycle            137158421
Updating Regmap at            137158520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000000
DLAB = 0
addr_offst = 00           137158520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           137158520
TESTBENCH: DIFF_COUNTER =           0           137158520
MCR_REG_VAL = 00000000           137158520
MCR_REG_TEMP = 00000000           137158520
CHECK_DATA = 00000000	TEMP_DATA = 00000000           137158520
SUCCESS : MCR configured output control pins to correct values           137158520
GEN_COUNTER =         766           137158520
Data = 00001000           137158520
Mask = 00000000           137158520
config Data = 01010010           137158520
config Data = 00001000           137158520
TESTBENCH: DIFF_COUNTER =           1           137158520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         765           137158670
SUCCESS APB: APB first cycle            137158721
SUCCESS APB: APB second cycle            137158821
Updating Regmap at            137158920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001000
DLAB = 0
addr_offst = 00           137158920
write_reg: wr_data	=	00001000
byte_en	=	0001
Update bit fields           137158920
TESTBENCH: DIFF_COUNTER =           0           137158920
MCR_REG_VAL = 00001000           137158920
MCR_REG_TEMP = 00001000           137158920
CHECK_DATA = 00001000	TEMP_DATA = 00001000           137158920
SUCCESS : MCR configured output control pins to correct values           137158920
GEN_COUNTER =         767           137158920
Data = 00000101           137158920
Mask = 00000000           137158920
config Data = 00001100           137158920
config Data = 00000101           137158920
TESTBENCH: DIFF_COUNTER =           1           137158920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         766           137159070
SUCCESS APB: APB first cycle            137159121
SUCCESS APB: APB second cycle            137159221
Updating Regmap at            137159320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000101
DLAB = 0
addr_offst = 00           137159320
write_reg: wr_data	=	00000101
byte_en	=	0001
Update bit fields           137159320
TESTBENCH: DIFF_COUNTER =           0           137159320
MCR_REG_VAL = 00000101           137159320
MCR_REG_TEMP = 00000101           137159320
CHECK_DATA = 00000101	TEMP_DATA = 00000101           137159320
SUCCESS : MCR configured output control pins to correct values           137159320
GEN_COUNTER =         768           137159320
Data = 00000001           137159320
Mask = 00000000           137159320
config Data = 10001110           137159320
config Data = 00000001           137159320
TESTBENCH: DIFF_COUNTER =           1           137159320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         767           137159470
SUCCESS APB: APB first cycle            137159521
SUCCESS APB: APB second cycle            137159621
Updating Regmap at            137159720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000001
DLAB = 0
addr_offst = 00           137159720
write_reg: wr_data	=	00000001
byte_en	=	0001
Update bit fields           137159720
TESTBENCH: DIFF_COUNTER =           0           137159720
MCR_REG_VAL = 00000001           137159720
MCR_REG_TEMP = 00000001           137159720
CHECK_DATA = 00000001	TEMP_DATA = 00000001           137159720
SUCCESS : MCR configured output control pins to correct values           137159720
GEN_COUNTER =         769           137159720
Data = 00000110           137159720
Mask = 00000000           137159720
config Data = 01111101           137159720
config Data = 00000110           137159720
TESTBENCH: DIFF_COUNTER =           1           137159720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         768           137159870
SUCCESS APB: APB first cycle            137159921
SUCCESS APB: APB second cycle            137160021
Updating Regmap at            137160120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00           137160120
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields           137160120
TESTBENCH: DIFF_COUNTER =           0           137160120
MCR_REG_VAL = 00000110           137160120
MCR_REG_TEMP = 00000110           137160120
CHECK_DATA = 00000110	TEMP_DATA = 00000110           137160120
SUCCESS : MCR configured output control pins to correct values           137160120
GEN_COUNTER =         770           137160120
Data = 00001111           137160120
Mask = 00000000           137160120
config Data = 11110110           137160120
config Data = 00001111           137160120
TESTBENCH: DIFF_COUNTER =           1           137160120




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         769           137160270
SUCCESS APB: APB first cycle            137160321
SUCCESS APB: APB second cycle            137160421
Updating Regmap at            137160520
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001111
DLAB = 0
addr_offst = 00           137160520
write_reg: wr_data	=	00001111
byte_en	=	0001
Update bit fields           137160520
TESTBENCH: DIFF_COUNTER =           0           137160520
MCR_REG_VAL = 00001111           137160520
MCR_REG_TEMP = 00001111           137160520
CHECK_DATA = 00001111	TEMP_DATA = 00001111           137160520
SUCCESS : MCR configured output control pins to correct values           137160520
GEN_COUNTER =         771           137160520
Data = 00001100           137160520
Mask = 00000000           137160520
config Data = 01101110           137160520
config Data = 00001100           137160520
TESTBENCH: DIFF_COUNTER =           1           137160520




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         770           137160670
SUCCESS APB: APB first cycle            137160721
SUCCESS APB: APB second cycle            137160821
Updating Regmap at            137160920
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001100
DLAB = 0
addr_offst = 00           137160920
write_reg: wr_data	=	00001100
byte_en	=	0001
Update bit fields           137160920
TESTBENCH: DIFF_COUNTER =           0           137160920
MCR_REG_VAL = 00001100           137160920
MCR_REG_TEMP = 00001100           137160920
CHECK_DATA = 00001100	TEMP_DATA = 00001100           137160920
SUCCESS : MCR configured output control pins to correct values           137160920
GEN_COUNTER =         772           137160920
Data = 00001001           137160920
Mask = 00000000           137160920
config Data = 10001101           137160920
config Data = 00001001           137160920
TESTBENCH: DIFF_COUNTER =           1           137160920




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         771           137161070
SUCCESS APB: APB first cycle            137161121
SUCCESS APB: APB second cycle            137161221
Updating Regmap at            137161320
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00           137161320
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields           137161320
TESTBENCH: DIFF_COUNTER =           0           137161320
MCR_REG_VAL = 00001001           137161320
MCR_REG_TEMP = 00001001           137161320
CHECK_DATA = 00001001	TEMP_DATA = 00001001           137161320
SUCCESS : MCR configured output control pins to correct values           137161320
GEN_COUNTER =         773           137161320
Data = 00000110           137161320
Mask = 00000000           137161320
config Data = 10011011           137161320
config Data = 00000110           137161320
TESTBENCH: DIFF_COUNTER =           1           137161320




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         772           137161470
SUCCESS APB: APB first cycle            137161521
SUCCESS APB: APB second cycle            137161621
Updating Regmap at            137161720
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00000110
DLAB = 0
addr_offst = 00           137161720
write_reg: wr_data	=	00000110
byte_en	=	0001
Update bit fields           137161720
TESTBENCH: DIFF_COUNTER =           0           137161720
MCR_REG_VAL = 00000110           137161720
MCR_REG_TEMP = 00000110           137161720
CHECK_DATA = 00000110	TEMP_DATA = 00000110           137161720
SUCCESS : MCR configured output control pins to correct values           137161720
GEN_COUNTER =         774           137161720
Data = 00001001           137161720
Mask = 00000000           137161720
config Data = 00000101           137161720
config Data = 00001001           137161720
TESTBENCH: DIFF_COUNTER =           1           137161720




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         773           137161870
SUCCESS APB: APB first cycle            137161921
SUCCESS APB: APB second cycle            137162021
Updating Regmap at            137162120
actual_addr = 100
reg_addr = 100
from regmap: wr_data = 00001001
DLAB = 0
addr_offst = 00           137162120
write_reg: wr_data	=	00001001
byte_en	=	0001
Update bit fields           137162120
TESTBENCH: DIFF_COUNTER =           0           137162120
MCR_REG_VAL = 00001001           137162120
MCR_REG_TEMP = 00001001           137162120
CHECK_DATA = 00001001	TEMP_DATA = 00001001           137162120
SUCCESS : MCR configured output control pins to correct values           137162120
GEN_COUNTER =         775           137162146
TESTBENCH: DIFF_COUNTER =           1           137162146
MSR_REG_VAL = 10000111           137162146
MSR_REG_TEMP = 10000111           137162146




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         774           137162270
SUCCESS APB: APB first cycle            137162321
SUCCESS APB: APB second cycle            137162421
READ: reg_val = 135           137162520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10000111           137162520
ACTUAL DATA = 10000111           137162520
MSR_REG_VAL = 10000000           137162520
MSR_REG_TEMP = 10000000           137162520
TESTBENCH: DIFF_COUNTER =           0           137162521
1. PR_DATA = 10000111	PSEL = 1           137162521
2. PR_DATA = 10000111	PSEL = 0           137162620
CONFIG_BIT = 0111           137162620
SUCCESS  : Model control inputs getting reflected in MSR           137162620
GEN_COUNTER =         776           137162632
TESTBENCH: DIFF_COUNTER =           1           137162632
MSR_REG_VAL = 10010001           137162632
MSR_REG_TEMP = 10010001           137162632




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         775           137162770
SUCCESS APB: APB first cycle            137162821
SUCCESS APB: APB second cycle            137162921
READ: reg_val = 145           137163020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10010001           137163020
ACTUAL DATA = 10010001           137163020
MSR_REG_VAL = 10010000           137163020
MSR_REG_TEMP = 10010000           137163020
TESTBENCH: DIFF_COUNTER =           0           137163021
1. PR_DATA = 10010001	PSEL = 1           137163021
2. PR_DATA = 10010001	PSEL = 0           137163120
CONFIG_BIT = 0110           137163120
SUCCESS  : Model control inputs getting reflected in MSR           137163120
GEN_COUNTER =         777           137163172
TESTBENCH: DIFF_COUNTER =           1           137163172
MSR_REG_VAL = 00111010           137163172
MSR_REG_TEMP = 00111010           137163172




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         776           137163270
SUCCESS APB: APB first cycle            137163321
SUCCESS APB: APB second cycle            137163421
READ: reg_val =  58           137163520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111010           137163520
ACTUAL DATA = 00111010           137163520
MSR_REG_VAL = 00110000           137163520
MSR_REG_TEMP = 00110000           137163520
TESTBENCH: DIFF_COUNTER =           0           137163521
1. PR_DATA = 00111010	PSEL = 1           137163521
2. PR_DATA = 00111010	PSEL = 0           137163620
CONFIG_BIT = 1100           137163620
SUCCESS  : Model control inputs getting reflected in MSR           137163620
GEN_COUNTER =         778           137163658
TESTBENCH: DIFF_COUNTER =           1           137163658
MSR_REG_VAL = 10101001           137163658
MSR_REG_TEMP = 10101001           137163658




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         777           137163770
SUCCESS APB: APB first cycle            137163821
SUCCESS APB: APB second cycle            137163921
READ: reg_val = 169           137164020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10101001           137164020
ACTUAL DATA = 10101001           137164020
MSR_REG_VAL = 10100000           137164020
MSR_REG_TEMP = 10100000           137164020
TESTBENCH: DIFF_COUNTER =           0           137164021
1. PR_DATA = 10101001	PSEL = 1           137164021
2. PR_DATA = 10101001	PSEL = 0           137164120
CONFIG_BIT = 0101           137164120
SUCCESS  : Model control inputs getting reflected in MSR           137164120
GEN_COUNTER =         779           137164144
TESTBENCH: DIFF_COUNTER =           1           137164144
MSR_REG_VAL = 00001010           137164144
MSR_REG_TEMP = 00001010           137164144




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         778           137164270
SUCCESS APB: APB first cycle            137164321
SUCCESS APB: APB second cycle            137164421
READ: reg_val =  10           137164520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001010           137164520
ACTUAL DATA = 00001010           137164520
MSR_REG_VAL = 00000000           137164520
MSR_REG_TEMP = 00000000           137164520
TESTBENCH: DIFF_COUNTER =           0           137164521
1. PR_DATA = 00001010	PSEL = 1           137164521
2. PR_DATA = 00001010	PSEL = 0           137164620
CONFIG_BIT = 1111           137164620
SUCCESS  : Model control inputs getting reflected in MSR           137164620
GEN_COUNTER =         780           137164630
TESTBENCH: DIFF_COUNTER =           1           137164630
MSR_REG_VAL = 00010001           137164630
MSR_REG_TEMP = 00010001           137164630




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         779           137164770
SUCCESS APB: APB first cycle            137164821
SUCCESS APB: APB second cycle            137164921
READ: reg_val =  17           137165020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00010001           137165020
ACTUAL DATA = 00010001           137165020
MSR_REG_VAL = 00010000           137165020
MSR_REG_TEMP = 00010000           137165020
TESTBENCH: DIFF_COUNTER =           0           137165021
1. PR_DATA = 00010001	PSEL = 1           137165021
2. PR_DATA = 00010001	PSEL = 0           137165120
CONFIG_BIT = 1110           137165120
SUCCESS  : Model control inputs getting reflected in MSR           137165120
GEN_COUNTER =         781           137165170
TESTBENCH: DIFF_COUNTER =           1           137165170
MSR_REG_VAL = 11111010           137165170
MSR_REG_TEMP = 11111010           137165170




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         780           137165270
SUCCESS APB: APB first cycle            137165321
SUCCESS APB: APB second cycle            137165421
READ: reg_val = 250           137165520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111010           137165520
ACTUAL DATA = 11111010           137165520
MSR_REG_VAL = 11110000           137165520
MSR_REG_TEMP = 11110000           137165520
TESTBENCH: DIFF_COUNTER =           0           137165521
1. PR_DATA = 11111010	PSEL = 1           137165521
2. PR_DATA = 11111010	PSEL = 0           137165620
CONFIG_BIT = 0000           137165620
SUCCESS  : Model control inputs getting reflected in MSR           137165620
GEN_COUNTER =         782           137165656
TESTBENCH: DIFF_COUNTER =           1           137165656
MSR_REG_VAL = 01011010           137165656
MSR_REG_TEMP = 01011010           137165656




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         781           137165770
SUCCESS APB: APB first cycle            137165821
SUCCESS APB: APB second cycle            137165921
READ: reg_val =  90           137166020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01011010           137166020
ACTUAL DATA = 01011010           137166020
MSR_REG_VAL = 01010000           137166020
MSR_REG_TEMP = 01010000           137166020
TESTBENCH: DIFF_COUNTER =           0           137166021
1. PR_DATA = 01011010	PSEL = 1           137166021
2. PR_DATA = 01011010	PSEL = 0           137166120
CONFIG_BIT = 1010           137166120
SUCCESS  : Model control inputs getting reflected in MSR           137166120
GEN_COUNTER =         783           137166142
TESTBENCH: DIFF_COUNTER =           1           137166142
MSR_REG_VAL = 00000101           137166142
MSR_REG_TEMP = 00000101           137166142




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         782           137166270
SUCCESS APB: APB first cycle            137166321
SUCCESS APB: APB second cycle            137166421
READ: reg_val =   5           137166520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000101           137166520
ACTUAL DATA = 00000101           137166520
MSR_REG_VAL = 00000000           137166520
MSR_REG_TEMP = 00000000           137166520
TESTBENCH: DIFF_COUNTER =           0           137166521
1. PR_DATA = 00000101	PSEL = 1           137166521
2. PR_DATA = 00000101	PSEL = 0           137166620
CONFIG_BIT = 1111           137166620
SUCCESS  : Model control inputs getting reflected in MSR           137166620
GEN_COUNTER =         784           137166628
TESTBENCH: DIFF_COUNTER =           1           137166628
MSR_REG_VAL = 00010001           137166628
MSR_REG_TEMP = 00010001           137166628




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         783           137166770
SUCCESS APB: APB first cycle            137166821
SUCCESS APB: APB second cycle            137166921
READ: reg_val =  17           137167020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00010001           137167020
ACTUAL DATA = 00010001           137167020
MSR_REG_VAL = 00010000           137167020
MSR_REG_TEMP = 00010000           137167020
TESTBENCH: DIFF_COUNTER =           0           137167021
1. PR_DATA = 00010001	PSEL = 1           137167021
2. PR_DATA = 00010001	PSEL = 0           137167120
CONFIG_BIT = 1110           137167120
SUCCESS  : Model control inputs getting reflected in MSR           137167120
GEN_COUNTER =         785           137167168
TESTBENCH: DIFF_COUNTER =           1           137167168
MSR_REG_VAL = 01100011           137167168
MSR_REG_TEMP = 01100011           137167168




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         784           137167270
SUCCESS APB: APB first cycle            137167321
SUCCESS APB: APB second cycle            137167421
READ: reg_val =  99           137167520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 01100011           137167520
ACTUAL DATA = 01100011           137167520
MSR_REG_VAL = 01100000           137167520
MSR_REG_TEMP = 01100000           137167520
TESTBENCH: DIFF_COUNTER =           0           137167521
1. PR_DATA = 01100011	PSEL = 1           137167521
2. PR_DATA = 01100011	PSEL = 0           137167620
CONFIG_BIT = 1001           137167620
SUCCESS  : Model control inputs getting reflected in MSR           137167620
GEN_COUNTER =         786           137167654
TESTBENCH: DIFF_COUNTER =           1           137167654
MSR_REG_VAL = 10101100           137167654
MSR_REG_TEMP = 10101100           137167654




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         785           137167770
SUCCESS APB: APB first cycle            137167821
SUCCESS APB: APB second cycle            137167921
READ: reg_val = 172           137168020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 10101100           137168020
ACTUAL DATA = 10101100           137168020
MSR_REG_VAL = 10100000           137168020
MSR_REG_TEMP = 10100000           137168020
TESTBENCH: DIFF_COUNTER =           0           137168021
1. PR_DATA = 10101100	PSEL = 1           137168021
2. PR_DATA = 10101100	PSEL = 0           137168120
CONFIG_BIT = 0101           137168120
SUCCESS  : Model control inputs getting reflected in MSR           137168120
GEN_COUNTER =         787           137168140
TESTBENCH: DIFF_COUNTER =           1           137168140
MSR_REG_VAL = 00111001           137168140
MSR_REG_TEMP = 00111001           137168140




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         786           137168270
SUCCESS APB: APB first cycle            137168321
SUCCESS APB: APB second cycle            137168421
READ: reg_val =  57           137168520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00111001           137168520
ACTUAL DATA = 00111001           137168520
MSR_REG_VAL = 00110000           137168520
MSR_REG_TEMP = 00110000           137168520
TESTBENCH: DIFF_COUNTER =           0           137168521
1. PR_DATA = 00111001	PSEL = 1           137168521
2. PR_DATA = 00111001	PSEL = 0           137168620
CONFIG_BIT = 1100           137168620
SUCCESS  : Model control inputs getting reflected in MSR           137168620
GEN_COUNTER =         788           137168626
TESTBENCH: DIFF_COUNTER =           1           137168626
MSR_REG_VAL = 11101001           137168626
MSR_REG_TEMP = 11101001           137168626




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         787           137168770
SUCCESS APB: APB first cycle            137168821
SUCCESS APB: APB second cycle            137168921
READ: reg_val = 233           137169020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11101001           137169020
ACTUAL DATA = 11101001           137169020
MSR_REG_VAL = 11100000           137169020
MSR_REG_TEMP = 11100000           137169020
TESTBENCH: DIFF_COUNTER =           0           137169021
1. PR_DATA = 11101001	PSEL = 1           137169021
2. PR_DATA = 11101001	PSEL = 0           137169120
CONFIG_BIT = 0001           137169120
SUCCESS  : Model control inputs getting reflected in MSR           137169120
GEN_COUNTER =         789           137169166
TESTBENCH: DIFF_COUNTER =           1           137169166
MSR_REG_VAL = 11010011           137169166
MSR_REG_TEMP = 11010011           137169166




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         788           137169270
SUCCESS APB: APB first cycle            137169321
SUCCESS APB: APB second cycle            137169421
READ: reg_val = 211           137169520
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010011           137169520
ACTUAL DATA = 11010011           137169520
MSR_REG_VAL = 11010000           137169520
MSR_REG_TEMP = 11010000           137169520
TESTBENCH: DIFF_COUNTER =           0           137169521
1. PR_DATA = 11010011	PSEL = 1           137169521
2. PR_DATA = 11010011	PSEL = 0           137169620
CONFIG_BIT = 0010           137169620
SUCCESS  : Model control inputs getting reflected in MSR           137169620
GEN_COUNTER =         790           137169620
TESTBENCH: DIFF_COUNTER =           1           137169620




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         789           137169770
SUCCESS APB: APB first cycle            137169821
SUCCESS APB: APB second cycle            137169921
READ: reg_val = 208           137170020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11010000           137170020
ACTUAL DATA = 11010000           137170020
TESTBENCH: DIFF_COUNTER =           0           137170021
SUCCESS : Delta fields are getting default values (Low) afret MSR Read           137170021
GEN_COUNTER =         791           137170021
TESTBENCH: DIFF_COUNTER =           1           137170021
MSR_REG_VAL = 11110010           137170021
MSR_REG_TEMP = 11110010           137170021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         790           137170170
SUCCESS APB: APB first cycle            137170221
SUCCESS APB: APB second cycle            137170321
READ: reg_val = 242           137170420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110010           137170420
ACTUAL DATA = 11110010           137170420
MSR_REG_VAL = 11110000           137170420
MSR_REG_TEMP = 11110000           137170420
TESTBENCH: DIFF_COUNTER =           0           137170421
GEN_COUNTER =         792           137170421
TESTBENCH: DIFF_COUNTER =           1           137170421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         791           137170570
SUCCESS APB: APB first cycle            137170621
SUCCESS APB: APB second cycle            137170721
READ: reg_val = 240           137170820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11110000           137170820
ACTUAL DATA = 11110000           137170820
TESTBENCH: DIFF_COUNTER =           0           137170821
MSR_REG_VAL = 00001111           137170821
MSR_REG_TEMP = 00001111           137170821
GEN_COUNTER =         793           137170831
TESTBENCH: DIFF_COUNTER =           1           137170831




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         792           137170970
SUCCESS APB: APB first cycle            137171021
SUCCESS APB: APB second cycle            137171121
READ: reg_val =  15           137171220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111           137171220
ACTUAL DATA = 00001111           137171220
MSR_REG_VAL = 00000000           137171220
MSR_REG_TEMP = 00000000           137171220
TESTBENCH: DIFF_COUNTER =           0           137171221
GEN_COUNTER =         794           137171221
TESTBENCH: DIFF_COUNTER =           1           137171221




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         793           137171370
SUCCESS APB: APB first cycle            137171421
SUCCESS APB: APB second cycle            137171521
READ: reg_val =   0           137171620
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000           137171620
ACTUAL DATA = 00000000           137171620
TESTBENCH: DIFF_COUNTER =           0           137171621
SUCCESS : MSR Delta fields stays LOW when no change in corresponding Modem Control input lines           137171621
GEN_COUNTER =         795           137171621
TESTBENCH: DIFF_COUNTER =           1           137171621
MSR_REG_VAL = 11111011           137171621
MSR_REG_TEMP = 11111011           137171621




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         794           137171770
SUCCESS APB: APB first cycle            137171821
SUCCESS APB: APB second cycle            137171921
READ: reg_val = 251           137172020
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011           137172020
ACTUAL DATA = 11111011           137172020
MSR_REG_VAL = 11110000           137172020
MSR_REG_TEMP = 11110000           137172020
TESTBENCH: DIFF_COUNTER =           0           137172021
GEN_COUNTER =         796           137172021
TESTBENCH: DIFF_COUNTER =           1           137172021
MSR_REG_VAL = 00001111           137172021
MSR_REG_TEMP = 00001111           137172021




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         795           137172170
SUCCESS APB: APB first cycle            137172221
SUCCESS APB: APB second cycle            137172321
READ: reg_val =  15           137172420
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00001111           137172420
ACTUAL DATA = 00001111           137172420
MSR_REG_VAL = 00000000           137172420
MSR_REG_TEMP = 00000000           137172420
TESTBENCH: DIFF_COUNTER =           0           137172421
GEN_COUNTER =         797           137172421
TESTBENCH: DIFF_COUNTER =           1           137172421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         796           137172570
SUCCESS APB: APB first cycle            137172621
SUCCESS APB: APB second cycle            137172721
READ: reg_val =   0           137172820
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 00000000           137172820
ACTUAL DATA = 00000000           137172820
TESTBENCH: DIFF_COUNTER =           0           137172821
GEN_COUNTER =         798           137172821
TESTBENCH: DIFF_COUNTER =           1           137172821
MSR_REG_VAL = 11111011           137172821
MSR_REG_TEMP = 11111011           137172821




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         797           137172970
SUCCESS APB: APB first cycle            137173021
SUCCESS APB: APB second cycle            137173121
READ: reg_val = 251           137173220
SUCCESS FROM MONITOR	:	MSR REGISTER MATCH
EXPECTED DATA = 11111011           137173220
ACTUAL DATA = 11111011           137173220
MSR_REG_VAL = 11110000           137173220
MSR_REG_TEMP = 11110000           137173220
TESTBENCH: DIFF_COUNTER =           0           137173221
SUCCESS : MSR Delta fields gives correct status when data changes in their corresponding Modem Control input lines           137173221
random_object_id=          2           137173324
INFO  @ 137173324ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          2
QUEUE_SIZE =          19           137173324
LCR_REG_VAL = 00000000           137173420
LCR_REG_TEMP = 00000000           137173420
LSR_REG_VAL = 01100000           137173420
LSR_REG_TEMP = 01100000           137173420
FCR_REG_VAL = 00000001           137173420
FCR_REG_TEMP = 00000001           137173420
IIR_REG_VAL = 11000001           137173420
IIR_REG_TEMP = 11000001           137173420
COLLECTING IIR COVERAGE           137173420
IIR[3:1] = 000           137173420
IER_REG_VAL = 00000000           137173420
IER_REG_TEMP = 00000000           137173420
MCR_REG_VAL = 00000000           137173420
MCR_REG_TEMP = 00000000           137173420
MSR_REG_VAL = 00000000           137173420
MSR_REG_TEMP = 00000000           137173420
DLL_REG_VAL = 00000000           137173420
DLL_REG_TEMP = 00000000           137173420
DLL, DLM has changed           137173420
GEN_COUNTER =         799           137173520
Data = 10000000           137173520
Mask = 00011111           137173520
config Data = 01100000           137173520
config Data = 10000000           137173520
BAUD_VALUE =       19200
GEN_COUNTER =         800           137173520
Data = 00111100           137173520
Mask = 00000000           137173520
config Data = 00111100           137173520
config Data = 00111100           137173520
GEN_COUNTER =         801           137173520
Data = 00000000           137173520
Mask = 00000000           137173520
config Data = 10011000           137173520
config Data = 00000000           137173520
GEN_COUNTER =         802           137173520
Data = 00011111           137173520
Mask = 00011111           137173520
config Data = 10011010           137173520
config Data = 00011010           137173520
TESTBENCH: DIFF_COUNTER =           4           137173520




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

GEN_COUNTER =         803           137173620
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =           5           137173620
MSR_REG_VAL = 11111011           137173620
MSR_REG_TEMP = 11111011           137173620
Driver counter =         798           137173670
SUCCESS APB: APB first cycle            137173721
SUCCESS APB: APB second cycle            137173821




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            137173920
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10000000
DLAB = 0
addr_offst = 00           137173920
write_reg: wr_data	=	10000000
byte_en	=	0001
Update bit fields           137173920
TESTBENCH: DIFF_COUNTER =           4           137173920
LCR_REG_VAL = 10000000           137173920
LCR_REG_TEMP = 10000000           137173920
Driver counter =         799           137173970
SUCCESS APB: APB first cycle            137174021
SUCCESS APB: APB second cycle            137174121




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            137174220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           137174220
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           137174220
TESTBENCH: DIFF_COUNTER =           3           137174220
DLL_REG_VAL = 00111100           137174220
DLL_REG_TEMP = 00111100           137174220
DLL, DLM has changed           137174220
Driver counter =         800           137174270
SUCCESS APB: APB first cycle            137174321
SUCCESS APB: APB second cycle            137174421




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            137174520
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           137174520
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           137174520
TESTBENCH: DIFF_COUNTER =           2           137174520
Driver counter =         801           137174570
SUCCESS APB: APB first cycle            137174621
SUCCESS APB: APB second cycle            137174721




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            137174820
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011010
DLAB = 1
addr_offst = 00           137174820
write_reg: wr_data	=	00011010
byte_en	=	0001
Update bit fields           137174820
TESTBENCH: DIFF_COUNTER =           1           137174820
LCR_REG_VAL = 00011010           137174820
LCR_REG_TEMP = 00011010           137174820
Driver counter =         802           137174870
SUCCESS APB: APB first cycle            137174921
SUCCESS APB: APB second cycle            137175021
READ: reg_val = 193           137175120
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000001           137175120
ACTUAL DATA = 11000001           137175120
TESTBENCH: DIFF_COUNTER =           0           137175121
I am here
GEN_COUNTER =         804           137175121
Data = 00011111           137175121
Mask = 00011111           137175121
config Data = 00110011           137175121
config Data = 00010011           137175121
GEN_COUNTER =         805           137175121
Data = 00000010           137175121
Mask = 11111000           137175121
config Data = 10000110           137175121
config Data = 10000010           137175121
GEN_COUNTER =         806           137175121
Data = 11111011           137175121
Mask = 11111011           137175121
config Data = 11000101           137175121
config Data = 11000001           137175121
GEN_COUNTER =         807           137175121
Data = 01111011           137175121
Mask = 10000100           137175121
config Data = 00111111           137175121
config Data = 01111111           137175121
TESTBENCH: DIFF_COUNTER =           4           137175121




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Driver counter =         803           137175270
SUCCESS APB: APB first cycle            137175321
SUCCESS APB: APB second cycle            137175421




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            137175520
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00010011
DLAB = 0
addr_offst = 00           137175520
write_reg: wr_data	=	00010011
byte_en	=	0001
Update bit fields           137175520
TESTBENCH: DIFF_COUNTER =           3           137175520
LCR_REG_VAL = 00010011           137175520
LCR_REG_TEMP = 00010011           137175520
Driver counter =         804           137175570
SUCCESS APB: APB first cycle            137175621
SUCCESS APB: APB second cycle            137175721




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            137175820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 10000010
DLAB = 0
addr_offst = 00           137175820
write_reg: wr_data	=	10000010
byte_en	=	0001
Update bit fields           137175820
TESTBENCH: DIFF_COUNTER =           2           137175820
IER_REG_VAL = 00000010           137175820
IER_REG_TEMP = 00000010           137175820
IIR_REG_VAL = 11000010           137175820
IIR_REG_TEMP = 11000010           137175820
COLLECTING IIR COVERAGE           137175820
IIR[3:1] = 001           137175820
Driver counter =         805           137175870
SUCCESS APB: APB first cycle            137175921
SUCCESS APB: APB second cycle            137176021




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            137176120
actual_addr = 010
reg_addr = 010
from regmap: wr_data = 11000001
DLAB = 0
addr_offst = 00           137176120
write_reg: wr_data	=	11000001
byte_en	=	0001
Update bit fields           137176120
TESTBENCH: DIFF_COUNTER =           1           137176120
FCR_REG_VAL = 11000001           137176120
FCR_REG_TEMP = 11000001           137176120
Driver counter =         806           137176170
SUCCESS APB: APB first cycle            137176221
SUCCESS APB: APB second cycle            137176321
Updating Regmap at            137176420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01111111
DLAB = 0
addr_offst = 00           137176420
write_reg: wr_data	=	01111111
byte_en	=	0001
Update bit fields           137176420
data is 01111111
TESTBENCH: DIFF_COUNTER =           0           137176420
LSR_REG_VAL = 00000000           137176420
LSR_REG_TEMP = 00000000           137176420
IIR_REG_VAL = 11000011           137176420
IIR_REG_TEMP = 11000011           137176420
RX:SUCCESS: EVEN PARITY           137177860
INFO  @ 137181100ns : testbench.u_uart_tx_bfm	:	************ INITIATING FRAME TRANSFER **************
LSR_REG_VAL = 00100000           137181154
LSR_REG_TEMP = 00100000           137181154
IIR_REG_VAL = 11000010           137181154
IIR_REG_TEMP = 11000010           137181154
FRAME_COUNT =           3           137200540
PAR_VAL = 1           137200540
CHARACTER FRAME TIME =          10           137200540
CHARACTER LENGTH = 11           137200540
SUCCESS: tx_Start bit detected after 8 cycles137207020
INFO  @ 137207020ns : testbench.u_uart_tx_bfm	:	************ Initiate Capturing frame bits **************
ERROR: FRAMING ERROR detected           137229700
addr_offst = 00           137229700
write_reg: wr_data	=	01101000
byte_en	=	0001
Update bit fields           137229700
data is 01101000

LSR_REG_VAL = 10101000           137229700
LSR_REG_TEMP = 10101000           137229700
LSR_REG_VAL = 10101001           137229754
LSR_REG_TEMP = 10101001           137229754
***** Starting detection on Receiver side *****137407900
SUCCESS: rx_Start bit detected after 8 cycles137433820
**** Initiate capturing frame bits ***********137433820
TRANSMISSION without parity ->            137621740
INFO  @ 137673580ns : testbench.u_uart_tx_bfm.check_stop_bit	:	TX:SUCCESS: STOP BIT DETECTED
GEN_COUNTER =         808           137693030
TESTBENCH: DIFF_COUNTER =           1           137693030




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         807           137693170
SUCCESS APB: APB first cycle            137693221
SUCCESS APB: APB second cycle            137693321
READ: reg_val = 194           137693420
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010           137693420
ACTUAL DATA = 11000010           137693420
TESTBENCH: DIFF_COUNTER =           0           137693421
SUCCESS: THRE successfully detected in IIR           137693421
SUCCESS: THRE interrupt observed at the IRQ pin           137693421
GEN_COUNTER =         809           137693421
TESTBENCH: DIFF_COUNTER =           1           137693421




~~~~~~~~~~~~~~ DIFF COUNTER =           1~~~~~~~~~~~~~~~~

Driver counter =         808           137693570
SUCCESS APB: APB first cycle            137693621
SUCCESS APB: APB second cycle            137693721
READ: reg_val = 194           137693820
SUCCESS FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000010           137693820
ACTUAL DATA = 11000010           137693820
TESTBENCH: DIFF_COUNTER =           0           137693821
GEN_COUNTER =         810           137693821
Data = 00000110           137693821
Mask = 11111001           137693821
config Data = 11110001           137693821
config Data = 11110111           137693821
GEN_COUNTER =         811           137693821
TESTBENCH: DIFF_COUNTER =           2           137693821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Driver counter =         809           137693970
SUCCESS APB: APB first cycle            137694021
SUCCESS APB: APB second cycle            137694121




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            137694220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110111
DLAB = 0
addr_offst = 00           137694220
write_reg: wr_data	=	11110111
byte_en	=	0001
Update bit fields           137694220
data is 11110111
TESTBENCH: DIFF_COUNTER =           1           137694220
LSR_REG_VAL = 10001001           137694220
LSR_REG_TEMP = 10001001           137694220
IIR_REG_VAL = 11000011           137694220
IIR_REG_TEMP = 11000011           137694220
Driver counter =         810           137694270
SUCCESS APB: APB first cycle            137694321
SUCCESS APB: APB second cycle            137694421
READ: reg_val = 195           137694520
ERROR FROM MONITOR	:	IIR REGISTER MATCH
EXPECTED DATA = 11000011           137694520
ACTUAL DATA = 11000001           137694520
TESTBENCH: DIFF_COUNTER =           0           137694521
SUCCESS: THRE successfully cleared in IIR after writing in XMIT FIFO           137694521
random_object_id=          1           137694586
INFO  @ 137694586ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          1
QUEUE_SIZE =          20           137694586
UART_FRAME_TRANSMIT ->            137694586
LCR_REG_VAL = 00000000           137694620
LCR_REG_TEMP = 00000000           137694620
LSR_REG_VAL = 01100000           137694620
LSR_REG_TEMP = 01100000           137694620
FCR_REG_VAL = 00000001           137694620
FCR_REG_TEMP = 00000001           137694620
IIR_REG_VAL = 11000001           137694620
IIR_REG_TEMP = 11000001           137694620
COLLECTING IIR COVERAGE           137694620
IIR[3:1] = 000           137694620
IER_REG_VAL = 00000000           137694620
IER_REG_TEMP = 00000000           137694620
MSR_REG_VAL = 00000000           137694620
MSR_REG_TEMP = 00000000           137694620
DLL_REG_VAL = 00000000           137694620
DLL_REG_TEMP = 00000000           137694620
DLL, DLM has changed           137694620
ERROR: UART_FRAME_TRANSMIT: TXRDYn InACTIVE after Reset -> 137694820
GEN_COUNTER =         812           137694820
Data = 10000000           137694820
Mask = 00011111           137694820
config Data = 10010001           137694820
config Data = 10010001           137694820
BAUD_VALUE =       19200
GEN_COUNTER =         813           137694820
Data = 00111100           137694820
Mask = 00000000           137694820
config Data = 11111110           137694820
config Data = 00111100           137694820
GEN_COUNTER =         814           137694820
Data = 00000000           137694820
Mask = 00000000           137694820
config Data = 11111000           137694820
config Data = 00000000           137694820
GEN_COUNTER =         815           137694820
Data = 00011111           137694820
Mask = 00011111           137694820
config Data = 00101110           137694820
config Data = 00001110           137694820
GEN_COUNTER =         816           137694820
Data = 00011100           137694820
Mask = 00000011           137694820
config Data = 00010100           137694820
config Data = 00011100           137694820
GEN_COUNTER =         817           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 10101111           137694820
config Data = 10101111           137694820
GEN_COUNTER =         818           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 11111101           137694820
config Data = 11111101           137694820
GEN_COUNTER =         819           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 10000110           137694820
config Data = 10000110           137694820
GEN_COUNTER =         820           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 11001110           137694820
config Data = 11001110           137694820
GEN_COUNTER =         821           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 01100101           137694820
config Data = 01100101           137694820
GEN_COUNTER =         822           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 01000110           137694820
config Data = 01000110           137694820
GEN_COUNTER =         823           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 10001111           137694820
config Data = 10001111           137694820
GEN_COUNTER =         824           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 00011001           137694820
config Data = 00011001           137694820
GEN_COUNTER =         825           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 11011101           137694820
config Data = 11011101           137694820
GEN_COUNTER =         826           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 11100001           137694820
config Data = 11100001           137694820
GEN_COUNTER =         827           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 01001100           137694820
config Data = 01001100           137694820
GEN_COUNTER =         828           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 00010100           137694820
config Data = 00010100           137694820
GEN_COUNTER =         829           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 00000011           137694820
config Data = 00000011           137694820
GEN_COUNTER =         830           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 11010010           137694820
config Data = 11010010           137694820
GEN_COUNTER =         831           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 01011101           137694820
config Data = 01011101           137694820
GEN_COUNTER =         832           137694820
Data = 00000000           137694820
Mask = 11111111           137694820
config Data = 11110001           137694820
config Data = 11110001           137694820
DCDn = 0
CTSn = 0
DSRn = 0
RIn = 0
R:DCDn = 1
R:CTSn = 1
R:DSRn = 1
R:RIn = 0
REG:DCDn = 1
REG:CTSn = 1
REG:DSRn = 1
REG:RIn = 1
TESTBENCH: DIFF_COUNTER =          21           137694820
MSR_REG_VAL = 11111011           137694820
MSR_REG_TEMP = 11111011           137694820




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Driver counter =         811           137694970
SUCCESS APB: APB first cycle            137695021
SUCCESS APB: APB second cycle            137695121




~~~~~~~~~~~~~~ DIFF COUNTER =          21~~~~~~~~~~~~~~~~

Updating Regmap at            137695220
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 10010001
DLAB = 0
addr_offst = 00           137695220
write_reg: wr_data	=	10010001
byte_en	=	0001
Update bit fields           137695220
TESTBENCH: DIFF_COUNTER =          20           137695220
LCR_REG_VAL = 10010001           137695220
LCR_REG_TEMP = 10010001           137695220
Driver counter =         812           137695270
SUCCESS APB: APB first cycle            137695321
SUCCESS APB: APB second cycle            137695421




~~~~~~~~~~~~~~ DIFF COUNTER =          20~~~~~~~~~~~~~~~~

Updating Regmap at            137695520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00111100
DLAB = 1
addr_offst = 00           137695520
write_reg: wr_data	=	00111100
byte_en	=	0001
Update bit fields           137695520
TESTBENCH: DIFF_COUNTER =          19           137695520
DLL_REG_VAL = 00111100           137695520
DLL_REG_TEMP = 00111100           137695520
DLL, DLM has changed           137695520
Driver counter =         813           137695570
SUCCESS APB: APB first cycle            137695621
SUCCESS APB: APB second cycle            137695721




~~~~~~~~~~~~~~ DIFF COUNTER =          19~~~~~~~~~~~~~~~~

Updating Regmap at            137695820
actual_addr = 001
reg_addr = 001
from regmap: wr_data = 00000000
DLAB = 1
addr_offst = 00           137695820
write_reg: wr_data	=	00000000
byte_en	=	0001
Update bit fields           137695820
TESTBENCH: DIFF_COUNTER =          18           137695820
Driver counter =         814           137695870
SUCCESS APB: APB first cycle            137695921
SUCCESS APB: APB second cycle            137696021




~~~~~~~~~~~~~~ DIFF COUNTER =          18~~~~~~~~~~~~~~~~

Updating Regmap at            137696120
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00001110
DLAB = 1
addr_offst = 00           137696120
write_reg: wr_data	=	00001110
byte_en	=	0001
Update bit fields           137696120
TESTBENCH: DIFF_COUNTER =          17           137696120
LCR_REG_VAL = 00001110           137696120
LCR_REG_TEMP = 00001110           137696120
Driver counter =         815           137696170
SUCCESS APB: APB first cycle            137696221
SUCCESS APB: APB second cycle            137696321




~~~~~~~~~~~~~~ DIFF COUNTER =          17~~~~~~~~~~~~~~~~

Updating Regmap at            137696420
actual_addr = 011
reg_addr = 011
from regmap: wr_data = 00011100
DLAB = 0
addr_offst = 00           137696420
write_reg: wr_data	=	00011100
byte_en	=	0001
Update bit fields           137696420
TESTBENCH: DIFF_COUNTER =          16           137696420
LCR_REG_VAL = 00011100           137696420
LCR_REG_TEMP = 00011100           137696420
Driver counter =         816           137696470
SUCCESS APB: APB first cycle            137696521
SUCCESS APB: APB second cycle            137696621




~~~~~~~~~~~~~~ DIFF COUNTER =          16~~~~~~~~~~~~~~~~

Updating Regmap at            137696720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10101111
DLAB = 0
addr_offst = 00           137696720
write_reg: wr_data	=	10101111
byte_en	=	0001
Update bit fields           137696720
data is 10101111
TESTBENCH: DIFF_COUNTER =          15           137696720
LSR_REG_VAL = 00000000           137696720
LSR_REG_TEMP = 00000000           137696720
Driver counter =         817           137696770
SUCCESS APB: APB first cycle            137696821
SUCCESS APB: APB second cycle            137696921




~~~~~~~~~~~~~~ DIFF COUNTER =          15~~~~~~~~~~~~~~~~

Updating Regmap at            137697020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11111101
DLAB = 0
addr_offst = 00           137697020
write_reg: wr_data	=	11111101
byte_en	=	0001
Update bit fields           137697020
data is 11111101
TESTBENCH: DIFF_COUNTER =          14           137697020
Driver counter =         818           137697070
SUCCESS APB: APB first cycle            137697121
SUCCESS APB: APB second cycle            137697221




~~~~~~~~~~~~~~ DIFF COUNTER =          14~~~~~~~~~~~~~~~~

Updating Regmap at            137697320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10000110
DLAB = 0
addr_offst = 00           137697320
write_reg: wr_data	=	10000110
byte_en	=	0001
Update bit fields           137697320
data is 10000110
TESTBENCH: DIFF_COUNTER =          13           137697320
Driver counter =         819           137697370
SUCCESS APB: APB first cycle            137697421
SUCCESS APB: APB second cycle            137697521




~~~~~~~~~~~~~~ DIFF COUNTER =          13~~~~~~~~~~~~~~~~

Updating Regmap at            137697620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11001110
DLAB = 0
addr_offst = 00           137697620
write_reg: wr_data	=	11001110
byte_en	=	0001
Update bit fields           137697620
data is 11001110
TESTBENCH: DIFF_COUNTER =          12           137697620
Driver counter =         820           137697670
SUCCESS APB: APB first cycle            137697721
SUCCESS APB: APB second cycle            137697821




~~~~~~~~~~~~~~ DIFF COUNTER =          12~~~~~~~~~~~~~~~~

Updating Regmap at            137697920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01100101
DLAB = 0
addr_offst = 00           137697920
write_reg: wr_data	=	01100101
byte_en	=	0001
Update bit fields           137697920
data is 01100101
TESTBENCH: DIFF_COUNTER =          11           137697920
Driver counter =         821           137697970
SUCCESS APB: APB first cycle            137698021
SUCCESS APB: APB second cycle            137698121




~~~~~~~~~~~~~~ DIFF COUNTER =          11~~~~~~~~~~~~~~~~

Updating Regmap at            137698220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01000110
DLAB = 0
addr_offst = 00           137698220
write_reg: wr_data	=	01000110
byte_en	=	0001
Update bit fields           137698220
data is 01000110
TESTBENCH: DIFF_COUNTER =          10           137698220
Driver counter =         822           137698270
SUCCESS APB: APB first cycle            137698321
SUCCESS APB: APB second cycle            137698421




~~~~~~~~~~~~~~ DIFF COUNTER =          10~~~~~~~~~~~~~~~~

Updating Regmap at            137698520
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 10001111
DLAB = 0
addr_offst = 00           137698520
write_reg: wr_data	=	10001111
byte_en	=	0001
Update bit fields           137698520
data is 10001111
TESTBENCH: DIFF_COUNTER =           9           137698520
Driver counter =         823           137698570
SUCCESS APB: APB first cycle            137698621
SUCCESS APB: APB second cycle            137698721




~~~~~~~~~~~~~~ DIFF COUNTER =           9~~~~~~~~~~~~~~~~

Updating Regmap at            137698820
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00011001
DLAB = 0
addr_offst = 00           137698820
write_reg: wr_data	=	00011001
byte_en	=	0001
Update bit fields           137698820
data is 00011001
TESTBENCH: DIFF_COUNTER =           8           137698820
Driver counter =         824           137698870
SUCCESS APB: APB first cycle            137698921
SUCCESS APB: APB second cycle            137699021




~~~~~~~~~~~~~~ DIFF COUNTER =           8~~~~~~~~~~~~~~~~

Updating Regmap at            137699120
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11011101
DLAB = 0
addr_offst = 00           137699120
write_reg: wr_data	=	11011101
byte_en	=	0001
Update bit fields           137699120
data is 11011101
TESTBENCH: DIFF_COUNTER =           7           137699120
Driver counter =         825           137699170
SUCCESS APB: APB first cycle            137699221
SUCCESS APB: APB second cycle            137699321




~~~~~~~~~~~~~~ DIFF COUNTER =           7~~~~~~~~~~~~~~~~

Updating Regmap at            137699420
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11100001
DLAB = 0
addr_offst = 00           137699420
write_reg: wr_data	=	11100001
byte_en	=	0001
Update bit fields           137699420
data is 11100001
TESTBENCH: DIFF_COUNTER =           6           137699420
Driver counter =         826           137699470
SUCCESS APB: APB first cycle            137699521
SUCCESS APB: APB second cycle            137699621




~~~~~~~~~~~~~~ DIFF COUNTER =           6~~~~~~~~~~~~~~~~

Updating Regmap at            137699720
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01001100
DLAB = 0
addr_offst = 00           137699720
write_reg: wr_data	=	01001100
byte_en	=	0001
Update bit fields           137699720
data is 01001100
TESTBENCH: DIFF_COUNTER =           5           137699720
Driver counter =         827           137699770
SUCCESS APB: APB first cycle            137699821
SUCCESS APB: APB second cycle            137699921




~~~~~~~~~~~~~~ DIFF COUNTER =           5~~~~~~~~~~~~~~~~

Updating Regmap at            137700020
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00010100
DLAB = 0
addr_offst = 00           137700020
write_reg: wr_data	=	00010100
byte_en	=	0001
Update bit fields           137700020
data is 00010100
TESTBENCH: DIFF_COUNTER =           4           137700020
Driver counter =         828           137700070
SUCCESS APB: APB first cycle            137700121
SUCCESS APB: APB second cycle            137700221




~~~~~~~~~~~~~~ DIFF COUNTER =           4~~~~~~~~~~~~~~~~

Updating Regmap at            137700320
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 00000011
DLAB = 0
addr_offst = 00           137700320
write_reg: wr_data	=	00000011
byte_en	=	0001
Update bit fields           137700320
data is 00000011
TESTBENCH: DIFF_COUNTER =           3           137700320
Driver counter =         829           137700370
SUCCESS APB: APB first cycle            137700421
SUCCESS APB: APB second cycle            137700521




~~~~~~~~~~~~~~ DIFF COUNTER =           3~~~~~~~~~~~~~~~~

Updating Regmap at            137700620
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11010010
DLAB = 0
addr_offst = 00           137700620
write_reg: wr_data	=	11010010
byte_en	=	0001
Update bit fields           137700620
data is 11010010
TESTBENCH: DIFF_COUNTER =           2           137700620
Driver counter =         830           137700670
SUCCESS APB: APB first cycle            137700721
SUCCESS APB: APB second cycle            137700821




~~~~~~~~~~~~~~ DIFF COUNTER =           2~~~~~~~~~~~~~~~~

Updating Regmap at            137700920
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 01011101
DLAB = 0
addr_offst = 00           137700920
write_reg: wr_data	=	01011101
byte_en	=	0001
Update bit fields           137700920
data is 01011101
TESTBENCH: DIFF_COUNTER =           1           137700920
Driver counter =         831           137700970
SUCCESS APB: APB first cycle            137701021
SUCCESS APB: APB second cycle            137701121
Updating Regmap at            137701220
actual_addr = 000
reg_addr = 000
from regmap: wr_data = 11110001
DLAB = 0
addr_offst = 00           137701220
write_reg: wr_data	=	11110001
byte_en	=	0001
Update bit fields           137701220
data is 11110001
TESTBENCH: DIFF_COUNTER =           0           137701220
random_object_id=          8           137701220
INFO  @ 137701220ns : $unit_0x68a90024.uart_test.new	:	TEST COUNT EXCEEDED MAX TEST SIZE
INFO  @ 137701220ns : $unit_0x68a90024.uart_test.new	:	MAX_TEST_COUNT =          20 
INFO  @ 137701220ns : $unit_0x68a90024.uart_test.start	:	START: Inside UART_TEST	 random_object_id=          8
QUEUE_SIZE =          21           137701220
INFO  @ 137701220ns : $unit_0x68a90024.Root_Test_Admin.trigger	:	CLEARING QUEUE
CLEARING QUEUE           137701220
4: Inside UART_TEST           137701220
Simulation complete via $finish(1) at time 137701420 NS + 0
/home/arnabd/work/SV/UART_VERIFICATION/testbench/driver.sv:59 		#100 $finish;
ncsim> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  testbench(testbench)
  scope    :  scope
  testname :  test_sv5678

coverage files:
  model(design data) :  ./cov_work/scope/icc_7f699ef9_692b1171.ucm
  data               :  ./cov_work/scope/test_sv5678/icc_7f699ef9_692b1171.ucd
TOOL:	irun	11.10-s058: Exiting on Apr 25, 2014 at 14:54:29 IST  (total: 00:00:29)
