// Seed: 37426988
module module_4;
  assign id_1 = id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire module_0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4
    , id_8,
    output tri id_5,
    input tri1 id_6
);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
endmodule
