<!DOCTYPE html>
<html>
    <head>
        <meta charset="utf-8">
        <title>Saeed Nejati's Personal Webpage</title>
        <link rel="stylesheet" href="style.css" type="text/css"> 
    </head>
    <body>
        <div id="header">
            <h1>Saeed Nejati</h1>
        </div>

        <div id="cols">
            <div id="navlinks">
                <h3><a href="index.html">Home</a></h3>
                <h3>Publications</h3>
            </div>

            <div id="content">
                <br><br><br>
                <p>
                <ul>
                    <li>
                    Curtis Bright, Vijay Ganesh, Albert Heinle, Ilias S. Kotsireas, <u>Saeed Nejati</u>, Krzysztof Czarnecki:<br>
                    MathCheck2: A SAT+CAS Verifier for Combinatorial Conjectures.<br>
                    <i>Computer Algebra in Scientific Computing (CASC)</i>, pp. 117-133, 2016
                    </li>
                    <br>
                    <li>
                    Frank Imeson, <u>Saeed Nejati</u>, Siddharth Garg, Mahesh V. Tripunitara:<br>
                    Non-Deterministic Timers for Hardware Trojan Activation (or How a Little Randomness Can Go the Wrong Way).<br>
                    <i>USENIX Workshop on Offensive Technologies (WOOT)</i>, 2016
                    </li>
                    <br>
                    <li>
                    <u>Saeed Nejati</u>, Jia Hui Liang, Vijay Ganesh, Catherine H. Gebotys, Krzysztof Czarnecki:<br>
                    Adaptive Restart and CEGAR-based Solver for Inverting Cryptographic Hash Functions.<br>
                    <i>CoRR abs/1608.04720</i>, 2016
                    </li>
                    <br>
                    <li>
                    Ghassem Jaberipur, <u>Saeed Nejati</u>:<br>
                    Balanced minimal latency RNS addition for moduli set {2<sup>n</sup>-1, 2<sup>n</sup>, 2<sup>n</sup>+1}.<br>
                    <i>18th International Conference on Systems, Signals and Image Processing (IWSSIP)</i>, pp. 1-7, 2011
                    </li>
                    <br>
                    <li>
                    Ghassem Jaberipur, Behrooz Parhami, <u>Saeed Nejati</u>:<br>
                    On building general modular adders from standard binary arithmetic components.<br>
                    <i>45th Asilomar Conference on Signals, Systems and Computers (ASILOMAR)</i>, pp. 154-159, 2011
                    </li>
                    <br>
                    <li>
                    Ghassem Jaberipur, Hanieh Alavi, <u>Saeed Nejati</u>:<br>
                    A Modulo 2<sup>n</sup>+1 Multiplier with Faithful Representation of Residues.<br>
                    <i>The CSI Journal on Computer Science and Engineering</i>, vol. 7, issue 2&amp;4, pp. 1-7, 2011
                    </li>
                </ul>
                </p>
                <br><br>
                <p>
                You can also find me on: 
                <a target="blank" href="http://scholar.google.ca/citations?user=Kr4EN60AAAAJ&hl=en">Google Scholar</a>
                and
                <a target="blank" href="http://dblp.uni-trier.de/pers/hd/n/Nejati:Saeed">DBLP</a>
                </p>
            </div>
        </div>
    </body>
</html>
