{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576202245616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576202245666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 20:57:25 2019 " "Processing started: Thu Dec 12 20:57:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576202245666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202245666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202245676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576202248684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576202248684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/square_wave_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/square_wave_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_osc " "Found entity 1: square_wave_osc" {  } { { "verilog/audio/square_wave_osc.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/square_wave_osc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_time.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_time " "Found entity 1: audio_time" {  } { { "verilog/audio/audio_time.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_player.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_player " "Found entity 1: audio_player" {  } { { "verilog/audio/audio_player.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_counter " "Found entity 1: audio_counter" {  } { { "verilog/audio/audio_counter.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "verilog/audio/Audio_Clock.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "verilog/audio/Altera_UP_Clock_Edge.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "verilog/audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "verilog/audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "verilog/hexdigit.v" "" { Text "G:/Shared drives/logic/final_project/verilog/hexdigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "verilog/Altera_UP_PS2_Data_In.v" "" { Text "G:/Shared drives/logic/final_project/verilog/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "verilog/Altera_UP_PS2_Command_Out.v" "" { Text "G:/Shared drives/logic/final_project/verilog/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "verilog/PS2_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/keycode_recognizer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/keycode_recognizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 keycode_recognizer " "Found entity 1: keycode_recognizer" {  } { { "verilog/keycode_recognizer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/keycode_recognizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_xy_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_xy_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_xy_controller " "Found entity 1: vga_xy_controller" {  } { { "verilog/vga_xy_controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/vga_xy_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog/controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "verilog/processor.v" "" { Text "G:/Shared drives/logic/final_project/verilog/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "verilog/system.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/image_rom.v 5 5 " "Found 5 design units, including 5 entities, in source file verilog/image_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram1 " "Found entity 2: ram1" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram2 " "Found entity 3: ram2" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom2 " "Found entity 4: rom2" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""} { "Info" "ISGN_ENTITY_NAME" "5 rom3 " "Found entity 5: rom3" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_tb " "Found entity 1: system_tb" {  } { { "verilog/system_tb.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264098 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system_de2.v(126) " "Verilog HDL Module Instantiation warning at system_de2.v(126): ignored dangling comma in List of Port Connections" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1576202264148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key system_de2.v(3) " "Verilog HDL Declaration information at system_de2.v(3): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576202264148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_de2 " "Found entity 1: system_de2" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ker_rom.v 3 3 " "Found 3 design units, including 3 entities, in source file verilog/ker_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ker1 " "Found entity 1: ker1" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264258 ""} { "Info" "ISGN_ENTITY_NAME" "2 ker2 " "Found entity 2: ker2" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264258 ""} { "Info" "ISGN_ENTITY_NAME" "3 ker3 " "Found entity 3: ker3" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/musicrom.v 3 3 " "Found 3 design units, including 3 entities, in source file verilog/audio/musicrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 music1 " "Found entity 1: music1" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264358 ""} { "Info" "ISGN_ENTITY_NAME" "2 music2 " "Found entity 2: music2" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264358 ""} { "Info" "ISGN_ENTITY_NAME" "3 music3 " "Found entity 3: music3" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_x system_tb.v(20) " "Verilog HDL Implicit Net warning at system_tb.v(20): created implicit net for \"vga_x\"" {  } { { "verilog/system_tb.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202264368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_y system_tb.v(21) " "Verilog HDL Implicit Net warning at system_tb.v(21): created implicit net for \"vga_y\"" {  } { { "verilog/system_tb.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202264368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_de2 " "Elaborating entity \"system_de2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576202266369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:system " "Elaborating entity \"system\" for hierarchy \"system:system\"" {  } { { "verilog/system_de2.v" "system" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202266409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor system:system\|processor:processor " "Elaborating entity \"processor\" for hierarchy \"system:system\|processor:processor\"" {  } { { "verilog/system.v" "processor" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202266439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller system:system\|processor:processor\|controller:controller " "Elaborating entity \"controller\" for hierarchy \"system:system\|processor:processor\|controller:controller\"" {  } { { "verilog/processor.v" "controller" { Text "G:/Shared drives/logic/final_project/verilog/processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202266716 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "en_ker controller.v(11) " "Output port \"en_ker\" at controller.v(11) has no driver" {  } { { "verilog/controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/controller.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576202266726 "|system_de2|system:system|processor:processor|controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath system:system\|processor:processor\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"system:system\|processor:processor\|datapath:datapath\"" {  } { { "verilog/processor.v" "datapath" { Text "G:/Shared drives/logic/final_project/verilog/processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(118) " "Verilog HDL assignment warning at datapath.v(118): truncated value with size 32 to match size of target (4)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(127) " "Verilog HDL assignment warning at datapath.v(127): truncated value with size 32 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(130) " "Verilog HDL assignment warning at datapath.v(130): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(145) " "Verilog HDL assignment warning at datapath.v(145): truncated value with size 32 to match size of target (4)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(157) " "Verilog HDL assignment warning at datapath.v(157): truncated value with size 32 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(158) " "Verilog HDL assignment warning at datapath.v(158): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(161) " "Verilog HDL assignment warning at datapath.v(161): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(169) " "Verilog HDL assignment warning at datapath.v(169): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(169) " "Verilog HDL assignment warning at datapath.v(169): truncated value with size 32 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(195) " "Verilog HDL assignment warning at datapath.v(195): truncated value with size 32 to match size of target (4)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(206) " "Verilog HDL assignment warning at datapath.v(206): truncated value with size 32 to match size of target (1)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(207) " "Verilog HDL assignment warning at datapath.v(207): truncated value with size 32 to match size of target (1)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(208) " "Verilog HDL assignment warning at datapath.v(208): truncated value with size 32 to match size of target (1)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix_val datapath.v(51) " "Output port \"pix_val\" at datapath.v(51) has no driver" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "conv_pix datapath.v(54) " "Output port \"conv_pix\" at datapath.v(54) has no driver" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_player system:system\|audio_player:audio_player " "Elaborating entity \"audio_player\" for hierarchy \"system:system\|audio_player:audio_player\"" {  } { { "verilog/system.v" "audio_player" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_time system:system\|audio_player:audio_player\|audio_time:timer " "Elaborating entity \"audio_time\" for hierarchy \"system:system\|audio_player:audio_player\|audio_time:timer\"" {  } { { "verilog/audio/audio_player.v" "timer" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 audio_time.v(18) " "Verilog HDL assignment warning at audio_time.v(18): truncated value with size 32 to match size of target (24)" {  } { { "verilog/audio/audio_time.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_time.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267093 "|system_de2|system:system|audio_player:audio_player|audio_time:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_counter system:system\|audio_player:audio_player\|audio_counter:count " "Elaborating entity \"audio_counter\" for hierarchy \"system:system\|audio_player:audio_player\|audio_counter:count\"" {  } { { "verilog/audio/audio_player.v" "count" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music1 system:system\|audio_player:audio_player\|music1:music1 " "Elaborating entity \"music1\" for hierarchy \"system:system\|audio_player:audio_player\|music1:music1\"" {  } { { "verilog/audio/audio_player.v" "music1" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267141 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.data_a 0 musicrom.v(7) " "Net \"memarray.data_a\" at musicrom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267150 "|system_de2|system:system|audio_player:audio_player|music1:music1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.waddr_a 0 musicrom.v(7) " "Net \"memarray.waddr_a\" at musicrom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267150 "|system_de2|system:system|audio_player:audio_player|music1:music1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.we_a 0 musicrom.v(7) " "Net \"memarray.we_a\" at musicrom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267150 "|system_de2|system:system|audio_player:audio_player|music1:music1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music2 system:system\|audio_player:audio_player\|music2:music2 " "Elaborating entity \"music2\" for hierarchy \"system:system\|audio_player:audio_player\|music2:music2\"" {  } { { "verilog/audio/audio_player.v" "music2" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267183 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.data_a 0 musicrom.v(55) " "Net \"memarray.data_a\" at musicrom.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267190 "|system_de2|system:system|audio_player:audio_player|music2:music2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.waddr_a 0 musicrom.v(55) " "Net \"memarray.waddr_a\" at musicrom.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267190 "|system_de2|system:system|audio_player:audio_player|music2:music2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.we_a 0 musicrom.v(55) " "Net \"memarray.we_a\" at musicrom.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267190 "|system_de2|system:system|audio_player:audio_player|music2:music2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music3 system:system\|audio_player:audio_player\|music3:music3 " "Elaborating entity \"music3\" for hierarchy \"system:system\|audio_player:audio_player\|music3:music3\"" {  } { { "verilog/audio/audio_player.v" "music3" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267214 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.data_a 0 musicrom.v(103) " "Net \"memarray.data_a\" at musicrom.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267222 "|system_de2|system:system|audio_player:audio_player|music3:music3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.waddr_a 0 musicrom.v(103) " "Net \"memarray.waddr_a\" at musicrom.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267222 "|system_de2|system:system|audio_player:audio_player|music3:music3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.we_a 0 musicrom.v(103) " "Net \"memarray.we_a\" at musicrom.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267222 "|system_de2|system:system|audio_player:audio_player|music3:music3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 system:system\|rom1:rom1 " "Elaborating entity \"rom1\" for hierarchy \"system:system\|rom1:rom1\"" {  } { { "verilog/system.v" "rom1" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(14) " "Verilog HDL assignment warning at image_rom.v(14): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267262 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(15) " "Verilog HDL assignment warning at image_rom.v(15): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267262 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(1) " "Verilog HDL assignment warning at testpicture1b.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267285 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(2) " "Verilog HDL assignment warning at testpicture1b.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267289 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(3) " "Verilog HDL assignment warning at testpicture1b.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267289 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(4) " "Verilog HDL assignment warning at testpicture1b.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267289 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(5) " "Verilog HDL assignment warning at testpicture1b.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267290 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(6) " "Verilog HDL assignment warning at testpicture1b.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267290 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(7) " "Verilog HDL assignment warning at testpicture1b.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267290 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(8) " "Verilog HDL assignment warning at testpicture1b.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267291 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(9) " "Verilog HDL assignment warning at testpicture1b.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267291 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(10) " "Verilog HDL assignment warning at testpicture1b.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267291 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(11) " "Verilog HDL assignment warning at testpicture1b.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267291 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(12) " "Verilog HDL assignment warning at testpicture1b.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267292 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(13) " "Verilog HDL assignment warning at testpicture1b.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267292 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(14) " "Verilog HDL assignment warning at testpicture1b.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267292 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(15) " "Verilog HDL assignment warning at testpicture1b.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267293 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(16) " "Verilog HDL assignment warning at testpicture1b.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267293 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(17) " "Verilog HDL assignment warning at testpicture1b.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267293 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(18) " "Verilog HDL assignment warning at testpicture1b.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267293 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(19) " "Verilog HDL assignment warning at testpicture1b.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267294 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(20) " "Verilog HDL assignment warning at testpicture1b.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267294 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(21) " "Verilog HDL assignment warning at testpicture1b.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267294 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(22) " "Verilog HDL assignment warning at testpicture1b.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267294 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(23) " "Verilog HDL assignment warning at testpicture1b.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267295 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(24) " "Verilog HDL assignment warning at testpicture1b.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267295 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(25) " "Verilog HDL assignment warning at testpicture1b.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267295 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(26) " "Verilog HDL assignment warning at testpicture1b.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267295 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(27) " "Verilog HDL assignment warning at testpicture1b.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267296 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(28) " "Verilog HDL assignment warning at testpicture1b.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267296 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(29) " "Verilog HDL assignment warning at testpicture1b.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267296 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(30) " "Verilog HDL assignment warning at testpicture1b.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267297 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(31) " "Verilog HDL assignment warning at testpicture1b.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267297 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(32) " "Verilog HDL assignment warning at testpicture1b.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267297 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(33) " "Verilog HDL assignment warning at testpicture1b.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267298 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(34) " "Verilog HDL assignment warning at testpicture1b.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267298 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(35) " "Verilog HDL assignment warning at testpicture1b.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267298 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(36) " "Verilog HDL assignment warning at testpicture1b.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267298 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(37) " "Verilog HDL assignment warning at testpicture1b.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267299 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(38) " "Verilog HDL assignment warning at testpicture1b.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267299 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(39) " "Verilog HDL assignment warning at testpicture1b.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267299 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(40) " "Verilog HDL assignment warning at testpicture1b.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267299 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(41) " "Verilog HDL assignment warning at testpicture1b.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267300 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(42) " "Verilog HDL assignment warning at testpicture1b.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267300 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(43) " "Verilog HDL assignment warning at testpicture1b.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267300 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(44) " "Verilog HDL assignment warning at testpicture1b.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267300 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(45) " "Verilog HDL assignment warning at testpicture1b.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267301 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(46) " "Verilog HDL assignment warning at testpicture1b.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267301 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(47) " "Verilog HDL assignment warning at testpicture1b.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267301 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(48) " "Verilog HDL assignment warning at testpicture1b.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267302 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(49) " "Verilog HDL assignment warning at testpicture1b.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267302 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(50) " "Verilog HDL assignment warning at testpicture1b.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267302 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(51) " "Verilog HDL assignment warning at testpicture1b.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267302 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(52) " "Verilog HDL assignment warning at testpicture1b.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267303 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(53) " "Verilog HDL assignment warning at testpicture1b.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267303 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(54) " "Verilog HDL assignment warning at testpicture1b.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267303 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(55) " "Verilog HDL assignment warning at testpicture1b.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267304 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(56) " "Verilog HDL assignment warning at testpicture1b.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267304 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(57) " "Verilog HDL assignment warning at testpicture1b.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267304 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(58) " "Verilog HDL assignment warning at testpicture1b.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267304 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(59) " "Verilog HDL assignment warning at testpicture1b.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267305 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(60) " "Verilog HDL assignment warning at testpicture1b.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267305 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(61) " "Verilog HDL assignment warning at testpicture1b.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267305 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(62) " "Verilog HDL assignment warning at testpicture1b.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267305 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(63) " "Verilog HDL assignment warning at testpicture1b.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267306 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(64) " "Verilog HDL assignment warning at testpicture1b.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267306 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(65) " "Verilog HDL assignment warning at testpicture1b.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267306 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(66) " "Verilog HDL assignment warning at testpicture1b.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267306 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(67) " "Verilog HDL assignment warning at testpicture1b.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267307 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(68) " "Verilog HDL assignment warning at testpicture1b.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267307 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(69) " "Verilog HDL assignment warning at testpicture1b.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267307 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(70) " "Verilog HDL assignment warning at testpicture1b.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267308 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(71) " "Verilog HDL assignment warning at testpicture1b.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267308 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(72) " "Verilog HDL assignment warning at testpicture1b.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267308 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(73) " "Verilog HDL assignment warning at testpicture1b.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267308 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(74) " "Verilog HDL assignment warning at testpicture1b.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267309 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(75) " "Verilog HDL assignment warning at testpicture1b.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267309 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(76) " "Verilog HDL assignment warning at testpicture1b.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267309 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(77) " "Verilog HDL assignment warning at testpicture1b.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267309 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(78) " "Verilog HDL assignment warning at testpicture1b.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267310 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(79) " "Verilog HDL assignment warning at testpicture1b.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267310 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(80) " "Verilog HDL assignment warning at testpicture1b.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267310 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(81) " "Verilog HDL assignment warning at testpicture1b.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267310 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(82) " "Verilog HDL assignment warning at testpicture1b.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267311 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(83) " "Verilog HDL assignment warning at testpicture1b.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267311 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(84) " "Verilog HDL assignment warning at testpicture1b.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267311 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(85) " "Verilog HDL assignment warning at testpicture1b.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267312 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(86) " "Verilog HDL assignment warning at testpicture1b.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267312 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(87) " "Verilog HDL assignment warning at testpicture1b.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267312 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(88) " "Verilog HDL assignment warning at testpicture1b.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267312 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(89) " "Verilog HDL assignment warning at testpicture1b.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267313 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(90) " "Verilog HDL assignment warning at testpicture1b.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267313 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(91) " "Verilog HDL assignment warning at testpicture1b.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267313 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(92) " "Verilog HDL assignment warning at testpicture1b.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267314 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(93) " "Verilog HDL assignment warning at testpicture1b.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267314 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(94) " "Verilog HDL assignment warning at testpicture1b.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267314 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(95) " "Verilog HDL assignment warning at testpicture1b.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267315 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(96) " "Verilog HDL assignment warning at testpicture1b.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267315 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(97) " "Verilog HDL assignment warning at testpicture1b.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267315 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(98) " "Verilog HDL assignment warning at testpicture1b.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267315 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(99) " "Verilog HDL assignment warning at testpicture1b.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267316 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(100) " "Verilog HDL assignment warning at testpicture1b.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267316 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(101) " "Verilog HDL assignment warning at testpicture1b.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267316 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(102) " "Verilog HDL assignment warning at testpicture1b.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267316 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(103) " "Verilog HDL assignment warning at testpicture1b.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267317 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(104) " "Verilog HDL assignment warning at testpicture1b.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267317 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(105) " "Verilog HDL assignment warning at testpicture1b.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267317 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(106) " "Verilog HDL assignment warning at testpicture1b.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267317 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(107) " "Verilog HDL assignment warning at testpicture1b.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267318 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(108) " "Verilog HDL assignment warning at testpicture1b.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267318 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(109) " "Verilog HDL assignment warning at testpicture1b.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267318 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(110) " "Verilog HDL assignment warning at testpicture1b.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267319 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(111) " "Verilog HDL assignment warning at testpicture1b.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267319 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(112) " "Verilog HDL assignment warning at testpicture1b.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267319 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(113) " "Verilog HDL assignment warning at testpicture1b.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267319 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(114) " "Verilog HDL assignment warning at testpicture1b.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267320 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(115) " "Verilog HDL assignment warning at testpicture1b.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267320 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(116) " "Verilog HDL assignment warning at testpicture1b.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267320 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(117) " "Verilog HDL assignment warning at testpicture1b.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267320 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(118) " "Verilog HDL assignment warning at testpicture1b.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267321 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(119) " "Verilog HDL assignment warning at testpicture1b.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267321 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(120) " "Verilog HDL assignment warning at testpicture1b.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267321 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 image_rom.v(17) " "Net \"mem.data_a\" at image_rom.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267752 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 image_rom.v(17) " "Net \"mem.waddr_a\" at image_rom.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267752 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 image_rom.v(17) " "Net \"mem.we_a\" at image_rom.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267752 "|system_de2|system:system|rom1:rom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 system:system\|ram1:ram1 " "Elaborating entity \"ram1\" for hierarchy \"system:system\|ram1:ram1\"" {  } { { "verilog/system.v" "ram1" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202268137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(44) " "Verilog HDL assignment warning at image_rom.v(44): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268146 "|system_de2|system:system|ram1:ram1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(45) " "Verilog HDL assignment warning at image_rom.v(45): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268146 "|system_de2|system:system|ram1:ram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom2 system:system\|rom2:rom2 " "Elaborating entity \"rom2\" for hierarchy \"system:system\|rom2:rom2\"" {  } { { "verilog/system.v" "rom2" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202268168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(114) " "Verilog HDL assignment warning at image_rom.v(114): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268182 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(115) " "Verilog HDL assignment warning at image_rom.v(115): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268182 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(1) " "Verilog HDL assignment warning at zepplinb.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268202 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(2) " "Verilog HDL assignment warning at zepplinb.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268205 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(3) " "Verilog HDL assignment warning at zepplinb.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268205 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(4) " "Verilog HDL assignment warning at zepplinb.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268205 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(5) " "Verilog HDL assignment warning at zepplinb.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268206 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(6) " "Verilog HDL assignment warning at zepplinb.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268206 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(7) " "Verilog HDL assignment warning at zepplinb.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268206 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(8) " "Verilog HDL assignment warning at zepplinb.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268206 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(9) " "Verilog HDL assignment warning at zepplinb.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268207 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(10) " "Verilog HDL assignment warning at zepplinb.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268207 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(11) " "Verilog HDL assignment warning at zepplinb.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268207 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(12) " "Verilog HDL assignment warning at zepplinb.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268207 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(13) " "Verilog HDL assignment warning at zepplinb.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268208 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(14) " "Verilog HDL assignment warning at zepplinb.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268208 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(15) " "Verilog HDL assignment warning at zepplinb.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268208 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(16) " "Verilog HDL assignment warning at zepplinb.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268208 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(17) " "Verilog HDL assignment warning at zepplinb.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268209 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(18) " "Verilog HDL assignment warning at zepplinb.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268209 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(19) " "Verilog HDL assignment warning at zepplinb.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268209 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(20) " "Verilog HDL assignment warning at zepplinb.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268209 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(21) " "Verilog HDL assignment warning at zepplinb.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268210 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(22) " "Verilog HDL assignment warning at zepplinb.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268210 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(23) " "Verilog HDL assignment warning at zepplinb.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268210 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(24) " "Verilog HDL assignment warning at zepplinb.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268210 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(25) " "Verilog HDL assignment warning at zepplinb.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268211 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(26) " "Verilog HDL assignment warning at zepplinb.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268211 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(27) " "Verilog HDL assignment warning at zepplinb.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268211 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(28) " "Verilog HDL assignment warning at zepplinb.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268212 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(29) " "Verilog HDL assignment warning at zepplinb.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268212 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(30) " "Verilog HDL assignment warning at zepplinb.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268212 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(31) " "Verilog HDL assignment warning at zepplinb.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268212 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(32) " "Verilog HDL assignment warning at zepplinb.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268213 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(33) " "Verilog HDL assignment warning at zepplinb.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268213 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(34) " "Verilog HDL assignment warning at zepplinb.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268213 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(35) " "Verilog HDL assignment warning at zepplinb.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268214 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(36) " "Verilog HDL assignment warning at zepplinb.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268214 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(37) " "Verilog HDL assignment warning at zepplinb.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268214 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(38) " "Verilog HDL assignment warning at zepplinb.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268214 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(39) " "Verilog HDL assignment warning at zepplinb.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268215 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(40) " "Verilog HDL assignment warning at zepplinb.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268215 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(41) " "Verilog HDL assignment warning at zepplinb.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268215 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(42) " "Verilog HDL assignment warning at zepplinb.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268215 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(43) " "Verilog HDL assignment warning at zepplinb.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268216 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(44) " "Verilog HDL assignment warning at zepplinb.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268216 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(45) " "Verilog HDL assignment warning at zepplinb.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268216 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(46) " "Verilog HDL assignment warning at zepplinb.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268216 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(47) " "Verilog HDL assignment warning at zepplinb.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268217 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(48) " "Verilog HDL assignment warning at zepplinb.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268217 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(49) " "Verilog HDL assignment warning at zepplinb.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268217 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(50) " "Verilog HDL assignment warning at zepplinb.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268217 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(51) " "Verilog HDL assignment warning at zepplinb.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268218 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(52) " "Verilog HDL assignment warning at zepplinb.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268218 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(53) " "Verilog HDL assignment warning at zepplinb.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268218 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(54) " "Verilog HDL assignment warning at zepplinb.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268218 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(55) " "Verilog HDL assignment warning at zepplinb.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268219 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(56) " "Verilog HDL assignment warning at zepplinb.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268219 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(57) " "Verilog HDL assignment warning at zepplinb.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268219 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(58) " "Verilog HDL assignment warning at zepplinb.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268219 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(59) " "Verilog HDL assignment warning at zepplinb.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268220 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(60) " "Verilog HDL assignment warning at zepplinb.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268220 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(61) " "Verilog HDL assignment warning at zepplinb.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268220 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(62) " "Verilog HDL assignment warning at zepplinb.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268220 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(63) " "Verilog HDL assignment warning at zepplinb.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268221 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(64) " "Verilog HDL assignment warning at zepplinb.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268221 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(65) " "Verilog HDL assignment warning at zepplinb.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268221 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(66) " "Verilog HDL assignment warning at zepplinb.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268221 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(67) " "Verilog HDL assignment warning at zepplinb.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268222 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(68) " "Verilog HDL assignment warning at zepplinb.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268222 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(69) " "Verilog HDL assignment warning at zepplinb.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268222 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(70) " "Verilog HDL assignment warning at zepplinb.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268222 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(71) " "Verilog HDL assignment warning at zepplinb.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268223 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(72) " "Verilog HDL assignment warning at zepplinb.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268223 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(73) " "Verilog HDL assignment warning at zepplinb.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268223 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(74) " "Verilog HDL assignment warning at zepplinb.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268223 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(75) " "Verilog HDL assignment warning at zepplinb.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268224 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(76) " "Verilog HDL assignment warning at zepplinb.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268224 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(77) " "Verilog HDL assignment warning at zepplinb.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268224 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(78) " "Verilog HDL assignment warning at zepplinb.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268225 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(79) " "Verilog HDL assignment warning at zepplinb.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268225 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(80) " "Verilog HDL assignment warning at zepplinb.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268225 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(81) " "Verilog HDL assignment warning at zepplinb.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268225 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(82) " "Verilog HDL assignment warning at zepplinb.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268226 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(83) " "Verilog HDL assignment warning at zepplinb.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268226 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(84) " "Verilog HDL assignment warning at zepplinb.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268226 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(85) " "Verilog HDL assignment warning at zepplinb.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268226 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(86) " "Verilog HDL assignment warning at zepplinb.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268227 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(87) " "Verilog HDL assignment warning at zepplinb.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268227 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(88) " "Verilog HDL assignment warning at zepplinb.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268227 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(89) " "Verilog HDL assignment warning at zepplinb.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268227 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(90) " "Verilog HDL assignment warning at zepplinb.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268228 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(91) " "Verilog HDL assignment warning at zepplinb.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268228 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(92) " "Verilog HDL assignment warning at zepplinb.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268228 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(93) " "Verilog HDL assignment warning at zepplinb.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268228 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(94) " "Verilog HDL assignment warning at zepplinb.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268229 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(95) " "Verilog HDL assignment warning at zepplinb.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268229 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(96) " "Verilog HDL assignment warning at zepplinb.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268229 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(97) " "Verilog HDL assignment warning at zepplinb.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268229 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(98) " "Verilog HDL assignment warning at zepplinb.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268230 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(99) " "Verilog HDL assignment warning at zepplinb.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268230 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(100) " "Verilog HDL assignment warning at zepplinb.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268230 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(101) " "Verilog HDL assignment warning at zepplinb.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(102) " "Verilog HDL assignment warning at zepplinb.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(103) " "Verilog HDL assignment warning at zepplinb.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(104) " "Verilog HDL assignment warning at zepplinb.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(105) " "Verilog HDL assignment warning at zepplinb.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(106) " "Verilog HDL assignment warning at zepplinb.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268232 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(107) " "Verilog HDL assignment warning at zepplinb.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268232 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(108) " "Verilog HDL assignment warning at zepplinb.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268232 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(109) " "Verilog HDL assignment warning at zepplinb.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268233 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(110) " "Verilog HDL assignment warning at zepplinb.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268233 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(111) " "Verilog HDL assignment warning at zepplinb.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268233 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(112) " "Verilog HDL assignment warning at zepplinb.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268233 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(113) " "Verilog HDL assignment warning at zepplinb.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268234 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(114) " "Verilog HDL assignment warning at zepplinb.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268234 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(115) " "Verilog HDL assignment warning at zepplinb.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268234 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(116) " "Verilog HDL assignment warning at zepplinb.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268234 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(117) " "Verilog HDL assignment warning at zepplinb.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268235 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(118) " "Verilog HDL assignment warning at zepplinb.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268235 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(119) " "Verilog HDL assignment warning at zepplinb.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268235 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(120) " "Verilog HDL assignment warning at zepplinb.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268235 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 image_rom.v(117) " "Net \"mem.data_a\" at image_rom.v(117) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202268652 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 image_rom.v(117) " "Net \"mem.waddr_a\" at image_rom.v(117) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202268652 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 image_rom.v(117) " "Net \"mem.we_a\" at image_rom.v(117) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202268653 "|system_de2|system:system|rom2:rom2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3 system:system\|rom3:rom3 " "Elaborating entity \"rom3\" for hierarchy \"system:system\|rom3:rom3\"" {  } { { "verilog/system.v" "rom3" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202268991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(142) " "Verilog HDL assignment warning at image_rom.v(142): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269003 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(143) " "Verilog HDL assignment warning at image_rom.v(143): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269003 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(1) " "Verilog HDL assignment warning at yodab.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269025 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(2) " "Verilog HDL assignment warning at yodab.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269029 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(3) " "Verilog HDL assignment warning at yodab.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269030 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(4) " "Verilog HDL assignment warning at yodab.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269030 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(5) " "Verilog HDL assignment warning at yodab.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269030 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(6) " "Verilog HDL assignment warning at yodab.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269030 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(7) " "Verilog HDL assignment warning at yodab.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269031 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(8) " "Verilog HDL assignment warning at yodab.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269031 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(9) " "Verilog HDL assignment warning at yodab.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269031 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(10) " "Verilog HDL assignment warning at yodab.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269032 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(11) " "Verilog HDL assignment warning at yodab.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269032 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(12) " "Verilog HDL assignment warning at yodab.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269032 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(13) " "Verilog HDL assignment warning at yodab.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269032 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(14) " "Verilog HDL assignment warning at yodab.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269033 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(15) " "Verilog HDL assignment warning at yodab.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269033 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(16) " "Verilog HDL assignment warning at yodab.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269033 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(17) " "Verilog HDL assignment warning at yodab.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269034 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(18) " "Verilog HDL assignment warning at yodab.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269034 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(19) " "Verilog HDL assignment warning at yodab.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269034 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(20) " "Verilog HDL assignment warning at yodab.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269034 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(21) " "Verilog HDL assignment warning at yodab.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269035 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(22) " "Verilog HDL assignment warning at yodab.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269035 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(23) " "Verilog HDL assignment warning at yodab.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269035 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(24) " "Verilog HDL assignment warning at yodab.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269036 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(25) " "Verilog HDL assignment warning at yodab.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269036 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(26) " "Verilog HDL assignment warning at yodab.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269036 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(27) " "Verilog HDL assignment warning at yodab.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269036 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(28) " "Verilog HDL assignment warning at yodab.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269037 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(29) " "Verilog HDL assignment warning at yodab.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269037 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(30) " "Verilog HDL assignment warning at yodab.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269037 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(31) " "Verilog HDL assignment warning at yodab.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269037 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(32) " "Verilog HDL assignment warning at yodab.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269038 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(33) " "Verilog HDL assignment warning at yodab.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269038 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(34) " "Verilog HDL assignment warning at yodab.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269038 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(35) " "Verilog HDL assignment warning at yodab.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269038 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(36) " "Verilog HDL assignment warning at yodab.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269039 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(37) " "Verilog HDL assignment warning at yodab.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269039 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(38) " "Verilog HDL assignment warning at yodab.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269039 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(39) " "Verilog HDL assignment warning at yodab.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269039 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(40) " "Verilog HDL assignment warning at yodab.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269040 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(41) " "Verilog HDL assignment warning at yodab.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269040 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(42) " "Verilog HDL assignment warning at yodab.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269040 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(43) " "Verilog HDL assignment warning at yodab.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269040 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(44) " "Verilog HDL assignment warning at yodab.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269041 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(45) " "Verilog HDL assignment warning at yodab.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269041 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(46) " "Verilog HDL assignment warning at yodab.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269041 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(47) " "Verilog HDL assignment warning at yodab.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269041 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(48) " "Verilog HDL assignment warning at yodab.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269042 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(49) " "Verilog HDL assignment warning at yodab.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269042 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(50) " "Verilog HDL assignment warning at yodab.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269042 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(51) " "Verilog HDL assignment warning at yodab.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269042 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(52) " "Verilog HDL assignment warning at yodab.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269043 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(53) " "Verilog HDL assignment warning at yodab.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269043 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(54) " "Verilog HDL assignment warning at yodab.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269043 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(55) " "Verilog HDL assignment warning at yodab.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269043 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(56) " "Verilog HDL assignment warning at yodab.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269044 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(57) " "Verilog HDL assignment warning at yodab.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269044 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(58) " "Verilog HDL assignment warning at yodab.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269044 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(59) " "Verilog HDL assignment warning at yodab.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269044 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(60) " "Verilog HDL assignment warning at yodab.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269045 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(61) " "Verilog HDL assignment warning at yodab.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269045 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(62) " "Verilog HDL assignment warning at yodab.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269045 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(63) " "Verilog HDL assignment warning at yodab.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269045 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(64) " "Verilog HDL assignment warning at yodab.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269046 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(65) " "Verilog HDL assignment warning at yodab.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269046 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(66) " "Verilog HDL assignment warning at yodab.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269046 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(67) " "Verilog HDL assignment warning at yodab.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269046 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(68) " "Verilog HDL assignment warning at yodab.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269047 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(69) " "Verilog HDL assignment warning at yodab.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269047 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(70) " "Verilog HDL assignment warning at yodab.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269047 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(71) " "Verilog HDL assignment warning at yodab.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269048 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(72) " "Verilog HDL assignment warning at yodab.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269048 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(73) " "Verilog HDL assignment warning at yodab.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269048 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(74) " "Verilog HDL assignment warning at yodab.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269049 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(75) " "Verilog HDL assignment warning at yodab.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269049 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(76) " "Verilog HDL assignment warning at yodab.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269049 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(77) " "Verilog HDL assignment warning at yodab.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269049 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(78) " "Verilog HDL assignment warning at yodab.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269050 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(79) " "Verilog HDL assignment warning at yodab.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269050 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(80) " "Verilog HDL assignment warning at yodab.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269050 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(81) " "Verilog HDL assignment warning at yodab.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269050 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(82) " "Verilog HDL assignment warning at yodab.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269051 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(83) " "Verilog HDL assignment warning at yodab.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269051 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(84) " "Verilog HDL assignment warning at yodab.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269051 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(85) " "Verilog HDL assignment warning at yodab.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269051 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(86) " "Verilog HDL assignment warning at yodab.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269052 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(87) " "Verilog HDL assignment warning at yodab.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269052 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(88) " "Verilog HDL assignment warning at yodab.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269052 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(89) " "Verilog HDL assignment warning at yodab.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269052 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(90) " "Verilog HDL assignment warning at yodab.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269053 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(91) " "Verilog HDL assignment warning at yodab.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269053 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(92) " "Verilog HDL assignment warning at yodab.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269053 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(93) " "Verilog HDL assignment warning at yodab.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269053 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(94) " "Verilog HDL assignment warning at yodab.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269054 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(95) " "Verilog HDL assignment warning at yodab.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269054 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(96) " "Verilog HDL assignment warning at yodab.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269054 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(97) " "Verilog HDL assignment warning at yodab.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269054 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(98) " "Verilog HDL assignment warning at yodab.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269055 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(99) " "Verilog HDL assignment warning at yodab.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269055 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(100) " "Verilog HDL assignment warning at yodab.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269055 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(101) " "Verilog HDL assignment warning at yodab.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269055 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(102) " "Verilog HDL assignment warning at yodab.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269056 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(103) " "Verilog HDL assignment warning at yodab.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269056 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(104) " "Verilog HDL assignment warning at yodab.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269056 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(105) " "Verilog HDL assignment warning at yodab.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269056 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(106) " "Verilog HDL assignment warning at yodab.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269057 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(107) " "Verilog HDL assignment warning at yodab.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269057 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(108) " "Verilog HDL assignment warning at yodab.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269057 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(109) " "Verilog HDL assignment warning at yodab.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269057 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(110) " "Verilog HDL assignment warning at yodab.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269058 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(111) " "Verilog HDL assignment warning at yodab.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269058 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(112) " "Verilog HDL assignment warning at yodab.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269058 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(113) " "Verilog HDL assignment warning at yodab.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269058 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(114) " "Verilog HDL assignment warning at yodab.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269059 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(115) " "Verilog HDL assignment warning at yodab.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269059 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(116) " "Verilog HDL assignment warning at yodab.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269059 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(117) " "Verilog HDL assignment warning at yodab.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269059 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(118) " "Verilog HDL assignment warning at yodab.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269060 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(119) " "Verilog HDL assignment warning at yodab.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269060 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(120) " "Verilog HDL assignment warning at yodab.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269060 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 image_rom.v(145) " "Net \"mem.data_a\" at image_rom.v(145) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269427 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 image_rom.v(145) " "Net \"mem.waddr_a\" at image_rom.v(145) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269427 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 image_rom.v(145) " "Net \"mem.we_a\" at image_rom.v(145) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269428 "|system_de2|system:system|rom3:rom3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ker1 system:system\|ker1:ker1 " "Elaborating entity \"ker1\" for hierarchy \"system:system\|ker1:ker1\"" {  } { { "verilog/system.v" "ker1" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269813 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.data_a 0 ker_rom.v(7) " "Net \"mem_array.data_a\" at ker_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269823 "|system_de2|system:system|ker1:ker1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.waddr_a 0 ker_rom.v(7) " "Net \"mem_array.waddr_a\" at ker_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269823 "|system_de2|system:system|ker1:ker1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.we_a 0 ker_rom.v(7) " "Net \"mem_array.we_a\" at ker_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269823 "|system_de2|system:system|ker1:ker1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ker2 system:system\|ker2:ker2 " "Elaborating entity \"ker2\" for hierarchy \"system:system\|ker2:ker2\"" {  } { { "verilog/system.v" "ker2" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269843 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.data_a 0 ker_rom.v(33) " "Net \"mem_array.data_a\" at ker_rom.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269853 "|system_de2|system:system|ker2:ker2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.waddr_a 0 ker_rom.v(33) " "Net \"mem_array.waddr_a\" at ker_rom.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269853 "|system_de2|system:system|ker2:ker2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.we_a 0 ker_rom.v(33) " "Net \"mem_array.we_a\" at ker_rom.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269853 "|system_de2|system:system|ker2:ker2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ker3 system:system\|ker3:ker3 " "Elaborating entity \"ker3\" for hierarchy \"system:system\|ker3:ker3\"" {  } { { "verilog/system.v" "ker3" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269873 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.data_a 0 ker_rom.v(59) " "Net \"mem_array.data_a\" at ker_rom.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269883 "|system_de2|system:system|ker3:ker3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.waddr_a 0 ker_rom.v(59) " "Net \"mem_array.waddr_a\" at ker_rom.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269883 "|system_de2|system:system|ker3:ker3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.we_a 0 ker_rom.v(59) " "Net \"mem_array.we_a\" at ker_rom.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269883 "|system_de2|system:system|ker3:ker3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:pS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:pS2\"" {  } { { "verilog/system_de2.v" "pS2" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:pS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:pS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "verilog/PS2_Controller.v" "PS2_Data_In" { Text "G:/Shared drives/logic/final_project/verilog/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:pS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:pS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "verilog/PS2_Controller.v" "PS2_Command_Out" { Text "G:/Shared drives/logic/final_project/verilog/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keycode_recognizer keycode_recognizer:key " "Elaborating entity \"keycode_recognizer\" for hierarchy \"keycode_recognizer:key\"" {  } { { "verilog/system_de2.v" "key" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_xy_controller vga_xy_controller:vga_xy_controller " "Elaborating entity \"vga_xy_controller\" for hierarchy \"vga_xy_controller:vga_xy_controller\"" {  } { { "verilog/system_de2.v" "vga_xy_controller" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave_osc square_wave_osc:osc " "Elaborating entity \"square_wave_osc\" for hierarchy \"square_wave_osc:osc\"" {  } { { "verilog/system_de2.v" "osc" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 square_wave_osc.v(26) " "Verilog HDL assignment warning at square_wave_osc.v(26): truncated value with size 32 to match size of target (20)" {  } { { "verilog/audio/square_wave_osc.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/square_wave_osc.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202270183 "|system_de2|square_wave_osc:osc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:Audio_Controller\"" {  } { { "verilog/system_de2.v" "Audio_Controller" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "verilog/audio/Audio_Controller.v" "Bit_Clock_Edges" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "verilog/audio/Audio_Controller.v" "Audio_In_Deserializer" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "verilog/audio/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""}  } { { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202270850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202271160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202271160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202271180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202271439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202271439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202271459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202271759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202271759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202271789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "G:/Shared drives/logic/final_project/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202272085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202272085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202272125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202272215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "G:/Shared drives/logic/final_project/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202272496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202272496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202272537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "G:/Shared drives/logic/final_project/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202272862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202272862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202272916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "G:/Shared drives/logic/final_project/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202273225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202273225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202273255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "verilog/audio/Audio_Controller.v" "Audio_Out_Serializer" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202274100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "verilog/audio/Audio_Controller.v" "Audio_Clock" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202275845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "verilog/audio/Audio_Clock.v" "altpll_component" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202276193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "verilog/audio/Audio_Clock.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202276202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""}  } { { "verilog/audio/Audio_Clock.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202276202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"avconf:avc\"" {  } { { "verilog/system_de2.v" "avc" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202276279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276288 "|system_de2|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:avc\|I2C_Controller:u0\"" {  } { { "verilog/audio/avconf.v" "u0" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202276302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276310 "|system_de2|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276310 "|system_de2|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276310 "|system_de2|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 37 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 67 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 97 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 127 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 157 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 187 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 217 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 247 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 277 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 307 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 337 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 367 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 397 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 427 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 457 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 487 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 517 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 547 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 577 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 607 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 637 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 667 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 697 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 727 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 757 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 787 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 817 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 847 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 877 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 907 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 937 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 967 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 37 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 67 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 97 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 127 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 157 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 187 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 217 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 247 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 277 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 307 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 337 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 367 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 397 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 427 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 457 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 487 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 517 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 547 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 577 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 607 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 637 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 667 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 697 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 727 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 757 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 787 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 817 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 847 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 877 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 907 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 937 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 967 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576202277741 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576202277741 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "system:system\|ram1:ram1\|ram_rtl_0 " "Inferred dual-clock RAM node \"system:system\|ram1:ram1\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576202278225 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:system\|ram1:ram1\|ram " "RAM logic \"system:system\|ram1:ram1\|ram\" is uninferred due to asynchronous read logic" {  } { { "verilog/image_rom.v" "ram" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|audio_player:audio_player\|music1:music1\|memarray " "RAM logic \"system:system\|audio_player:audio_player\|music1:music1\|memarray\" is uninferred due to inappropriate RAM size" {  } { { "verilog/audio/musicrom.v" "memarray" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|audio_player:audio_player\|music2:music2\|memarray " "RAM logic \"system:system\|audio_player:audio_player\|music2:music2\|memarray\" is uninferred due to inappropriate RAM size" {  } { { "verilog/audio/musicrom.v" "memarray" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|audio_player:audio_player\|music3:music3\|memarray " "RAM logic \"system:system\|audio_player:audio_player\|music3:music3\|memarray\" is uninferred due to inappropriate RAM size" {  } { { "verilog/audio/musicrom.v" "memarray" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 103 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|ker1:ker1\|mem_array " "RAM logic \"system:system\|ker1:ker1\|mem_array\" is uninferred due to inappropriate RAM size" {  } { { "verilog/ker_rom.v" "mem_array" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|ker2:ker2\|mem_array " "RAM logic \"system:system\|ker2:ker2\|mem_array\" is uninferred due to inappropriate RAM size" {  } { { "verilog/ker_rom.v" "mem_array" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|ker3:ker3\|mem_array " "RAM logic \"system:system\|ker3:ker3\|mem_array\" is uninferred due to inappropriate RAM size" {  } { { "verilog/ker_rom.v" "mem_array" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 59 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1576202278226 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 31 G:/Shared drives/logic/final_project/db/final_project.ram0_music1_e56f973e.hdl.mif " "Memory depth (32) in the design file differs from memory depth (31) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_music1_e56f973e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278240 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 31 G:/Shared drives/logic/final_project/db/final_project.ram0_music2_e56f973f.hdl.mif " "Memory depth (32) in the design file differs from memory depth (31) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_music2_e56f973f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278248 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 31 G:/Shared drives/logic/final_project/db/final_project.ram0_music3_e56f973c.hdl.mif " "Memory depth (32) in the design file differs from memory depth (31) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_music3_e56f973c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278254 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 G:/Shared drives/logic/final_project/db/final_project.ram0_ker1_36dc60.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_ker1_36dc60.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278261 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 G:/Shared drives/logic/final_project/db/final_project.ram0_ker2_36dc67.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_ker2_36dc67.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278269 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 G:/Shared drives/logic/final_project/db/final_project.ram0_ker3_36dc66.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_ker3_36dc66.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278275 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system\|rom1:rom1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system\|rom1:rom1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19200 " "Parameter NUMWORDS_B set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_rom1_3af053.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_rom1_3af053.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system\|ram1:ram1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system\|ram1:ram1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19200 " "Parameter NUMWORDS_B set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system\|rom2:rom2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system\|rom2:rom2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19200 " "Parameter NUMWORDS_B set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_rom2_3af050.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_rom2_3af050.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system\|rom3:rom3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system\|rom3:rom3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19200 " "Parameter NUMWORDS_B set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_rom3_3af051.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_rom3_3af051.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576202278954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system\|rom1:rom1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system\|rom1:rom1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202279410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system\|rom1:rom1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system\|rom1:rom1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_rom1_3af053.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_rom1_3af053.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202279410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_clp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_clp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_clp1 " "Found entity 1: altsyncram_clp1" {  } { { "db/altsyncram_clp1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_clp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202279764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202279764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "G:/Shared drives/logic/final_project/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202280237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202280237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "G:/Shared drives/logic/final_project/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202280687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202280687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "G:/Shared drives/logic/final_project/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202281116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202281116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system\|ram1:ram1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"system:system\|ram1:ram1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202281399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system\|ram1:ram1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"system:system\|ram1:ram1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202281399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09d1 " "Found entity 1: altsyncram_09d1" {  } { { "db/altsyncram_09d1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_09d1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202281737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202281737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system\|rom2:rom2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system\|rom2:rom2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202282206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system\|rom2:rom2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system\|rom2:rom2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_rom2_3af050.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_rom2_3af050.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202282207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_alp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_alp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_alp1 " "Found entity 1: altsyncram_alp1" {  } { { "db/altsyncram_alp1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_alp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202282588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202282588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system\|rom3:rom3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system\|rom3:rom3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202283229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system\|rom3:rom3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system\|rom3:rom3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_rom3_3af051.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_rom3_3af051.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202283230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlp1 " "Found entity 1: altsyncram_dlp1" {  } { { "db/altsyncram_dlp1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_dlp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202283593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202283593 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576202285018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[8\] " "Latch avconf:avc\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285110 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[2\] " "Latch avconf:avc\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285110 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[9\] " "Latch avconf:avc\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285111 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[1\] " "Latch avconf:avc\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285111 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[7\] " "Latch avconf:avc\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[0\] " "Latch avconf:avc\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[10\] " "Latch avconf:avc\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[4\] " "Latch avconf:avc\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[11\] " "Latch avconf:avc\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[3\] " "Latch avconf:avc\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[6\] " "Latch avconf:avc\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[5\] " "Latch avconf:avc\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[15\] " "Latch avconf:avc\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[2\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[13\] " "Latch avconf:avc\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[3\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[14\] " "Latch avconf:avc\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[12\] " "Latch avconf:avc\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285114 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285114 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 72 -1 0 } } { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 63 -1 0 } } { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1576202285117 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1576202285117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576202285458 "|system_de2|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576202285458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576202285579 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "194 " "194 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576202287728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Shared drives/logic/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file G:/Shared drives/logic/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202288156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576202290753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202290753 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202292179 "|system_de2|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576202292179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1230 " "Implemented 1230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1082 " "Implemented 1082 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_RAMS" "100 " "Implemented 100 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1576202292180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576202292180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 534 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 534 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576202292751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 20:58:12 2019 " "Processing ended: Thu Dec 12 20:58:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576202292751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576202292751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576202292751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202292751 ""}
