{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700595505045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700595505045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 16:38:24 2023 " "Processing started: Tue Nov 21 16:38:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700595505045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595505045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modulos_PBL2_CD -c Modulos_PBL2_CD " "Command: quartus_map --read_settings_files=on --write_settings_files=off Modulos_PBL2_CD -c Modulos_PBL2_CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595505045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700595505150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700595505151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_status.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_status " "Found entity 1: decod_status" {  } { { "decod_status.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_status.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700595510018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_ataque_col.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_ataque_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_ataque_col " "Found entity 1: decod_ataque_col" {  } { { "decod_ataque_col.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_ataque_col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700595510018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_display.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_display " "Found entity 1: decod_display" {  } { { "decod_display.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700595510019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decod_coordenadas.v(64) " "Verilog HDL Module Instantiation warning at decod_coordenadas.v(64): ignored dangling comma in List of Port Connections" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_coordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_coordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_coordenadas " "Found entity 1: decod_coordenadas" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700595510019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L2 decod_coordenadas.v(35) " "Verilog HDL Implicit Net warning at decod_coordenadas.v(35): created implicit net for \"L2\"" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_l2 decod_coordenadas.v(53) " "Verilog HDL Implicit Net warning at decod_coordenadas.v(53): created implicit net for \"not_l2\"" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 decod_coordenadas.v(77) " "Verilog HDL Implicit Net warning at decod_coordenadas.v(77): created implicit net for \"C0\"" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CV decod_coordenadas.v(76) " "Verilog HDL error at decod_coordenadas.v(76): object \"CV\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1700595510020 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700595510028 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 21 16:38:30 2023 " "Processing ended: Tue Nov 21 16:38:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700595510028 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700595510028 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700595510028 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510028 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700595505045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700595505045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 16:38:24 2023 " "Processing started: Tue Nov 21 16:38:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700595505045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595505045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modulos_PBL2_CD -c Modulos_PBL2_CD " "Command: quartus_map --read_settings_files=on --write_settings_files=off Modulos_PBL2_CD -c Modulos_PBL2_CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595505045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700595505150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700595505151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_status.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_status " "Found entity 1: decod_status" {  } { { "decod_status.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_status.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700595510018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_ataque_col.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_ataque_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_ataque_col " "Found entity 1: decod_ataque_col" {  } { { "decod_ataque_col.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_ataque_col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700595510018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_display.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_display " "Found entity 1: decod_display" {  } { { "decod_display.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700595510019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decod_coordenadas.v(64) " "Verilog HDL Module Instantiation warning at decod_coordenadas.v(64): ignored dangling comma in List of Port Connections" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_coordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_coordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_coordenadas " "Found entity 1: decod_coordenadas" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700595510019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L2 decod_coordenadas.v(35) " "Verilog HDL Implicit Net warning at decod_coordenadas.v(35): created implicit net for \"L2\"" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_l2 decod_coordenadas.v(53) " "Verilog HDL Implicit Net warning at decod_coordenadas.v(53): created implicit net for \"not_l2\"" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 decod_coordenadas.v(77) " "Verilog HDL Implicit Net warning at decod_coordenadas.v(77): created implicit net for \"C0\"" {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700595510019 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CV decod_coordenadas.v(76) " "Verilog HDL error at decod_coordenadas.v(76): object \"CV\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "decod_coordenadas.v" "" { Text "/home/aluno/Documentos/ModulosPBL2CD/decod_coordenadas.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1700595510020 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700595510028 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 21 16:38:30 2023 " "Processing ended: Tue Nov 21 16:38:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700595510028 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700595510028 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700595510028 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700595510028 ""}
