# 1 "arch/arm64/boot/dts/freescale/imx8mq-evk-lcdif-adv7535.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8mq-evk-lcdif-adv7535.dts"





# 1 "arch/arm64/boot/dts/freescale/imx8mq-evk.dts" 1






/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/usb/pd.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8mq-evk.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mq.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8mq-clock.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8mq.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/imx8mq-power.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8mq.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/imx8mq-reset.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8mq.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/freescale/imx8mq.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 12 "arch/arm64/boot/dts/freescale/imx8mq.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/freescale/imx8mq.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 14 "arch/arm64/boot/dts/freescale/imx8mq.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mq-pinfunc.h" 1
# 15 "arch/arm64/boot/dts/freescale/imx8mq.dtsi" 2

/ {
 interrupt-parent = <&gpc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  csi0 = &mipi_csi_1;
  csi1 = &mipi_csi_2;
  ethernet0 = &fec1;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
 };

 ckil: clock-ckil {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "ckil";
 };

 osc_25m: clock-osc-25m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <25000000>;
  clock-output-names = "osc_25m";
 };

 osc_27m: clock-osc-27m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <27000000>;
  clock-output-names = "osc_27m";
 };

 clk_ext1: clock-ext1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext1";
 };

 clk_ext2: clock-ext2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext2";
 };

 clk_ext3: clock-ext3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext3";
 };

 clk_ext4: clock-ext4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency= <133000000>;
  clock-output-names = "clk_ext4";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clock-latency = <61036>;
   clocks = <&clk 258>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   #cooling-cells = <2>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-latency = <61036>;
   clocks = <&clk 258>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   #cooling-cells = <2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clock-latency = <61036>;
   clocks = <&clk 258>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   #cooling-cells = <2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clock-latency = <61036>;
   clocks = <&clk 258>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   #cooling-cells = <2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010033>;
    local-timer-stop;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
    wakeup-latency-us = <1500>;
   };
  };

 };

 a53_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-800000000 {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <900000>;

   opp-supported-hw = <0xf>, <0x4>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1000000000 {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <900000>;

   opp-supported-hw = <0xe>, <0x3>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1300000000 {
   opp-hz = /bits/ 64 <1300000000>;
   opp-microvolt = <1000000>;
   opp-supported-hw = <0xc>, <0x4>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1500000000 {
   opp-hz = /bits/ 64 <1500000000>;
   opp-microvolt = <1000000>;
   opp-supported-hw = <0x8>, <0x3>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 4>;
  interrupt-parent = <&gic>;
  interrupt-affinity = <&A53_0>, <&A53_1>, <&A53_2>, <&A53_3>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu 0>;

   trips {
    cpu_alert: cpu-alert {
     temperature = <80000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu-crit {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
               <1 14 8>,
               <1 11 8>,
               <1 10 8>;
  interrupt-parent = <&gic>;
  arm,no-tick-in-suspend;
 };

 busfreq {
  compatible = "fsl,imx_busfreq";
  clocks = <&clk 234>, <&clk 118>,
    <&clk 119>, <&clk 119>,
    <&clk 252>, <&clk 251>,
    <&clk 70>, <&clk 77>,
    <&clk 72>, <&clk 78>,
    <&clk 113>, <&clk 103>,
    <&clk 116>, <&clk 2>,
    <&clk 85>, <&clk 73>;
  clock-names = "dram_pll", "dram_alt_src", "dram_apb_src", "dram_apb_pre_div",
         "dram_core", "dram_alt_root", "sys1_pll_40m", "sys1_pll_400m",
         "sys1_pll_100m", "sys1_pll_800m", "noc_div", "main_axi_src",
         "ahb_div", "osc_25m", "sys2_pll_333m", "sys1_pll_133m";
  interrupts = <0 102 4>, <0 109 4>,
        <0 110 4>, <0 111 4>;
  interrupt-name = "irq_busfreq_0", "irq_busfreq_1", "irq_busfreq_2", "irq_busfreq_3";
 };

 soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x3e000000>;
  dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;

  caam_sm: caam-sm@100000 {
   compatible = "fsl,imx6q-caam-sm";
   reg = <0x100000 0x8000>;
  };

  bus@30000000 {
   compatible = "fsl,imx8mq-aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30000000 0x30000000 0x400000>;

   sai1: sai@30010000 {
    compatible = "fsl,imx8mq-sai",
          "fsl,imx6sx-sai";
    reg = <0x30010000 0x10000>;
    interrupts = <0 95 4>;
    clocks = <&clk 238>,
     <&clk 0>,
     <&clk 196>,
     <&clk 0>, <&clk 0>;
    clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
    dmas = <&sdma2 8 1 0>, <&sdma2 9 1 0>;
    dma-names = "rx", "tx";
    fsl,dataline = <0 0xff 0xff>;
    status = "disabled";
   };

   sai6: sai@30030000 {
    compatible = "fsl,imx8mq-sai",
          "fsl,imx6sx-sai";
    reg = <0x30030000 0x10000>;
    interrupts = <0 90 4>;
    clocks = <&clk 243>,
     <&clk 0>,
     <&clk 201>,
     <&clk 0>, <&clk 0>;
    clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
    dmas = <&sdma2 4 24 0>, <&sdma2 5 24 0>;
    dma-names = "rx", "tx";
    fsl,shared-interrupt;
    status = "disabled";
   };

   sai5: sai@30040000 {
    compatible = "fsl,imx8mq-sai",
          "fsl,imx6sx-sai";
    reg = <0x30040000 0x10000>;
    interrupts = <0 90 4>;
    clocks = <&clk 242>,
     <&clk 0>,
     <&clk 200>,
     <&clk 0>, <&clk 0>;
    clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
    dmas = <&sdma2 2 24 0>, <&sdma2 3 24 0>;
    dma-names = "rx", "tx";
    fsl,shared-interrupt;
    fsl,dataline = <0 0xf 0xf>;
    status = "disabled";
   };

   sai4: sai@30050000 {
    compatible = "fsl,imx8mq-sai",
          "fsl,imx6sx-sai";
    reg = <0x30050000 0x10000>;
    interrupts = <0 100 4>;
    clocks = <&clk 241>,
     <&clk 0>,
     <&clk 199>,
     <&clk 0>, <&clk 0>;
    clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
    dmas = <&sdma2 0 24 0>, <&sdma2 1 24 0>;
    dma-names = "rx", "tx";
    fsl,dataline = <0 0x0 0xf>;
    status = "disabled";
   };

   gpio1: gpio@30200000 {
    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
    reg = <0x30200000 0x10000>;
    interrupts = <0 64 4>,
                 <0 65 4>;
    clocks = <&clk 259>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 10 30>;
   };

   gpio2: gpio@30210000 {
    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
    reg = <0x30210000 0x10000>;
    interrupts = <0 66 4>,
                 <0 67 4>;
    clocks = <&clk 260>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 40 21>;
   };

   gpio3: gpio@30220000 {
    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
    reg = <0x30220000 0x10000>;
    interrupts = <0 68 4>,
                 <0 69 4>;
    clocks = <&clk 261>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 61 26>;
   };

   gpio4: gpio@30230000 {
    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
    reg = <0x30230000 0x10000>;
    interrupts = <0 70 4>,
                 <0 71 4>;
    clocks = <&clk 262>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 87 32>;
   };

   gpio5: gpio@30240000 {
    compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio";
    reg = <0x30240000 0x10000>;
    interrupts = <0 72 4>,
                 <0 73 4>;
    clocks = <&clk 263>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 119 30>;
   };

   tmu: tmu@30260000 {
    compatible = "fsl,imx8mq-tmu";
    reg = <0x30260000 0x10000>;
    interrupts = <0 49 4>;
    clocks = <&clk 246>;
    little-endian;
    fsl,tmu-range = <0xb0000 0xa0026 0x80048 0x70061>;
    fsl,tmu-calibration = <0x00000000 0x00000023
             0x00000001 0x00000029
             0x00000002 0x0000002f
             0x00000003 0x00000035
             0x00000004 0x0000003d
             0x00000005 0x00000043
             0x00000006 0x0000004b
             0x00000007 0x00000051
             0x00000008 0x00000057
             0x00000009 0x0000005f
             0x0000000a 0x00000067
             0x0000000b 0x0000006f

             0x00010000 0x0000001b
             0x00010001 0x00000023
             0x00010002 0x0000002b
             0x00010003 0x00000033
             0x00010004 0x0000003b
             0x00010005 0x00000043
             0x00010006 0x0000004b
             0x00010007 0x00000055
             0x00010008 0x0000005d
             0x00010009 0x00000067
             0x0001000a 0x00000070

             0x00020000 0x00000017
             0x00020001 0x00000023
             0x00020002 0x0000002d
             0x00020003 0x00000037
             0x00020004 0x00000041
             0x00020005 0x0000004b
             0x00020006 0x00000057
             0x00020007 0x00000063
             0x00020008 0x0000006f

             0x00030000 0x00000015
             0x00030001 0x00000021
             0x00030002 0x0000002d
             0x00030003 0x00000039
             0x00030004 0x00000045
             0x00030005 0x00000053
             0x00030006 0x0000005f
             0x00030007 0x00000071>;
    #thermal-sensor-cells = <0>;
   };

   wdog1: watchdog@30280000 {
    compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt";
    reg = <0x30280000 0x10000>;
    interrupts = <0 78 4>;
    clocks = <&clk 212>;
    status = "disabled";
   };

   wdog2: watchdog@30290000 {
    compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt";
    reg = <0x30290000 0x10000>;
    interrupts = <0 79 4>;
    clocks = <&clk 213>;
    status = "disabled";
   };

   wdog3: watchdog@302a0000 {
    compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt";
    reg = <0x302a0000 0x10000>;
    interrupts = <0 10 4>;
    clocks = <&clk 214>;
    status = "disabled";
   };

   sdma2: dma-controller@302c0000 {
    compatible = "fsl,imx8mq-sdma","fsl,imx7d-sdma";
    reg = <0x302c0000 0x10000>;
    interrupts = <0 103 4>;
    clocks = <&clk 228>,
      <&clk 228>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   lcdif: lcdif@30320000 {
    compatible = "fsl,imx8mq-lcdif", "fsl,imx28-lcdif";
    reg = <0x30320000 0x10000>;
    clocks = <&clk 128>;
    clock-names = "pix";
    assigned-clocks = <&clk 128>,
        <&clk 36>,
        <&clk 33>;
    assigned-clock-parents = <&clk 37>,
        <&clk 35>,
        <&clk 3>;
    interrupts = <0 5 4>;
    status = "disabled";
   };

   iomuxc: iomuxc@30330000 {
    compatible = "fsl,imx8mq-iomuxc";
    reg = <0x30330000 0x10000>;
   };

   iomuxc_gpr: syscon@30340000 {
    compatible = "fsl,imx8mq-iomuxc-gpr", "fsl,imx6q-iomuxc-gpr",
          "syscon", "simple-mfd";
    reg = <0x30340000 0x10000>;

    mux: mux-controller {
     compatible = "mmio-mux";
     #mux-control-cells = <1>;
     mux-reg-masks = <0x34 0x00000004>;
    };
   };

   ocotp: ocotp-ctrl@30350000 {
    compatible = "fsl,imx8mq-ocotp", "syscon";
    reg = <0x30350000 0x10000>;
    clocks = <&clk 250>;
    #address-cells = <1>;
    #size-cells = <1>;

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    fec_mac_address: mac-address@640 {
     reg = <0x90 6>;
    };
   };

   anatop: syscon@30360000 {
    compatible = "fsl,imx8mq-anatop", "syscon";
    reg = <0x30360000 0x10000>;
    interrupts = <0 49 4>;
   };

   irq_sec_vio: caam_secvio {
    compatible = "fsl,imx6q-caam-secvio";
    interrupts = <0 20 4>;
    jtag-tamper = "disabled";
    watchdog-tamper = "enabled";
    internal-boot-tamper = "enabled";
    external-pin-tamper = "disabled";
   };

   caam_snvs: caam-snvs@30370000 {
    compatible = "fsl,imx6q-caam-snvs";
    reg = <0x30370000 0x10000>;
    clocks = <&clk 264>;
    clock-names = "ipg";
   };

   snvs: snvs@30370000 {
    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x30370000 0x10000>;

    snvs_rtc: snvs-rtc-lp{
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap =<&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
      <0 20 4>;
     clocks = <&clk 264>;
     clock-names = "snvs-rtc";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     clocks = <&clk 264>;
     clock-names = "snvs";
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };
   };

   clk: clock-controller@30380000 {
    compatible = "fsl,imx8mq-ccm";
    reg = <0x30380000 0x10000>;
    interrupts = <0 85 4>,
                 <0 86 4>;
    #clock-cells = <1>;
    clocks = <&ckil>, <&osc_25m>, <&osc_27m>,
             <&clk_ext1>, <&clk_ext2>,
             <&clk_ext3>, <&clk_ext4>;
    clock-names = "ckil", "osc_25m", "osc_27m",
                  "clk_ext1", "clk_ext2",
                  "clk_ext3", "clk_ext4";
    assigned-clocks = <&clk 113>,
        <&clk 105>,
        <&clk 117>,
        <&clk 25>,
        <&clk 30>;
    assigned-clock-parents = <&clk 78>,
        <&clk 76>,
        <&clk 86>;
    assigned-clock-rates = <800000000>,
             <0>,
             <0>,
             <786432000>,
             <722534400>;
   };

   src: reset-controller@30390000 {
    compatible = "fsl,imx8mq-src", "syscon";
    reg = <0x30390000 0x10000>;
    #reset-cells = <1>;
   };

   gpc: gpc@303a0000 {
    compatible = "fsl,imx8mq-gpc";
    reg = <0x303a0000 0x10000>;
    interrupts = <0 87 4>;
    interrupt-parent = <&gic>;
    interrupt-controller;
    broken-wake-request-signals;
    #interrupt-cells = <3>;

    pgc {
     #address-cells = <1>;
     #size-cells = <0>;

     pgc_mipi: power-domain@0 {
      #power-domain-cells = <0>;
      reg = <0>;
     };
# 684 "arch/arm64/boot/dts/freescale/imx8mq.dtsi"
     pgc_pcie: power-domain@1 {
      #power-domain-cells = <0>;
      reg = <1>;
      power-domains = <&pgc_pcie2>;
     };

     pgc_otg1: power-domain@2 {
      #power-domain-cells = <0>;
      reg = <2>;
     };

     pgc_otg2: power-domain@3 {
      #power-domain-cells = <0>;
      reg = <3>;
     };

     pgc_ddr1: power-domain@4 {
      #power-domain-cells = <0>;
      reg = <4>;
     };

     pgc_gpu: power-domain@5 {
      #power-domain-cells = <0>;
      reg = <5>;
      clocks = <&clk 215>,
               <&clk 102>,
        <&clk 111>,
               <&clk 112>;
     };

     pgc_vpu: power-domain@6 {
      #power-domain-cells = <0>;
      reg = <6>;
     };

     pgc_disp: power-domain@7 {
      #power-domain-cells = <0>;
      reg = <7>;
     };

     pgc_mipi_csi1: power-domain@8 {
      #power-domain-cells = <0>;
      reg = <8>;
     };

     pgc_mipi_csi2: power-domain@9 {
      #power-domain-cells = <0>;
      reg = <9>;
     };

     pgc_pcie2: power-domain@a {
      #power-domain-cells = <0>;
      reg = <10>;
     };
    };
   };
  };

  bus@30400000 {
   compatible = "fsl,imx8mq-aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30400000 0x30400000 0x400000>;

   pwm1: pwm@30660000 {
    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
    reg = <0x30660000 0x10000>;
    interrupts = <0 81 4>;
    clocks = <&clk 191>,
             <&clk 191>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm2: pwm@30670000 {
    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
    reg = <0x30670000 0x10000>;
    interrupts = <0 82 4>;
    clocks = <&clk 192>,
             <&clk 192>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm3: pwm@30680000 {
    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
    reg = <0x30680000 0x10000>;
    interrupts = <0 83 4>;
    clocks = <&clk 193>,
             <&clk 193>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   pwm4: pwm@30690000 {
    compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm";
    reg = <0x30690000 0x10000>;
    interrupts = <0 84 4>;
    clocks = <&clk 194>,
             <&clk 194>;
    clock-names = "ipg", "per";
    #pwm-cells = <2>;
    status = "disabled";
   };

   system_counter: timer@306a0000 {
    compatible = "nxp,sysctr-timer";
    reg = <0x306a0000 0x20000>;
    interrupts = <0 47 4>;
    clocks = <&osc_25m>;
    clock-names = "per";
   };
  };

  bus@30800000 {
   compatible = "fsl,imx8mq-aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30800000 0x30800000 0x400000>,
     <0x08000000 0x08000000 0x10000000>;

   spdif1: spdif@30810000 {
    compatible = "fsl,imx8mm-spdif", "fsl,imx35-spdif";
    reg = <0x30810000 0x10000>;
    interrupts = <0 6 4>;
    clocks = <&clk 236>,
     <&clk 2>,
     <&clk 135>,
     <&clk 0>,
     <&clk 0>,
     <&clk 0>,
     <&clk 236>,
     <&clk 0>,
     <&clk 0>,
     <&clk 0>;
    clock-names = "core", "rxtx0",
           "rxtx1", "rxtx2",
           "rxtx3", "rxtx4",
           "rxtx5", "rxtx6",
           "rxtx7", "spba";
    dmas = <&sdma1 8 18 0>, <&sdma1 9 18 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   ecspi1: spi@30820000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi";
    reg = <0x30820000 0x10000>;
    interrupts = <0 31 4>;
    clocks = <&clk 179>,
      <&clk 179>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   ecspi2: spi@30830000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi";
    reg = <0x30830000 0x10000>;
    interrupts = <0 32 4>;
    clocks = <&clk 180>,
      <&clk 180>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   ecspi3: spi@30840000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi";
    reg = <0x30840000 0x10000>;
    interrupts = <0 33 4>;
    clocks = <&clk 181>,
      <&clk 181>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart1: serial@30860000 {
    compatible = "fsl,imx8mq-uart",
                 "fsl,imx6q-uart";
    reg = <0x30860000 0x10000>;
    interrupts = <0 26 4>;
    clocks = <&clk 202>,
             <&clk 202>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart3: serial@30880000 {
    compatible = "fsl,imx8mq-uart",
                 "fsl,imx6q-uart";
    reg = <0x30880000 0x10000>;
    interrupts = <0 28 4>;
    clocks = <&clk 204>,
             <&clk 204>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   uart2: serial@30890000 {
    compatible = "fsl,imx8mq-uart",
                 "fsl,imx6q-uart";
    reg = <0x30890000 0x10000>;
    interrupts = <0 27 4>;
    clocks = <&clk 203>,
             <&clk 203>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 24 4 0>, <&sdma1 25 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   spdif2: spdif@308a0000 {
    compatible = "fsl,imx8mm-spdif", "fsl,imx35-spdif";
    reg = <0x308a0000 0x10000>;
    interrupts = <0 13 4>;
    clocks = <&clk 236>,
     <&clk 2>,
     <&clk 136>,
     <&clk 0>,
     <&clk 0>,
     <&clk 0>,
     <&clk 236>,
     <&clk 0>,
     <&clk 0>,
     <&clk 0>;
    clock-names = "core", "rxtx0",
           "rxtx1", "rxtx2",
           "rxtx3", "rxtx4",
           "rxtx5", "rxtx6",
           "rxtx7", "spba";
    dmas = <&sdma1 16 18 0>, <&sdma1 17 18 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   sai2: sai@308b0000 {
    #sound-dai-cells = <0>;
    compatible = "fsl,imx8mq-sai";
    reg = <0x308b0000 0x10000>;
    interrupts = <0 96 4>;
    clocks = <&clk 239>,
      <&clk 0>,
      <&clk 197>,
      <&clk 0>, <&clk 0>;
    clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
    dmas = <&sdma1 10 24 0>, <&sdma1 11 24 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   sai3: sai@308c0000 {
    compatible = "fsl,imx8mq-sai",
          "fsl,imx6sx-sai";
    reg = <0x308c0000 0x10000>;
    interrupts = <0 50 4>;
    clocks = <&clk 240>,
     <&clk 0>,
     <&clk 198>,
     <&clk 0>, <&clk 0>;
    clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
    dmas = <&sdma1 12 24 0>, <&sdma1 13 24 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   crypto: crypto@30900000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30900000 0x40000>;
    ranges = <0 0x30900000 0x40000>;
    interrupts = <0 91 4>;
    clocks = <&clk 116>,
      <&clk 236>;
    clock-names = "aclk", "ipg";

    sec_jr0: jr@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
    };

    sec_jr1: jr@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };

    sec_jr2: jr@3000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x3000 0x1000>;
     interrupts = <0 114 4>;
    };
   };

   dphy: dphy@30a00300 {
    compatible = "fsl,imx8mq-mipi-dphy";
    reg = <0x30a00300 0x100>;
    clocks = <&clk 164>;
    clock-names = "phy_ref";
    assigned-clocks = <&clk 164>;
    assigned-clock-parents = <&clk 37>;
    assigned-clock-rates = <24000000>;
    #phy-cells = <0>;
    power-domains = <&pgc_mipi>;
    status = "disabled";
   };

   mipi_dsi: mipi_dsi@30a00000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mq-nwl-dsi";
    reg = <0x30a00000 0x300>;
    clocks = <&clk 163>,
      <&clk 244>,
      <&clk 245>,
      <&clk 164>,
      <&clk 35>,
      <&clk 128>;
    clock-names = "core",
           "rx_esc",
           "tx_esc",
           "phy_ref",
           "video_pll",
           "lcdif";
    assigned-clocks = <&clk 164>,
        <&clk 163>,
        <&clk 244>,
        <&clk 245>;
    assigned-clock-parents = <&clk 37>,
        <&clk 76>,
        <&clk 71>;
    assigned-clock-rates = <27000000>,
             <266000000>,
             <80000000>,
             <20000000>;
    interrupts = <0 34 4>;
    power-domains = <&pgc_mipi>;
    resets = <&src 21>,
                    <&src 23>,
                    <&src 24>,
             <&src 25>;
    reset-names = "byte", "dpi", "esc", "pclk";
    mux-controls = <&mux 0>;
    phys = <&dphy>;
    phy-names = "dphy";
    status = "disabled";
   };

   i2c1: i2c@30a20000 {
    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
    reg = <0x30a20000 0x10000>;
    interrupts = <0 35 4>;
    clocks = <&clk 184>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@30a30000 {
    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
    reg = <0x30a30000 0x10000>;
    interrupts = <0 36 4>;
    clocks = <&clk 185>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c3: i2c@30a40000 {
    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
    reg = <0x30a40000 0x10000>;
    interrupts = <0 37 4>;
    clocks = <&clk 186>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c4: i2c@30a50000 {
    compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c";
    reg = <0x30a50000 0x10000>;
    interrupts = <0 38 4>;
    clocks = <&clk 187>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart4: serial@30a60000 {
    compatible = "fsl,imx8mq-uart",
                 "fsl,imx6q-uart";
    reg = <0x30a60000 0x10000>;
    interrupts = <0 29 4>;
    clocks = <&clk 205>,
             <&clk 205>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   mipi_csi_1: mipi_csi1@30a70000 {
    compatible = "fsl,mxc-mipi-csi2_yav";
    reg = <0x30a70000 0x1000>;
    interrupts = <0 44 4>;
    clocks = <&clk 167>,
      <&clk 169>,
      <&clk 168>;
    clock-names = "clk_core", "clk_esc", "clk_pxl";
    assigned-clocks = <&clk 167>,
        <&clk 168>,
        <&clk 169>;
    assigned-clock-rates = <133000000>, <100000000>, <66000000>;
    power-domains = <&pgc_mipi_csi1>;
    csis-phy-reset = <&src 0x4c 7>;
    phy-gpr = <&iomuxc_gpr 0x88>;
    status = "disabled";
   };

   csi1_bridge: csi1_bridge@30a90000 {
    compatible = "fsl,imx8mq-csi", "fsl,imx6s-csi";
    reg = <0x30a90000 0x10000>;
    interrupts = <0 42 4>;
    clocks = <&clk 0>,
     <&clk 224>,
     <&clk 0>;
    clock-names = "disp-axi", "csi_mclk", "disp_dcic";
    status = "disabled";
   };

   mu: mu@30aa0000 {
    compatible = "fsl,imx8mq-mu", "fsl,imx6sx-mu";
    reg = <0x30aa0000 0x10000>;
    interrupts = <0 88 4>;
    clocks = <&clk 253>;
    clock-names = "mu";
    #mbox-cells = <2>;
   };

   usdhc1: mmc@30b40000 {
    compatible = "fsl,imx8mq-usdhc",
                 "fsl,imx7d-usdhc";
    reg = <0x30b40000 0x10000>;
    interrupts = <0 22 4>;
    clocks = <&clk 236>,
             <&clk 105>,
             <&clk 210>;
    clock-names = "ipg", "ahb", "per";
    assigned-clocks = <&clk 142>;
    assigned-clock-rates = <400000000>;
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@30b50000 {
    compatible = "fsl,imx8mq-usdhc",
                 "fsl,imx7d-usdhc";
    reg = <0x30b50000 0x10000>;
    interrupts = <0 23 4>;
    clocks = <&clk 236>,
             <&clk 105>,
             <&clk 211>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   mipi_csi_2: mipi_csi2@30b60000 {
    compatible = "fsl,mxc-mipi-csi2_yav";
    reg = <0x30b60000 0x1000>;
    interrupts = <0 45 4>;
    clocks = <&clk 170>,
      <&clk 172>,
      <&clk 171>;
    clock-names = "clk_core", "clk_esc", "clk_pxl";
    assigned-clocks = <&clk 170>,
        <&clk 171>,
        <&clk 172>;
    assigned-clock-rates = <133000000>, <100000000>, <66000000>;
    power-domains = <&pgc_mipi_csi2>;
    csis-phy-reset = <&src 0x50 7>;
    phy-gpr = <&iomuxc_gpr 0xa4>;
    status = "disabled";
   };

   csi2_bridge: csi2_bridge@30b80000 {
    compatible = "fsl,imx8mq-csi", "fsl,imx6s-csi";
    reg = <0x30b80000 0x10000>;
    interrupts = <0 43 4>;
    clocks = <&clk 0>,
     <&clk 225>,
     <&clk 0>;
    clock-names = "disp-axi", "csi_mclk", "disp_dcic";
    status = "disabled";
   };

   qspi0: spi@30bb0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mq-qspi", "fsl,imx7d-qspi";
    reg = <0x30bb0000 0x10000>,
          <0x08000000 0x10000000>;
    reg-names = "QuadSPI", "QuadSPI-memory";
    interrupts = <0 107 4>;
    clocks = <&clk 195>,
      <&clk 195>;
    clock-names = "qspi_en", "qspi";
    status = "disabled";
   };

   sdma1: dma-controller@30bd0000 {
    compatible = "fsl,imx8mq-sdma","fsl,imx7d-sdma";
    reg = <0x30bd0000 0x10000>;
    interrupts = <0 2 4>;
    clocks = <&clk 227>,
      <&clk 116>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   fec1: ethernet@30be0000 {
    compatible = "fsl,imx8mq-fec", "fsl,imx6sx-fec";
    reg = <0x30be0000 0x10000>;
    interrupts = <0 118 4>,
                 <0 119 4>,
                 <0 120 4>;
    clocks = <&clk 182>,
             <&clk 182>,
             <&clk 138>,
             <&clk 137>,
             <&clk 139>;
    clock-names = "ipg", "ahb", "ptp",
                  "enet_clk_ref", "enet_out";
    fsl,num-tx-queues = <3>;
    fsl,num-rx-queues = <3>;
    nvmem-cells = <&fec_mac_address>;
    nvmem-cell-names = "mac-address";
    nvmem_macaddr_swap;
    stop-mode = <&iomuxc_gpr 0x10 3>;
    fsl,wakeup_irq = <2>;
    status = "disabled";
   };
  };

  bus@32c00000 {
   compatible = "fsl,imx8mq-aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x32c00000 0x32c00000 0x400000>;

   hdmi: hdmi@32c00000 {
    reg = <0x32c00000 0x100000>,
     <0x32e40000 0x40000>;
    interrupts = <0 16 4>,
        <0 25 4>;
    interrupt-names = "plug_in", "plug_out";
   };

   irqsteer: interrupt-controller@32e2d000 {
    compatible = "fsl,imx8m-irqsteer", "fsl,imx-irqsteer";
    reg = <0x32e2d000 0x1000>;
    interrupts = <0 18 4>;
    clocks = <&clk 248>;
    clock-names = "ipg";
    fsl,channel = <0>;
    fsl,num-irqs = <64>;
    interrupt-controller;
    #interrupt-cells = <1>;
   };

   dcss: display-controller@32e00000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "nxp,imx8mq-dcss";
    reg = <0x32e00000 0x2d000>, <0x32e2f000 0x1000>;
    interrupts = <6>, <8>, <9>, <16>, <17>;
    interrupt-names = "ctx_ld", "ctxld_kick", "vblank",
          "dtrc_ch1", "dtrc_ch2";
    interrupt-parent = <&irqsteer>;
    clocks = <&clk 248>,
      <&clk 247>,
      <&clk 249>,
      <&clk 254>,
      <&clk 122>,
      <&clk 266>,
      <&clk 267>;
    clock-names = "apb", "axi", "rtrm", "pix", "dtrc", "pll_src",
            "pll_phy_ref";
    assigned-clocks = <&clk 107>,
        <&clk 109>,
        <&clk 266>;
    assigned-clock-parents = <&clk 78>,
        <&clk 78>,
        <&clk 3>;
    assigned-clock-rates = <800000000>,
          <400000000>;
    status = "disabled";
   };
  };

  gpu: gpu@38000000 {
   compatible = "vivante,gc";
   reg = <0x38000000 0x40000>;
   interrupts = <0 3 4>;
   clocks = <&clk 215>,
            <&clk 102>,
            <&clk 111>,
            <&clk 112>;
   clock-names = "core", "shader", "bus", "reg";
   assigned-clocks = <&clk 97>,
                     <&clk 100>,
                     <&clk 111>,
                     <&clk 112>,
                     <&clk 16>;
   assigned-clock-parents = <&clk 17>,
                            <&clk 17>,
                            <&clk 17>,
                            <&clk 17>,
                            <&clk 15>;
   assigned-clock-rates = <800000000>, <800000000>,
                          <800000000>, <800000000>, <0>;
   power-domains = <&pgc_gpu>;
   status = "disabled";
  };

  usb_dwc3_0: usb@38100000 {
   compatible = "fsl,imx8mq-dwc3", "snps,dwc3";
   reg = <0x38100000 0x10000>;
   clocks = <&clk 206>,
            <&clk 152>,
     <&clk 1>;
   clock-names = "bus_early", "ref", "suspend";
   assigned-clocks = <&clk 110>,
                     <&clk 152>;
   assigned-clock-parents = <&clk 86>,
                            <&clk 72>;
   assigned-clock-rates = <500000000>, <100000000>;
   interrupts = <0 40 4>;
   phys = <&usb3_phy0>, <&usb3_phy0>;
   phy-names = "usb2-phy", "usb3-phy";
   power-domains = <&pgc_otg1>;
   usb3-resume-missing-cas;
   snps,power-down-scale = <2>;
   status = "disabled";
  };

  usb3_phy0: usb-phy@381f0040 {
   compatible = "fsl,imx8mq-usb-phy";
   reg = <0x381f0040 0x40>;
   clocks = <&clk 208>;
   clock-names = "phy";
   assigned-clocks = <&clk 153>;
   assigned-clock-parents = <&clk 72>;
   assigned-clock-rates = <100000000>;
   #phy-cells = <0>;
   status = "disabled";
  };

  usb_dwc3_1: usb@38200000 {
   compatible = "fsl,imx8mq-dwc3", "snps,dwc3";
   reg = <0x38200000 0x10000>;
   clocks = <&clk 207>,
            <&clk 152>,
     <&clk 1>;
   clock-names = "bus_early", "ref", "suspend";
   assigned-clocks = <&clk 110>,
                     <&clk 152>;
   assigned-clock-parents = <&clk 86>,
                            <&clk 72>;
   assigned-clock-rates = <500000000>, <100000000>;
   interrupts = <0 41 4>;
   phys = <&usb3_phy1>, <&usb3_phy1>;
   phy-names = "usb2-phy", "usb3-phy";
   power-domains = <&pgc_otg2>;
   usb3-resume-missing-cas;
   snps,power-down-scale = <2>;
   status = "disabled";
  };

  usb3_phy1: usb-phy@382f0040 {
   compatible = "fsl,imx8mq-usb-phy";
   reg = <0x382f0040 0x40>;
   clocks = <&clk 209>;
   clock-names = "phy";
   assigned-clocks = <&clk 153>;
   assigned-clock-parents = <&clk 72>;
   assigned-clock-rates = <100000000>;
   #phy-cells = <0>;
   status = "disabled";
  };

  dma_apbh: dma-apbh@33000000 {
   compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x33000000 0x2000>;
   interrupts = <0 12 4>,
         <0 12 4>,
         <0 12 4>,
         <0 12 4>;
   interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clk 256>;
  };

  gpmi: gpmi-nand@33002000{
   compatible = "fsl,imx7d-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 14 4>;
   interrupt-names = "bch";
   clocks = <&clk 226>,
    <&clk 256>;
   clock-names = "gpmi_io", "gpmi_bch_apb";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  pcie0: pcie@33800000 {
   compatible = "fsl,imx8mq-pcie";
   reg = <0x33800000 0x400000>,
         <0x1ff00000 0x80000>;
   reg-names = "dbi", "config";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   bus-range = <0x00 0xff>;
   ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000
             0x82000000 0 0x18000000 0x18000000 0 0x07f00000>;
   num-lanes = <1>;
   num-viewport = <4>;
   interrupts = <0 122 4>,
     <0 127 4>;
   interrupt-names = "msi", "dma";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &gic 0 125 4>,
                   <0 0 0 2 &gic 0 124 4>,
                   <0 0 0 3 &gic 0 123 4>,
                   <0 0 0 4 &gic 0 122 4>;
   fsl,max-link-speed = <2>;
   power-domains = <&pgc_pcie>;
   resets = <&src 26>,
            <&src 28>,
            <&src 29>;
   reset-names = "pciephy", "apps", "turnoff";
   status = "disabled";
  };

  pcie1: pcie@33c00000 {
   compatible = "fsl,imx8mq-pcie";
   reg = <0x33c00000 0x400000>,
         <0x27f00000 0x80000>;
   reg-names = "dbi", "config";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   ranges = <0x81000000 0 0x00000000 0x27f80000 0 0x00010000
       0x82000000 0 0x20000000 0x20000000 0 0x07f00000>;
   num-lanes = <1>;
   num-viewport = <4>;
   interrupts = <0 74 4>,
     <0 80 4>;
   interrupt-names = "msi", "dma";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &gic 0 77 4>,
     <0 0 0 2 &gic 0 76 4>,
     <0 0 0 3 &gic 0 75 4>,
     <0 0 0 4 &gic 0 74 4>;
   fsl,max-link-speed = <2>;
   power-domains = <&pgc_pcie>;
   resets = <&src 34>,
            <&src 36>,
            <&src 37>;
   reset-names = "pciephy", "apps", "turnoff";
   status = "disabled";
  };

  pcie1_ep: pcie_ep@33c00000 {
   compatible = "fsl,imx8mq-pcie-ep";
   reg = <0x33c00000 0x000400000>,
         <0x20000000 0x08000000>;
   reg-names = "regs", "addr_space";
   num-lanes = <1>;
   interrupts = <0 80 4>;
   interrupt-names = "dma";
   fsl,max-link-speed = <2>;
   power-domains = <&pgc_pcie>;
   resets = <&src 34>,
     <&src 36>,
     <&src 37>;
   reset-names = "pciephy", "apps", "turnoff";
   num-ib-windows = <4>;
   num-ob-windows = <4>;
   status = "disabled";
  };

  gic: interrupt-controller@38800000 {
   compatible = "arm,gic-v3";
   reg = <0x38800000 0x10000>,
         <0x38880000 0xc0000>,
         <0x31000000 0x2000>,
         <0x31010000 0x2000>,
         <0x31020000 0x2000>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupts = <1 9 4>;
   interrupt-parent = <&gic>;
  };

  ddr-pmu@3d800000 {
   compatible = "fsl,imx8mq-ddr-pmu", "fsl,imx8m-ddr-pmu";
   reg = <0x3d800000 0x400000>;
   interrupt-parent = <&gic>;
   interrupts = <0 98 4>;
  };

  vpu: vpu@38300000 {
   compatible = "nxp,imx8mq-hantro";
   reg = <0x38300000 0x200000>;
   reg-names = "regs_hantro";
   interrupts = <0 7 4>, <0 8 4>;
   interrupt-names = "irq_hantro_g1", "irq_hantro_g2";
   clocks = <&clk 229>, <&clk 230>, <&clk 223>;
   clock-names = "clk_hantro_g1", "clk_hantro_g2", "clk_hantro_bus";
   assigned-clocks = <&clk 120>, <&clk 121>, <&clk 106>;
   assigned-clock-parents = <&clk 22>, <&clk 22>, <&clk 78>;
   assigned-clock-rates = <600000000>, <600000000>, <800000000>;
   power-domains = <&pgc_vpu>;
   status = "disabled";
  };
 };

 gpu3d: gpu3d@38000000 {
  compatible = "fsl,imx8mq-gpu", "fsl,imx6q-gpu";
  reg = <0x0 0x38000000 0x0 0x40000>, <0x0 0x40000000 0x0 0xC0000000>, <0x0 0x0 0x0 0x10000000>;
  reg-names = "iobase_3d", "phys_baseaddr", "contiguous_mem";
  interrupts = <0 3 4>;
  interrupt-names = "irq_3d";
  clocks = <&clk 215>,
    <&clk 102>,
    <&clk 111>,
    <&clk 112>;
  clock-names = "gpu3d_clk", "gpu3d_shader_clk", "gpu3d_axi_clk", "gpu3d_ahb_clk";
  assigned-clocks = <&clk 97>,
    <&clk 100>,
    <&clk 111>,
    <&clk 112>;
  assigned-clock-parents = <&clk 17>,
    <&clk 17>,
    <&clk 17>,
    <&clk 17>;
  assigned-clock-rates = <800000000>, <800000000>, <800000000>, <800000000>;
  power-domains = <&pgc_gpu>;
  status = "disabled";
 };

 rpmsg: rpmsg{
  compatible = "fsl,imx8mq-rpmsg";





  mbox-names = "tx", "rx", "rxdb";
  mboxes = <&mu 0 1
     &mu 1 1
     &mu 3 1>;
  status = "disabled";
 };
};
# 11 "arch/arm64/boot/dts/freescale/imx8mq-evk.dts" 2

/ {
 model = "NXP i.MX8MQ EVK";
 compatible = "fsl,imx8mq-evk", "fsl,imx8mq";

 chosen {
  stdout-path = &uart1;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x00000000 0x40000000 0 0xc0000000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  rpmsg_reserved: rpmsg@0xb8000000 {
   no-map;
   reg = <0 0xb8000000 0 0x400000>;
  };
 };

 modem_reset: modem-reset {
  compatible = "gpio-reset";
  reset-gpios = <&gpio3 5 1>;
  reset-delay-us = <2000>;
  reset-post-delay-ms = <40>;
  #reset-cells = <0>;
 };

 ir_recv: ir-receiver {
  compatible = "gpio-ir-receiver";
  gpios = <&gpio1 12 1>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ir_recv>;
 };

 resmem: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x3c000000>;
   alloc-ranges = <0 0x40000000 0 0x40000000>;
   linux,cma-default;
  };
 };

 pcie0_refclk: pcie0-refclk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
 };

 pcie1_refclk: pcie0-refclk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
 };

 ptn36043 {
  compatible = "nxp,ptn36043";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ss_sel>;
  switch-gpios = <&gpio3 15 0>;
  orientation-switch;

  port {
   usb3_data_ss: endpoint {
    remote-endpoint = <&typec_con_ss>;
   };
  };
 };

 reg_usdhc2_vmmc: regulator-vsd-3v3 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_usdhc2>;
  compatible = "regulator-fixed";
  regulator-name = "VSD_3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio2 19 0>;
  off-on-delay-us = <20000>;
  enable-active-high;
 };

 buck2_reg: regulator-buck2 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_buck2>;
  compatible = "regulator-gpio";
  regulator-name = "vdd_arm";
  regulator-min-microvolt = <900000>;
  regulator-max-microvolt = <1000000>;
  gpios = <&gpio1 13 0>;
  states = <1000000 0x0
     900000 0x1>;
 };

 bt_sco_codec: bt_sco_codec {
  #sound-dai-cells = <1>;
  compatible = "linux,bt-sco";
 };

 wm8524: audio-codec {
  #sound-dai-cells = <0>;
  compatible = "wlf,wm8524";
  wlf,mute-gpios = <&gpio1 8 1>;
 };

 sound-bt-sco {
  compatible = "simple-audio-card";
  simple-audio-card,name = "bt-sco-audio";
  simple-audio-card,format = "dsp_a";
  simple-audio-card,bitclock-inversion;
  simple-audio-card,frame-master = <&btcpu>;
  simple-audio-card,bitclock-master = <&btcpu>;

  btcpu: simple-audio-card,cpu {
   sound-dai = <&sai3>;
   dai-tdm-slot-num = <2>;
   dai-tdm-slot-width = <16>;
  };

  simple-audio-card,codec {
   sound-dai = <&bt_sco_codec 1>;
  };
 };

 sound-wm8524 {
  compatible = "simple-audio-card";
  simple-audio-card,name = "wm8524-audio";
  simple-audio-card,format = "i2s";
  simple-audio-card,frame-master = <&cpudai>;
  simple-audio-card,bitclock-master = <&cpudai>;
  simple-audio-card,widgets =
   "Line", "Left Line Out Jack",
   "Line", "Right Line Out Jack";
  simple-audio-card,routing =
   "Left Line Out Jack", "LINEVOUTL",
   "Right Line Out Jack", "LINEVOUTR";

  cpudai: simple-audio-card,cpu {
   sound-dai = <&sai2>;
   dai-tdm-slot-num = <2>;
   dai-tdm-slot-width = <32>;
  };

  link_codec: simple-audio-card,codec {
   sound-dai = <&wm8524>;
   clocks = <&clk 197>;
  };
 };

 sound-hdmi {
  compatible = "fsl,imx8mq-evk-cdnhdmi",
    "fsl,imx-audio-cdnhdmi";
  model = "imx-audio-hdmi";
  audio-cpu = <&sai4>;
  protocol = <1>;
  hdmi-out;
  constraint-rate = <44100>,
    <88200>,
    <176400>,
    <32000>,
    <48000>,
    <96000>,
    <192000>;
 };

 sound-spdif {
  compatible = "fsl,imx-audio-spdif";
  model = "imx-spdif";
  spdif-controller = <&spdif1>;
  spdif-out;
  spdif-in;
 };

 sound-hdmi-arc {
  compatible = "fsl,imx-audio-spdif";
  model = "imx-hdmi-arc";
  spdif-controller = <&spdif2>;
  spdif-in;
 };

 sound-ak4458 {
  compatible = "fsl,imx-audio-ak4458-mq";
  model = "ak4458-audio";
  audio-cpu = <&sai1>;
  audio-codec = <&ak4458_1>, <&ak4458_2>;
  ak4458,pdn-gpio = <&gpio3 18 0>;
 };

 sound-ak5558 {
  compatible = "fsl,imx-audio-ak5558-mq";
  model = "ak5558-audio";
  audio-cpu = <&sai5>;
  audio-codec = <&ak5558>;
 };

 sound-ak4497 {
  compatible = "fsl,imx-audio-ak4497-mq";
  model = "ak4497-audio";
  audio-cpu = <&sai1>;
  audio-codec = <&ak4497>;
  status = "disabled";
 };
};

&A53_0 {
 cpu-supply = <&buck2_reg>;
};

&A53_1 {
 cpu-supply = <&buck2_reg>;
};

&A53_2 {
 cpu-supply = <&buck2_reg>;
};

&A53_3 {
 cpu-supply = <&buck2_reg>;
};

&csi1_bridge {
 fsl,mipi-mode;
 fsl,two-8bit-sensor-mode;
 status = "okay";

 port {
  csi1_ep: endpoint {
   remote-endpoint = <&csi1_mipi_ep>;
  };
 };
};

&csi2_bridge {
 fsl,mipi-mode;
 fsl,two-8bit-sensor-mode;
 status = "okay";

 port {
  csi2_ep: endpoint {
   remote-endpoint = <&csi2_mipi_ep>;
  };
 };
};

&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy0>;
 fsl,magic-packet;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
   at803x,eee-disabled;
  };
 };
};

&mipi_csi_1 {
 #address-cells = <1>;
 #size-cells = <0>;
 status = "okay";
 port {
  mipi1_sensor_ep: endpoint@0 {
   remote-endpoint = <&ov5640_mipi1_ep>;
   data-lanes = <1 2>;
   bus-type = <4>;
  };

  csi1_mipi_ep: endpoint@1 {
   remote-endpoint = <&csi1_ep>;
  };
 };
};

&mipi_csi_2 {
 #address-cells = <1>;
 #size-cells = <0>;
 status = "okay";
 port {
  mipi2_sensor_ep: endpoint@0 {
   remote-endpoint = <&ov5640_mipi2_ep>;
   data-lanes = <1 2>;
   bus-type = <4>;
  };

  csi2_mipi_ep: endpoint@1 {
   remote-endpoint = <&csi2_ep>;
  };
 };
};

&sai2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai2>;
 assigned-clocks = <&clk 130>;
 assigned-clock-parents = <&clk 27>;
 assigned-clock-rates = <24576000>;
 status = "okay";
};

&sai1 {
 pinctrl-names = "default", "pcm_b2m", "dsd";
 pinctrl-0 = <&pinctrl_sai1_pcm>;
 pinctrl-1 = <&pinctrl_sai1_pcm_b2m>;
 pinctrl-2 = <&pinctrl_sai1_dsd>;
 assigned-clocks = <&clk 129>;
 assigned-clock-parents = <&clk 27>;
 assigned-clock-rates = <49152000>;
 clocks = <&clk 238>, <&clk 0>,
  <&clk 196>, <&clk 0>,
  <&clk 0>, <&clk 27>,
  <&clk 32>;
 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
 fsl,sai-multi-lane;
 fsl,dataline,dsd = <0 0xff 0xff 2 0xff 0x11>;
 dmas = <&sdma2 8 25 0>, <&sdma2 9 25 0>;
 status = "okay";
};

&sai3 {
 #sound-dai-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai3>;
 assigned-clocks = <&clk 131>;
 assigned-clock-parents = <&clk 27>;
 assigned-clock-rates = <24576000>;
 status = "okay";
};

&sai4 {
 assigned-clocks = <&clk 132>;
 assigned-clock-parents = <&clk 27>;
 assigned-clock-rates = <24576000>;
 clocks = <&clk 241>, <&clk 0>,
  <&clk 199>, <&clk 0>,
  <&clk 0>, <&clk 27>,
  <&clk 32>;
 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
 status = "okay";
};

&sai5 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_sai5>;
 assigned-clocks = <&clk 133>;
 assigned-clock-parents = <&clk 27>;
 assigned-clock-rates = <49152000>;
 clocks = <&clk 242>, <&clk 0>,
  <&clk 200>, <&clk 0>,
  <&clk 0>, <&clk 27>,
  <&clk 32>;
 clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
 fsl,sai-asynchronous;
 status = "okay";
};

&spdif1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_spdif1>;
 assigned-clocks = <&clk 135>;
 assigned-clock-parents = <&clk 27>;
 assigned-clock-rates = <24576000>;
 clocks = <&clk 236>, <&clk 2>,
  <&clk 135>, <&clk 0>,
  <&clk 0>, <&clk 0>,
  <&clk 236>, <&clk 0>,
  <&clk 0>, <&clk 0>,
  <&clk 27>, <&clk 32>;
 clock-names = "core", "rxtx0", "rxtx1", "rxtx2", "rxtx3", "rxtx4",
        "rxtx5", "rxtx6", "rxtx7", "spba", "pll8k", "pll11k";
 status = "okay";
};

&spdif2 {
 assigned-clocks = <&clk 136>;
 assigned-clock-parents = <&clk 27>;
 assigned-clock-rates = <24576000>;
 status = "okay";
};


&gpio5 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wifi_reset>;

 wl-reg-on {
  gpio-hog;
  gpios = <29 0>;
  output-high;
 };
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
 status = "okay";

 ov5640_mipi2: ov5640_mipi2@3c {
  compatible = "ovti,ov5640_mipi";
  reg = <0x3c>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_csi2_pwn>, <&pinctrl_csi_rst>;
  clocks = <&clk 255>;
  clock-names = "csi_mclk";
  assigned-clocks = <&clk 255>;
  assigned-clock-parents = <&clk 83>;
  assigned-clock-rates = <20000000>;
  csi_id = <1>;
  pwn-gpios = <&gpio1 5 0>;
  mclk = <20000000>;
  mclk_source = <0>;
  port {
   ov5640_mipi2_ep: endpoint {
    remote-endpoint = <&mipi2_sensor_ep>;
   };
  };
 };

 pmic@8 {
  compatible = "fsl,pfuze100";
  fsl,pfuze-support-disable-sw;
  reg = <0x8>;

  regulators {
   sw1a_reg: sw1ab {
    regulator-min-microvolt = <825000>;
    regulator-max-microvolt = <1100000>;
   };

   sw1c_reg: sw1c {
    regulator-min-microvolt = <825000>;
    regulator-max-microvolt = <1100000>;
   };

   sw2_reg: sw2 {
    regulator-min-microvolt = <1100000>;
    regulator-max-microvolt = <1100000>;
    regulator-always-on;
   };

   sw3a_reg: sw3ab {
    regulator-min-microvolt = <825000>;
    regulator-max-microvolt = <1100000>;
    regulator-always-on;
   };

   sw4_reg: sw4 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
   };

   swbst_reg: swbst {
    regulator-min-microvolt = <5000000>;
    regulator-max-microvolt = <5150000>;
   };

   snvs_reg: vsnvs {
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <3000000>;
    regulator-always-on;
   };

   vref_reg: vrefddr {
    regulator-always-on;
   };

   vgen1_reg: vgen1 {
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1550000>;
   };

   vgen2_reg: vgen2 {
    regulator-min-microvolt = <850000>;
    regulator-max-microvolt = <975000>;
    regulator-always-on;
   };

   vgen3_reg: vgen3 {
    regulator-min-microvolt = <1675000>;
    regulator-max-microvolt = <1975000>;
    regulator-always-on;
   };

   vgen4_reg: vgen4 {
    regulator-min-microvolt = <1625000>;
    regulator-max-microvolt = <1875000>;
    regulator-always-on;
   };

   vgen5_reg: vgen5 {
    regulator-min-microvolt = <3075000>;
    regulator-max-microvolt = <3625000>;
    regulator-always-on;
   };

   vgen6_reg: vgen6 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
   };
  };
 };

 ptn5110: tcpc@50 {
  compatible = "nxp,ptn5110";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_typec>;
  reg = <0x50>;
  interrupt-parent = <&gpio3>;
  interrupts = <3 8>;

  port {
   typec_dr_sw: endpoint {
    remote-endpoint = <&usb3_drd_sw>;
   };
  };

  usb_con: connector {
   compatible = "usb-c-connector";
   label = "USB-C";
   power-role = "dual";
   data-role = "dual";
   try-power-role = "sink";
   source-pdos = <(((0) << 30) | ((1 << 26)) | ((((5000) / 50) & 0x3ff) << 10) | ((((3000) / 10) & 0x3ff) << 0))>;
   sink-pdos = <(((0) << 30) | ((1 << 26)) | ((((5000) / 50) & 0x3ff) << 10) | ((((3000) / 10) & 0x3ff) << 0))
         (((2) << 30) | ((((5000) / 50) & 0x3ff) << 10) | ((((20000) / 50) & 0x3ff) << 20) | ((((3000) / 10) & 0x3ff) << 0))>;
   op-sink-microwatt = <15000000>;
   self-powered;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     reg = <1>;
     typec_con_ss: endpoint {
      remote-endpoint = <&usb3_data_ss>;
     };
    };
   };
  };
 };
};

&i2c3 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c3>;
 status = "okay";

 synaptics_dsx_ts: synaptics_dsx_ts@20 {
  compatible = "synaptics_dsx";
  reg = <0x20>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_i2c1_dsi_ts_int>;
  interrupt-parent = <&gpio5>;
  interrupts = <7 8>;
  synaptics,diagonal-rotation;
  status = "disabled";
 };

 ak4458_1: ak4458@10 {
  compatible = "asahi-kasei,ak4458";
  reg = <0x10>;
 };

 ak4458_2: ak4458@12 {
  compatible = "asahi-kasei,ak4458";
  reg = <0x12>;
 };

 ak5558: ak5558@13 {
  compatible = "asahi-kasei,ak5558";
  reg = <0x13>;
  ak5558,pdn-gpio = <&gpio3 17 0>;
 };

 ak4497: ak4497@11 {
  compatible = "asahi-kasei,ak4497";
  reg = <0x11>;
  ak4497,pdn-gpio = <&gpio3 16 0>;
 };

 adv_bridge: adv7535@3d {
  compatible = "adi,adv7535";
  reg = <0x3d>;
  adi,addr-cec = <0x3b>;
  adi,dsi-lanes = <4>;
  pinctrl-0 = <&pinctrl_i2c1_dsi_ts_int>;
  interrupt-parent = <&gpio5>;
  interrupts = <7 8>;

  status = "disabled";
 };
};

&i2c2 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2>;
 status = "okay";

 ov5640_mipi: ov5640_mipi@3c {
  compatible = "ovti,ov5640_mipi";
  reg = <0x3c>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_csi1_pwn>;
  clocks = <&clk 255>;
  clock-names = "csi_mclk";
  assigned-clocks = <&clk 255>;
  assigned-clock-parents = <&clk 83>;
  assigned-clock-rates = <20000000>;
  csi_id = <0>;
  pwn-gpios = <&gpio1 3 0>;
  mclk = <20000000>;
  mclk_source = <0>;
  port {
   ov5640_mipi1_ep: endpoint {
    remote-endpoint = <&mipi1_sensor_ep>;
   };
  };
 };
};

&pcie0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcie0>;
 reset-gpio = <&gpio5 28 1>;
 clocks = <&clk 189>,
   <&clk 126>,
   <&clk 125>,
   <&pcie0_refclk>;
 clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
 hard-wired = <1>;
 status = "okay";
};

&pcie1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcie1>;
 disable-gpio = <&gpio5 10 1>;
 reset-gpio = <&gpio5 12 1>;
 clocks = <&clk 190>,
   <&clk 175>,
   <&clk 174>,
   <&pcie1_refclk>;
 clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
 status = "okay";
};

&pcie1_ep {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcie1>;
 clocks = <&clk 190>,
   <&clk 175>,
   <&clk 174>,
   <&pcie1_refclk>;
 clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
 status = "disabled";
};

&pgc_gpu {
 power-supply = <&sw1a_reg>;
};

&pgc_vpu {
 power-supply = <&sw1c_reg>;
};

&snvs_pwrkey {
 status = "okay";
};

&qspi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_qspi>;
 status = "okay";

 flash0: n25q256a@0 {
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  spi-max-frequency = <29000000>;
  spi-tx-bus-width = <4>;
  spi-rx-bus-width = <4>;
  spi-nor,ddr-quad-read-dummy = <6>;
 };
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 assigned-clocks = <&clk 148>;
 assigned-clock-parents = <&clk 2>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 assigned-clocks = <&clk 150>;
 assigned-clock-parents = <&clk 71>;
 fsl,uart-has-rtscts;
 resets = <&modem_reset>;
 status = "okay";
};

&usb3_phy0 {
 vbus-power-supply = <&ptn5110>;
 status = "okay";
};

&usb_dwc3_0 {
 dr_mode = "otg";
 hnp-disable;
 srp-disable;
 adp-disable;
 usb-role-switch;
 snps,dis-u1-entry-quirk;
 snps,dis-u2-entry-quirk;
 status = "okay";

 port {
  usb3_drd_sw: endpoint {
   remote-endpoint = <&typec_dr_sw>;
  };
 };
};

&usb3_phy1 {
 status = "okay";
};

&usb_dwc3_1 {
 dr_mode = "host";
 status = "okay";
};

&usdhc1 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc1>;
 pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
 vqmmc-supply = <&sw4_reg>;
 bus-width = <8>;
 non-removable;
 no-sd;
 no-sdio;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
 cd-gpios = <&gpio2 12 1>;
 vmmc-supply = <&reg_usdhc2_vmmc>;
 status = "okay";
};

&wdog1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 fsl,ext-reset-output;
 status = "okay";
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 pinctrl_hog: hoggrp {
  fsl,pins = <
   0x134 0x39C 0x000 0x5 0x0 0x19
   0x138 0x3A0 0x000 0x5 0x0 0x19
   0x13C 0x3A4 0x000 0x5 0x0 0x19
   0x048 0x2B0 0x000 0x0 0x0 0xd6
   0x028 0x290 0x000 0x5 0x0 0x16
  >;
 };

 pinctrl_buck2: vddarmgrp {
  fsl,pins = <
   0x05C 0x2C4 0x000 0x0 0x0 0x19
  >;

 };

 pinctrl_ir_recv: ir-recv {
  fsl,pins = <
   0x058 0x2C0 0x000 0x0 0x0 0x4f
  >;
 };

 pinctrl_csi1_pwn: csi1_pwn_grp {
  fsl,pins = <
   0x034 0x29C 0x000 0x0 0x0 0x19
  >;
 };
 pinctrl_csi2_pwn: csi2_pwn_grp {
  fsl,pins = <
   0x03C 0x2A4 0x000 0x0 0x0 0x19
  >;
 };

 pinctrl_csi_rst: csi_rst_grp {
  fsl,pins = <
   0x040 0x2A8 0x000 0x0 0x0 0x19
   0x064 0x2CC 0x000 0x6 0x0 0x59
  >;
 };

 pinctrl_fec1: fec1grp {
  fsl,pins = <
   0x068 0x2D0 0x000 0x0 0x0 0x3
   0x06C 0x2D4 0x4C0 0x0 0x1 0x23
   0x070 0x2D8 0x000 0x0 0x0 0x1f
   0x074 0x2DC 0x000 0x0 0x0 0x1f
   0x078 0x2E0 0x000 0x0 0x0 0x1f
   0x07C 0x2E4 0x000 0x0 0x0 0x1f
   0x09C 0x304 0x000 0x0 0x0 0x91
   0x098 0x300 0x000 0x0 0x0 0x91
   0x094 0x2FC 0x000 0x0 0x0 0x91
   0x090 0x2F8 0x000 0x0 0x0 0x91
   0x084 0x2EC 0x000 0x0 0x0 0x1f
   0x08C 0x2F4 0x000 0x0 0x0 0x91
   0x088 0x2F0 0x000 0x0 0x0 0x91
   0x080 0x2E8 0x000 0x0 0x0 0x1f
   0x04C 0x2B4 0x000 0x0 0x0 0x19
  >;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   0x214 0x47C 0x000 0x0 0x0 0x4000007f
   0x218 0x480 0x000 0x0 0x0 0x4000007f
  >;
 };

 pinctrl_i2c3: i2c3grp {
  fsl,pins = <
   0x224 0x48C 0x000 0x0 0x0 0x4000007f
   0x228 0x490 0x000 0x0 0x0 0x4000007f
  >;
 };

 pinctrl_i2c1_dsi_ts_int: dsi_ts_int {
  fsl,pins = <
   0x1F8 0x460 0x000 0x5 0x0 0x19
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   0x21C 0x484 0x000 0x0 0x0 0x40000067
   0x220 0x488 0x000 0x0 0x0 0x40000067
  >;
 };

 pinctrl_pcie0: pcie0grp {
  fsl,pins = <
   0x22C 0x494 0x524 0x2 0x0 0x76
   0x24C 0x4B4 0x000 0x5 0x0 0x16
  >;
 };

 pinctrl_pcie1: pcie1grp {
  fsl,pins = <
   0x230 0x498 0x528 0x2 0x0 0x76
   0x204 0x46C 0x000 0x5 0x0 0x16
   0x20C 0x474 0x000 0x5 0x0 0x16
  >;
 };

 pinctrl_qspi: qspigrp {
  fsl,pins = <
   0x0F4 0x35C 0x000 0x1 0x0 0x82
   0x0F8 0x360 0x000 0x1 0x0 0x82
   0x10C 0x374 0x000 0x1 0x0 0x82
   0x110 0x378 0x000 0x1 0x0 0x82
   0x114 0x37C 0x000 0x1 0x0 0x82
   0x118 0x380 0x000 0x1 0x0 0x82

  >;
 };

 pinctrl_reg_usdhc2: regusdhc2grpgpio {
  fsl,pins = <
   0x0EC 0x354 0x000 0x5 0x0 0x41
  >;
 };

 pinctrl_sai2: sai2grp {
  fsl,pins = <
   0x1BC 0x424 0x000 0x0 0x0 0xd6
   0x1C0 0x428 0x000 0x0 0x0 0xd6
   0x1C8 0x430 0x000 0x0 0x0 0xd6
   0x1C4 0x42C 0x000 0x0 0x0 0xd6
  >;
 };

 pinctrl_sai3: sai3grp {
  fsl,pins = <
   0x1D8 0x440 0x000 0x0 0x0 0xd6
   0x1DC 0x444 0x000 0x0 0x0 0xd6
   0x1E0 0x448 0x000 0x0 0x0 0xd6
   0x1D4 0x43C 0x000 0x0 0x0 0xd6
  >;
 };

 pinctrl_sai1_pcm: sai1grp_pcm {
  fsl,pins = <
   0x1AC 0x414 0x000 0x0 0x0 0xd6
   0x184 0x3EC 0x4CC 0x0 0x3 0xd6
   0x180 0x3E8 0x4CC 0x2 0x4 0xd6
   0x188 0x3F0 0x4C8 0x0 0x1 0xd6
   0x18C 0x3F4 0x000 0x0 0x0 0xd6
   0x190 0x3F8 0x000 0x0 0x0 0xd6
   0x194 0x3FC 0x000 0x0 0x0 0xd6
   0x198 0x400 0x000 0x0 0x0 0xd6
   0x19C 0x404 0x000 0x0 0x0 0xd6
   0x1A0 0x408 0x000 0x0 0x0 0xd6
   0x1A4 0x40C 0x000 0x0 0x0 0xd6
   0x1A8 0x410 0x000 0x0 0x0 0xd6
  >;
 };

 pinctrl_sai1_pcm_b2m: sai1grp_pcm_b2m {
  fsl,pins = <
   0x1AC 0x414 0x4C8 0x2 0x2 0xd6
   0x184 0x3EC 0x4CC 0x0 0x3 0xd6
   0x180 0x3E8 0x4CC 0x2 0x4 0xd6
   0x188 0x3F0 0x4C8 0x0 0x1 0xd6
   0x18C 0x3F4 0x000 0x0 0x0 0xd6
   0x190 0x3F8 0x000 0x0 0x0 0xd6
   0x194 0x3FC 0x000 0x0 0x0 0xd6
   0x198 0x400 0x000 0x0 0x0 0xd6
   0x19C 0x404 0x000 0x0 0x0 0xd6
   0x1A0 0x408 0x000 0x0 0x0 0xd6
   0x1A4 0x40C 0x000 0x0 0x0 0xd6
   0x1A8 0x410 0x000 0x0 0x0 0xd6
  >;
 };

 pinctrl_sai1_dsd: sai1grp_dsd {
  fsl,pins = <
   0x1AC 0x414 0x000 0x0 0x0 0xd6
   0x184 0x3EC 0x4CC 0x0 0x3 0xd6
   0x180 0x3E8 0x000 0x3 0x0 0xd6
   0x188 0x3F0 0x4C8 0x0 0x1 0xd6
   0x18C 0x3F4 0x000 0x0 0x0 0xd6
   0x190 0x3F8 0x000 0x0 0x0 0xd6
   0x194 0x3FC 0x000 0x0 0x0 0xd6
   0x198 0x400 0x000 0x0 0x0 0xd6
   0x19C 0x404 0x000 0x0 0x0 0xd6
   0x1A0 0x408 0x000 0x0 0x0 0xd6
   0x1A4 0x40C 0x000 0x0 0x0 0xd6
   0x1A8 0x410 0x000 0x0 0x0 0xd6
  >;
 };

 pinctrl_sai5: sai5grp {
  fsl,pins = <
   0x158 0x3C0 0x52C 0x0 0x0 0xd6
   0x144 0x3AC 0x4D0 0x0 0x0 0xd6
   0x140 0x3A8 0x4E4 0x0 0x0 0xd6
   0x148 0x3B0 0x4D4 0x0 0x0 0xd6
   0x14C 0x3B4 0x4D8 0x0 0x0 0xd6
   0x150 0x3B8 0x4DC 0x0 0x0 0xd6
   0x154 0x3BC 0x4E0 0x0 0x0 0xd6
  >;
 };

 pinctrl_spdif1: spdif1grp {
  fsl,pins = <
   0x1E8 0x450 0x000 0x0 0x0 0xd6
   0x1EC 0x454 0x000 0x0 0x0 0xd6
  >;
 };

 pinctrl_ss_sel: usb3ssgrp{
  fsl,pins = <
   0x130 0x398 0x000 0x5 0x0 0x16
  >;
 };

 pinctrl_typec: typecgrp {
  fsl,pins = <
   0x100 0x368 0x000 0x5 0x0 0x17059
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x234 0x49C 0x4F4 0x0 0x0 0x49
   0x238 0x4A0 0x000 0x0 0x0 0x49
  >;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins = <
   0x248 0x4B0 0x000 0x0 0x0 0x49
   0x244 0x4AC 0x504 0x0 0x2 0x49
   0x1FC 0x464 0x000 0x1 0x0 0x49
   0x200 0x468 0x500 0x1 0x1 0x49
   0x108 0x370 0x000 0x5 0x0 0x19
  >;
 };

 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <
   0x0A0 0x308 0x000 0x0 0x0 0x83
   0x0A4 0x30C 0x000 0x0 0x0 0xc3
   0x0A8 0x310 0x000 0x0 0x0 0xc3
   0x0AC 0x314 0x000 0x0 0x0 0xc3
   0x0B0 0x318 0x000 0x0 0x0 0xc3
   0x0B4 0x31C 0x000 0x0 0x0 0xc3
   0x0B8 0x320 0x000 0x0 0x0 0xc3
   0x0BC 0x324 0x000 0x0 0x0 0xc3
   0x0C0 0x328 0x000 0x0 0x0 0xc3
   0x0C4 0x32C 0x000 0x0 0x0 0xc3
   0x0CC 0x334 0x000 0x0 0x0 0x83
   0x0C8 0x330 0x000 0x0 0x0 0xc1
  >;
 };

 pinctrl_usdhc1_100mhz: usdhc1-100grp {
  fsl,pins = <
   0x0A0 0x308 0x000 0x0 0x0 0x8d
   0x0A4 0x30C 0x000 0x0 0x0 0xcd
   0x0A8 0x310 0x000 0x0 0x0 0xcd
   0x0AC 0x314 0x000 0x0 0x0 0xcd
   0x0B0 0x318 0x000 0x0 0x0 0xcd
   0x0B4 0x31C 0x000 0x0 0x0 0xcd
   0x0B8 0x320 0x000 0x0 0x0 0xcd
   0x0BC 0x324 0x000 0x0 0x0 0xcd
   0x0C0 0x328 0x000 0x0 0x0 0xcd
   0x0C4 0x32C 0x000 0x0 0x0 0xcd
   0x0CC 0x334 0x000 0x0 0x0 0x8d
   0x0C8 0x330 0x000 0x0 0x0 0xc1
  >;
 };

 pinctrl_usdhc1_200mhz: usdhc1-200grp {
  fsl,pins = <
   0x0A0 0x308 0x000 0x0 0x0 0x9f
   0x0A4 0x30C 0x000 0x0 0x0 0xdf
   0x0A8 0x310 0x000 0x0 0x0 0xdf
   0x0AC 0x314 0x000 0x0 0x0 0xdf
   0x0B0 0x318 0x000 0x0 0x0 0xdf
   0x0B4 0x31C 0x000 0x0 0x0 0xdf
   0x0B8 0x320 0x000 0x0 0x0 0xdf
   0x0BC 0x324 0x000 0x0 0x0 0xdf
   0x0C0 0x328 0x000 0x0 0x0 0xdf
   0x0C4 0x32C 0x000 0x0 0x0 0xdf
   0x0CC 0x334 0x000 0x0 0x0 0x9f
   0x0C8 0x330 0x000 0x0 0x0 0xc1
  >;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <
   0x0D4 0x33C 0x000 0x0 0x0 0x83
   0x0D8 0x340 0x000 0x0 0x0 0xc3
   0x0DC 0x344 0x000 0x0 0x0 0xc3
   0x0E0 0x348 0x000 0x0 0x0 0xc3
   0x0E4 0x34C 0x000 0x0 0x0 0xc3
   0x0E8 0x350 0x000 0x0 0x0 0xc3
   0x038 0x2A0 0x000 0x1 0x0 0xc1
  >;
 };

 pinctrl_usdhc2_100mhz: usdhc2-100grp {
  fsl,pins = <
   0x0D4 0x33C 0x000 0x0 0x0 0x85
   0x0D8 0x340 0x000 0x0 0x0 0xc5
   0x0DC 0x344 0x000 0x0 0x0 0xc5
   0x0E0 0x348 0x000 0x0 0x0 0xc5
   0x0E4 0x34C 0x000 0x0 0x0 0xc5
   0x0E8 0x350 0x000 0x0 0x0 0xc5
   0x038 0x2A0 0x000 0x1 0x0 0xc1
  >;
 };

 pinctrl_usdhc2_200mhz: usdhc2-200grp {
  fsl,pins = <
   0x0D4 0x33C 0x000 0x0 0x0 0x87
   0x0D8 0x340 0x000 0x0 0x0 0xc7
   0x0DC 0x344 0x000 0x0 0x0 0xc7
   0x0E0 0x348 0x000 0x0 0x0 0xc7
   0x0E4 0x34C 0x000 0x0 0x0 0xc7
   0x0E8 0x350 0x000 0x0 0x0 0xc7
   0x038 0x2A0 0x000 0x1 0x0 0xc1
  >;
 };

 pinctrl_wdog: wdog1grp {
  fsl,pins = <
   0x030 0x298 0x000 0x1 0x0 0xc6
  >;
 };

 pinctrl_wifi_reset: wifiresetgrp {
  fsl,pins = <
   0x250 0x4B8 0x000 0x5 0x0 0x16
  >;
 };
};

&vpu {
 status = "okay";
};

&gpu3d {
 status = "okay";
};

&irqsteer {
 status = "okay";
};

&dcss {
 status = "okay";

 port@0 {
  dcss_out: endpoint {
     remote-endpoint = <&hdmi_in>;
  };
 };
};

&hdmi {
 compatible = "cdn,imx8mq-hdmi";
 lane-mapping = <0xe4>;
 status = "okay";
 port@1 {
  hdmi_in: endpoint {
   remote-endpoint = <&dcss_out>;
  };
 };
};
# 7 "arch/arm64/boot/dts/freescale/imx8mq-evk-lcdif-adv7535.dts" 2

/ {
 sound-hdmi {
  status = "disabled";
 };
};

&irqsteer {
 status = "okay";
};

&hdmi {
 status = "disabled";
};

&dcss {
 status = "disabled";
};

&lcdif {
 status = "okay";
 max-memory-bandwidth = <221184000>;

 assigned-clocks = <&clk 128>,
     <&clk 36>,
     <&clk 33>,
     <&clk 35>;
 assigned-clock-parents = <&clk 37>,
     <&clk 35>,
     <&clk 3>;
 assigned-clock-rate = <126000000>, <0>, <0>, <1134000000>;

 port@0 {
  lcdif_out: endpoint {
   remote-endpoint = <&mipi_dsi_in>;
  };
 };
};

&adv_bridge {
 status = "okay";

 port@0 {
  adv7535_in: endpoint {
   remote-endpoint = <&mipi_dsi_out>;
  };
 };
};

&mipi_dsi {
 status = "okay";

 ports {
  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;
   mipi_dsi_in: endpoint {
    remote-endpoint = <&lcdif_out>;
   };
  };

  port@1 {
   reg = <1>;
   mipi_dsi_out: endpoint {
    remote-endpoint = <&adv7535_in>;
   };
  };
 };
};

&dphy {
 status = "okay";
};

&iomuxc {
 pinctrl_mipi_dsi_en: mipi_dsi_en {
  fsl,pins = <
   0x1F4 0x45C 0x000 0x5 0x0 0x16
  >;
 };
};
