<stg><name>transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > ></name>


<trans_list>

<trans id="196" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="8" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftInStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:3 %l_memWidePipoBuff_superSample_M_real_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:4 %l_memWidePipoBuff_superSample_M_real_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:5 %l_memWidePipoBuff_superSample_M_real_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:6 %l_memWidePipoBuff_superSample_M_real_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:7 %l_memWidePipoBuff_superSample_M_real_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:8 %l_memWidePipoBuff_superSample_M_real_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:9 %l_memWidePipoBuff_superSample_M_real_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:10 %l_memWidePipoBuff_superSample_M_real_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:11 %l_memWidePipoBuff_superSample_M_imag_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:12 %l_memWidePipoBuff_superSample_M_imag_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:13 %l_memWidePipoBuff_superSample_M_imag_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:14 %l_memWidePipoBuff_superSample_M_imag_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:15 %l_memWidePipoBuff_superSample_M_imag_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:16 %l_memWidePipoBuff_superSample_M_imag_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:17 %l_memWidePipoBuff_superSample_M_imag_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop:18 %l_memWidePipoBuff_superSample_M_imag_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
arrayctor.loop:19 %specmemcore_ln66 = specmemcore void @_ssdm_op_SpecMemCore, i22 %l_memWidePipoBuff_superSample_M_real_V_0, i22 %l_memWidePipoBuff_superSample_M_real_V_1, i22 %l_memWidePipoBuff_superSample_M_real_V_2, i22 %l_memWidePipoBuff_superSample_M_real_V_3, i22 %l_memWidePipoBuff_superSample_M_real_V_4, i22 %l_memWidePipoBuff_superSample_M_real_V_5, i22 %l_memWidePipoBuff_superSample_M_real_V_6, i22 %l_memWidePipoBuff_superSample_M_real_V_7, i64 666, i64 164, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln66"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
arrayctor.loop:20 %specmemcore_ln66 = specmemcore void @_ssdm_op_SpecMemCore, i22 %l_memWidePipoBuff_superSample_M_imag_V_0, i22 %l_memWidePipoBuff_superSample_M_imag_V_1, i22 %l_memWidePipoBuff_superSample_M_imag_V_2, i22 %l_memWidePipoBuff_superSample_M_imag_V_3, i22 %l_memWidePipoBuff_superSample_M_imag_V_4, i22 %l_memWidePipoBuff_superSample_M_imag_V_5, i22 %l_memWidePipoBuff_superSample_M_imag_V_6, i22 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 666, i64 164, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln66"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop:21 %br_ln71 = br void %.split8

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.split8:0 %blk208 = phi i3 0, void %arrayctor.loop, i3 %blk, void

]]></Node>
<StgValue><ssdm name="blk208"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split8:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:2 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8:3 %blk = add i3 %blk208, i3 1

]]></Node>
<StgValue><ssdm name="blk"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.split8:4 %br_ln0 = br void %.split2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.split2:0 %add_ln76207 = phi i2 1, void %.split8, i2 %add_ln76, void %.split2

]]></Node>
<StgValue><ssdm name="add_ln76207"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.split2:1 %icmp_ln77206 = phi i1 0, void %.split8, i1 %icmp_ln77, void %.split2

]]></Node>
<StgValue><ssdm name="icmp_ln77206"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.split2:2 %c_2205 = phi i2 0, void %.split8, i2 %c, void %.split2

]]></Node>
<StgValue><ssdm name="c_2205"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.split2:3 %r204 = phi i2 0, void %.split8, i2 %r, void %.split2

]]></Node>
<StgValue><ssdm name="r204"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.split2:4 %indvar_flatten203 = phi i2 0, void %.split8, i2 %add_ln76_2, void %.split2

]]></Node>
<StgValue><ssdm name="indvar_flatten203"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:6 %empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:7 %select_ln76 = select i1 %icmp_ln77206, i2 0, i2 %c_2205

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split2:8 %r = select i1 %icmp_ln77206, i2 %add_ln76207, i2 %r204

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:9 %shl_ln76 = shl i2 %r, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln76"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split2:12 %fftInStrm_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fftInStrm

]]></Node>
<StgValue><ssdm name="fftInStrm_read"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="512">
<![CDATA[
.split2:13 %trunc_ln145 = trunc i512 %fftInStrm_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:14 %trunc_ln145_s = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:15 %trunc_ln145_15 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 64, i32 85

]]></Node>
<StgValue><ssdm name="trunc_ln145_15"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:16 %trunc_ln145_16 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 96, i32 117

]]></Node>
<StgValue><ssdm name="trunc_ln145_16"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:17 %trunc_ln145_17 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 128, i32 149

]]></Node>
<StgValue><ssdm name="trunc_ln145_17"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:18 %trunc_ln145_18 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 160, i32 181

]]></Node>
<StgValue><ssdm name="trunc_ln145_18"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:19 %trunc_ln145_19 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 192, i32 213

]]></Node>
<StgValue><ssdm name="trunc_ln145_19"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:20 %trunc_ln145_20 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 224, i32 245

]]></Node>
<StgValue><ssdm name="trunc_ln145_20"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:21 %trunc_ln145_21 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 256, i32 277

]]></Node>
<StgValue><ssdm name="trunc_ln145_21"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:22 %trunc_ln145_22 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 288, i32 309

]]></Node>
<StgValue><ssdm name="trunc_ln145_22"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:23 %trunc_ln145_23 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 320, i32 341

]]></Node>
<StgValue><ssdm name="trunc_ln145_23"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:24 %trunc_ln145_24 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 352, i32 373

]]></Node>
<StgValue><ssdm name="trunc_ln145_24"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:25 %trunc_ln145_25 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 384, i32 405

]]></Node>
<StgValue><ssdm name="trunc_ln145_25"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:26 %trunc_ln145_26 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 416, i32 437

]]></Node>
<StgValue><ssdm name="trunc_ln145_26"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:27 %trunc_ln145_27 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 448, i32 469

]]></Node>
<StgValue><ssdm name="trunc_ln145_27"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="22" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:28 %trunc_ln145_28 = partselect i22 @_ssdm_op_PartSelect.i22.i512.i32.i32, i512 %fftInStrm_read, i32 480, i32 501

]]></Node>
<StgValue><ssdm name="trunc_ln145_28"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:29 %add_ln81 = add i2 %select_ln76, i2 %shl_ln76

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="2">
<![CDATA[
.split2:30 %zext_ln81 = zext i2 %add_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:31 %l_memWidePipoBuff_superSample_M_real_V_0_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_0_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:32 %store_ln81 = store i22 %trunc_ln145, i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:33 %l_memWidePipoBuff_superSample_M_imag_V_0_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_0_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:34 %store_ln81 = store i22 %trunc_ln145_s, i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:35 %l_memWidePipoBuff_superSample_M_real_V_1_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_1_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:36 %store_ln81 = store i22 %trunc_ln145_15, i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:37 %l_memWidePipoBuff_superSample_M_imag_V_1_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_1_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:38 %store_ln81 = store i22 %trunc_ln145_16, i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:39 %l_memWidePipoBuff_superSample_M_real_V_2_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_2_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:40 %store_ln81 = store i22 %trunc_ln145_17, i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:41 %l_memWidePipoBuff_superSample_M_imag_V_2_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_2_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:42 %store_ln81 = store i22 %trunc_ln145_18, i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:43 %l_memWidePipoBuff_superSample_M_real_V_3_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_3_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:44 %store_ln81 = store i22 %trunc_ln145_19, i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:45 %l_memWidePipoBuff_superSample_M_imag_V_3_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_3_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:46 %store_ln81 = store i22 %trunc_ln145_20, i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:47 %l_memWidePipoBuff_superSample_M_real_V_4_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_4_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:48 %store_ln81 = store i22 %trunc_ln145_21, i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:49 %l_memWidePipoBuff_superSample_M_imag_V_4_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_4_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:50 %store_ln81 = store i22 %trunc_ln145_22, i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:51 %l_memWidePipoBuff_superSample_M_real_V_5_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_5_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:52 %store_ln81 = store i22 %trunc_ln145_23, i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:53 %l_memWidePipoBuff_superSample_M_imag_V_5_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_5_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:54 %store_ln81 = store i22 %trunc_ln145_24, i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:55 %l_memWidePipoBuff_superSample_M_real_V_6_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_6_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:56 %store_ln81 = store i22 %trunc_ln145_25, i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:57 %l_memWidePipoBuff_superSample_M_imag_V_6_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_6_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:58 %store_ln81 = store i22 %trunc_ln145_26, i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:59 %l_memWidePipoBuff_superSample_M_real_V_7_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_7_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:60 %store_ln81 = store i22 %trunc_ln145_27, i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:61 %l_memWidePipoBuff_superSample_M_imag_V_7_addr = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_7_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="22" op_1_bw="2">
<![CDATA[
.split2:62 %store_ln81 = store i22 %trunc_ln145_28, i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:63 %c = add i2 %select_ln76, i2 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:64 %add_ln76_2 = add i2 %indvar_flatten203, i2 1

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:65 %icmp_ln77 = icmp_eq  i2 %c, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:66 %add_ln76 = add i2 %r, i2 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split2:67 %icmp_ln76 = icmp_eq  i2 %indvar_flatten203, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2:68 %br_ln76 = br i1 %icmp_ln76, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln89 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %add_ln89202 = phi i2 %add_ln89, void %.preheader, i2 1, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="add_ln89202"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader:1 %icmp_ln90201 = phi i1 %icmp_ln90, void %.preheader, i1 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="icmp_ln90201"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:2 %r_16200 = phi i2 %r_17, void %.preheader, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="r_16200"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:3 %c199 = phi i2 %c_2, void %.preheader, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c199"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:4 %indvar_flatten7198 = phi i2 %add_ln89_2, void %.preheader, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7198"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:7 %select_ln89 = select i1 %icmp_ln90201, i2 0, i2 %r_16200

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:8 %c_2 = select i1 %icmp_ln90201, i2 %add_ln89202, i2 %c199

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:11 %shl_ln92 = shl i2 %select_ln89, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln92"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:12 %add_ln92 = add i2 %shl_ln92, i2 %c_2

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="2">
<![CDATA[
.preheader:13 %zext_ln92 = zext i2 %add_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_0, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_0_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="22" op_0_bw="2">
<![CDATA[
.preheader:15 %l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_0_load"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:16 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_0, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_0_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="22" op_0_bw="2">
<![CDATA[
.preheader:17 %l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_0_load"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:18 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_1, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_1_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="22" op_0_bw="2">
<![CDATA[
.preheader:19 %l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_1_load"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:20 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_1, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_1_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="2">
<![CDATA[
.preheader:21 %l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:22 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_2, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_2_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="2">
<![CDATA[
.preheader:23 %l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_2_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:24 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_2, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_2_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="2">
<![CDATA[
.preheader:25 %l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_2_load"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:26 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_3, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_3_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="22" op_0_bw="2">
<![CDATA[
.preheader:27 %l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_3_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:28 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_3, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_3_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="22" op_0_bw="2">
<![CDATA[
.preheader:29 %l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_3_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_4, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_4_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="22" op_0_bw="2">
<![CDATA[
.preheader:31 %l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_4_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_4, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_4_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="22" op_0_bw="2">
<![CDATA[
.preheader:33 %l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_4_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_5, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_5_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="22" op_0_bw="2">
<![CDATA[
.preheader:35 %l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_5_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_5, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_5_addr_2"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="2">
<![CDATA[
.preheader:37 %l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_5_load"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_6, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_6_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="22" op_0_bw="2">
<![CDATA[
.preheader:39 %l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_6_load"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:40 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_6, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_6_addr_2"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="2">
<![CDATA[
.preheader:41 %l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_6_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_real_V_7, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_7_addr_2"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="22" op_0_bw="2">
<![CDATA[
.preheader:43 %l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_7_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:44 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2 = getelementptr i22 %l_memWidePipoBuff_superSample_M_imag_V_7, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_7_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="3" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="2">
<![CDATA[
.preheader:45 %l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_7_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:49 %r_17 = add i2 %select_ln89, i2 1

]]></Node>
<StgValue><ssdm name="r_17"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:50 %add_ln89_2 = add i2 %indvar_flatten7198, i2 1

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:51 %icmp_ln90 = icmp_eq  i2 %r_17, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:52 %add_ln89 = add i2 %c_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:53 %icmp_ln89 = icmp_eq  i2 %indvar_flatten7198, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:54 %br_ln89 = br i1 %icmp_ln89, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="154" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="22" op_0_bw="2">
<![CDATA[
.preheader:15 %l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_0_load"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="22" op_0_bw="2">
<![CDATA[
.preheader:17 %l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_0_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="22" op_0_bw="2">
<![CDATA[
.preheader:19 %l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_1_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="2">
<![CDATA[
.preheader:21 %l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="2">
<![CDATA[
.preheader:23 %l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_2_load"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="2">
<![CDATA[
.preheader:25 %l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_2_load"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="22" op_0_bw="2">
<![CDATA[
.preheader:27 %l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_3_load"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="22" op_0_bw="2">
<![CDATA[
.preheader:29 %l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_3_load"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="22" op_0_bw="2">
<![CDATA[
.preheader:31 %l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_4_load"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="22" op_0_bw="2">
<![CDATA[
.preheader:33 %l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_4_load"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="22" op_0_bw="2">
<![CDATA[
.preheader:35 %l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_5_load"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="2">
<![CDATA[
.preheader:37 %l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_5_load"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="22" op_0_bw="2">
<![CDATA[
.preheader:39 %l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_6_load"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="2">
<![CDATA[
.preheader:41 %l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_6_load"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="22" op_0_bw="2">
<![CDATA[
.preheader:43 %l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_7_load"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="2" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="2">
<![CDATA[
.preheader:45 %l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_7_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6 %empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:9 %specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln90"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:10 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="22" op_0_bw="2">
<![CDATA[
.preheader:15 %l_memWidePipoBuff_superSample_M_real_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_0_load"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="22" op_0_bw="2">
<![CDATA[
.preheader:17 %l_memWidePipoBuff_superSample_M_imag_V_0_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_0_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_0_load"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="22" op_0_bw="2">
<![CDATA[
.preheader:19 %l_memWidePipoBuff_superSample_M_real_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_1_load"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="2">
<![CDATA[
.preheader:21 %l_memWidePipoBuff_superSample_M_imag_V_1_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_1_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="2">
<![CDATA[
.preheader:23 %l_memWidePipoBuff_superSample_M_real_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_2_load"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="2">
<![CDATA[
.preheader:25 %l_memWidePipoBuff_superSample_M_imag_V_2_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_2_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_2_load"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="22" op_0_bw="2">
<![CDATA[
.preheader:27 %l_memWidePipoBuff_superSample_M_real_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_3_load"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="22" op_0_bw="2">
<![CDATA[
.preheader:29 %l_memWidePipoBuff_superSample_M_imag_V_3_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_3_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_3_load"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="22" op_0_bw="2">
<![CDATA[
.preheader:31 %l_memWidePipoBuff_superSample_M_real_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_4_load"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="22" op_0_bw="2">
<![CDATA[
.preheader:33 %l_memWidePipoBuff_superSample_M_imag_V_4_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_4_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_4_load"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="22" op_0_bw="2">
<![CDATA[
.preheader:35 %l_memWidePipoBuff_superSample_M_real_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_5_load"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="2">
<![CDATA[
.preheader:37 %l_memWidePipoBuff_superSample_M_imag_V_5_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_5_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_5_load"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="22" op_0_bw="2">
<![CDATA[
.preheader:39 %l_memWidePipoBuff_superSample_M_real_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_6_load"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="2">
<![CDATA[
.preheader:41 %l_memWidePipoBuff_superSample_M_imag_V_6_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_6_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_6_load"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="22" op_0_bw="2">
<![CDATA[
.preheader:43 %l_memWidePipoBuff_superSample_M_real_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_real_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_real_V_7_load"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="3">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="2">
<![CDATA[
.preheader:45 %l_memWidePipoBuff_superSample_M_imag_V_7_load = load i2 %l_memWidePipoBuff_superSample_M_imag_V_7_addr_2

]]></Node>
<StgValue><ssdm name="l_memWidePipoBuff_superSample_M_imag_V_7_load"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="502" op_0_bw="502" op_1_bw="22" op_2_bw="10" op_3_bw="22" op_4_bw="10" op_5_bw="22" op_6_bw="10" op_7_bw="22" op_8_bw="10" op_9_bw="22" op_10_bw="10" op_11_bw="22" op_12_bw="10" op_13_bw="22" op_14_bw="10" op_15_bw="22" op_16_bw="10" op_17_bw="22" op_18_bw="10" op_19_bw="22" op_20_bw="10" op_21_bw="22" op_22_bw="10" op_23_bw="22" op_24_bw="10" op_25_bw="22" op_26_bw="10" op_27_bw="22" op_28_bw="10" op_29_bw="22" op_30_bw="10" op_31_bw="22">
<![CDATA[
.preheader:46 %tmp = bitconcatenate i502 @_ssdm_op_BitConcatenate.i502.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22.i10.i22, i22 %l_memWidePipoBuff_superSample_M_imag_V_7_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_7_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_6_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_6_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_5_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_5_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_4_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_4_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_3_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_3_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_2_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_2_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_1_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_1_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_imag_V_0_load, i10 0, i22 %l_memWidePipoBuff_superSample_M_real_V_0_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="512" op_0_bw="502">
<![CDATA[
.preheader:47 %zext_ln174 = zext i502 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader:48 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %l_transBlkMatrixStream, i512 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="193" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0 %icmp_ln71 = icmp_eq  i3 %blk208, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln71 = br i1 %icmp_ln71, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
:0 %ret_ln101 = ret

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
