$date
	Sat May 04 17:30:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " enable $end
$var reg 2 # in [1:0] $end
$scope module d1 $end
$var wire 1 $ enable $end
$var wire 2 % in [1:0] $end
$var reg 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
bx #
0"
b0 !
$end
#1
b1 &
b1 !
b0 #
b0 %
1"
1$
#2
b10 &
b10 !
b1 #
b1 %
#3
b100 &
b100 !
b10 #
b10 %
#4
b1000 &
b1000 !
b11 #
b11 %
