
---------- Begin Simulation Statistics ----------
final_tick                                 4924350000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183139                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865948                       # Number of bytes of host memory used
host_op_rate                                   208370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.60                       # Real time elapsed on the host
host_tick_rate                               90183588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000007                       # Number of instructions simulated
sim_ops                                      11377760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004924                       # Number of seconds simulated
sim_ticks                                  4924350000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.812995                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1042937                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1044891                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33692                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1518461                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 93                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             451                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              358                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1892769                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  158055                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2996277                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3002281                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33247                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                928864                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1991397                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030363                       # Number of instructions committed
system.cpu.commit.committedOps               11408116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9514733                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.198995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.510771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6911655     72.64%     72.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       798777      8.40%     81.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       241153      2.53%     83.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       221994      2.33%     85.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       196525      2.07%     87.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        97725      1.03%     89.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        70866      0.74%     89.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        47174      0.50%     90.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       928864      9.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9514733                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459677                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765064                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770582     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765064     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408116                       # Class of committed instruction
system.cpu.commit.refs                        4348885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000007                       # Number of Instructions Simulated
system.cpu.committedOps                      11377760                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.984869                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.984869                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               6673443                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   459                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1008406                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13807128                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   834864                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1992649                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36127                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1574                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                243709                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1892769                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1199116                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8510084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 11140                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12454234                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   73144                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.192185                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1234076                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1201085                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.264556                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9780792                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.452783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.738593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7042175     72.00%     72.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   246375      2.52%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   485246      4.96%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   274910      2.81%     82.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   212412      2.17%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   179187      1.83%     86.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96323      0.98%     87.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   109065      1.12%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1135099     11.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9780792                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           67909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35474                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1638166                       # Number of branches executed
system.cpu.iew.exec_nop                         38488                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.294799                       # Inst execution rate
system.cpu.iew.exec_refs                      4955744                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1741857                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  627723                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3266812                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                210                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1070                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1846045                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13441856                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3213887                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57771                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12752087                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4598                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                623523                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36127                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                628430                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         61661                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36158                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       168147                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       501740                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       262221                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            181                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16800                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18674                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13115843                       # num instructions consuming a value
system.cpu.iew.wb_count                      12475073                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.599229                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7859395                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.266672                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12515429                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16600973                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9637439                       # number of integer regfile writes
system.cpu.ipc                               1.015363                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.015363                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7466625     58.29%     58.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               244578      1.91%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26672      0.21%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               45098      0.35%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4844      0.04%     60.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              33258      0.26%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3237346     25.27%     86.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1751312     13.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12809862                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      225771                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017625                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   53065     23.50%     23.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    106      0.05%     23.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     23.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     23.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   96      0.04%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 123752     54.81%     78.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 48711     21.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12924840                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35422345                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12366479                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15246620                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13403158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12809862                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 210                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2025568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17567                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1707042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9780792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.309696                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.213501                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6423268     65.67%     65.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              557991      5.70%     71.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              597013      6.10%     77.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              548469      5.61%     83.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              438093      4.48%     87.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              396702      4.06%     91.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              309769      3.17%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              257954      2.64%     97.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              251533      2.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9780792                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.300665                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 110787                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             221505                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       108594                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            182492                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             46211                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            98906                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3266812                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1846045                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9419705                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                          9848701                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1412806                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 145497                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   974826                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 971220                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6783                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22172610                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13641269                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13964856                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2084953                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1717981                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36127                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2869650                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2335119                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17898925                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2402430                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47491                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1261567                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            213                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           111302                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21949554                       # The number of ROB reads
system.cpu.rob.rob_writes                    27065309                       # The number of ROB writes
system.cpu.timesIdled                             590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83554                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   86644                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        66978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        167480                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       118636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          778                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239087                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            778                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15721                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62556                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4405                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27409                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15721                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       210593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 210593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6763904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6763904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100502                       # Request fanout histogram
system.membus.reqLayer0.occupancy           432342750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          229412250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             25029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           28                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10825                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38050                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           819                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24210                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57372                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                359538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11214464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11268672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67739                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4003584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           188190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004139                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064205                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 187411     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    779      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             188190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          232537500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122076000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1228500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19948                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19949                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data               19948                       # number of overall hits
system.l2.overall_hits::total                   19949                       # number of overall hits
system.l2.demand_misses::.cpu.inst                818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42312                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43130                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               818                       # number of overall misses
system.l2.overall_misses::.cpu.data             42312                       # number of overall misses
system.l2.overall_misses::total                 43130                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3930753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3997514500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66761000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3930753500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3997514500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                63079                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               63079                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998779                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.679602                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.683746                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998779                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.679602                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.683746                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81614.914425                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92899.260257                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92685.242291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81614.914425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92899.260257                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92685.242291                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62556                       # number of writebacks
system.l2.writebacks::total                     62556                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43130                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58580501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3507633500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3566214001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58580501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3507633500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3566214001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.679602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.683746                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.679602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.683746                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71614.304401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82899.260257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82685.230721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71614.304401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82899.260257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82685.230721                       # average overall mshr miss latency
system.l2.replacements                          67739                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           28                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               28                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           28                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27409                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2641120500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2641120500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96359.608158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96359.608158                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2367030500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2367030500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86359.608158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86359.608158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81614.914425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81614.914425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58580501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58580501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71614.304401                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71614.304401                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1289633000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1289633000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.615572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86535.127156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86535.127156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14903                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14903                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1140603000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1140603000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.615572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.615572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76535.127156                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76535.127156                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        57372                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57372                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57372                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57372                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57372                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57372                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1115465750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1115465750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19442.685456                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19442.685456                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30990.984967                       # Cycle average of tags in use
system.l2.tags.total_refs                      181714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100507                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.807974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   16376.406879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       167.765855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14446.812234                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.440882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945770                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23987                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2013195                       # Number of tag accesses
system.l2.tags.data_accesses                  2013195                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          52352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2707968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2760320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4003584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4003584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62556                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62556                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10631251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         549913796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             560545047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10631251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10631251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      813017759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            813017759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      813017759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10631251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        549913796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1373562805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000045085500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2536                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2536                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              123072                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60845                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43130                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62556                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4093                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    981993750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  215615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1790550000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22771.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41521.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30237                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45135                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43130                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     47                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.305657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.745765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.964139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12548     41.44%     41.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9867     32.59%     74.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2955      9.76%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1311      4.33%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          788      2.60%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          357      1.18%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          214      0.71%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          239      0.79%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2000      6.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30279                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.001972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.813412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2535     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2536                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.658517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.137752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     32.483625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          2335     92.07%     92.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             4      0.16%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            14      0.55%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.04%     92.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            17      0.67%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             2      0.08%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             2      0.08%     93.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             4      0.16%     93.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            18      0.71%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             2      0.08%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            5      0.20%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            6      0.24%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           38      1.50%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           10      0.39%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           34      1.34%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            2      0.08%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            7      0.28%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            5      0.20%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            2      0.08%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            4      0.16%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            3      0.12%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            1      0.04%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            2      0.08%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.04%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            3      0.12%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            2      0.08%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            3      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            1      0.04%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            2      0.08%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            1      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-343            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2536                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2759872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4002176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2760320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4003584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       560.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       812.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    560.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    813.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4924223500                       # Total gap between requests
system.mem_ctrls.avgGap                      46592.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2707520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4002176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 10631250.824981976300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 549822819.255333185196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 812731832.627656459808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62556                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24922250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1765627750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 102197631750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30467.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41728.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1633698.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            110827080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             58898400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           152631780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          161814780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     388452480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1850180670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        332903520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3055708710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.530366                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    837953500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    164320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3922076500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            105407820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56010405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155266440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          164612700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     388452480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1832402370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        347874720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3050026935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.376554                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    877907750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    164320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3882122250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1198056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1198056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1198056                       # number of overall hits
system.cpu.icache.overall_hits::total         1198056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1060                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1060                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1060                       # number of overall misses
system.cpu.icache.overall_misses::total          1060                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     83526498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83526498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     83526498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83526498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1199116                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1199116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1199116                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1199116                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000884                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000884                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000884                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000884                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78798.583019                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78798.583019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78798.583019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78798.583019                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          983                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.363636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           28                       # number of writebacks
system.cpu.icache.writebacks::total                28                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          241                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          241                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          819                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          819                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          819                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          819                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68012498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68012498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68012498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68012498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000683                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000683                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000683                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000683                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83043.343101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83043.343101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83043.343101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83043.343101                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1198056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1198056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1060                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1060                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     83526498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83526498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1199116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1199116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78798.583019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78798.583019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68012498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68012498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000683                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83043.343101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83043.343101                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           763.868420                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1198875                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1463.827839                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   763.868420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.372983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.372983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          791                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.386230                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2399051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2399051                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4185547                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4185547                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4185597                       # number of overall hits
system.cpu.dcache.overall_hits::total         4185597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       359290                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         359290                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       359303                       # number of overall misses
system.cpu.dcache.overall_misses::total        359303                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18667273306                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18667273306                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18667273306                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18667273306                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4544837                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4544837                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4544900                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4544900                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.079055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.079056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079056                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51956.005750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51956.005750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51954.125922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51954.125922                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1369551                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69803                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.620231                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112966                       # number of writebacks
system.cpu.dcache.writebacks::total            112966                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       239673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       239673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       239673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       239673                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119630                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6079477561                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6079477561                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6079796561                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6079796561                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026319                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026322                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026322                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50824.527960                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50824.527960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50821.671495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50821.671495                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118608                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2888221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2888221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        72863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         72863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4075124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4075124000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2961084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2961084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55928.578291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55928.578291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48667                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48667                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1426730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1426730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58965.531493                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58965.531493                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1297326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1297326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       229085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       229085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12700648246                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12700648246                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.150081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.150081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55440.767602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55440.767602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       191006                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       191006                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2818588501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2818588501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74019.498963                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74019.498963                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           63                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           63                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.206349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.206349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       319000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       319000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24538.461538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24538.461538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1891501060                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1891501060                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32986.311255                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32986.311255                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1834159060                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1834159060                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31986.311255                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31986.311255                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        41500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        41500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.615850                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4305386                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119632                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.988582                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.615850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9209752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9209752                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4924350000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4924350000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
