// Seed: 1881717930
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wor id_2;
  input wire id_1;
  assign id_2 = 1;
  assign module_1.id_12 = 0;
endmodule
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    output wand id_3,
    input tri id_4,
    output wire id_5,
    output uwire id_6,
    input wor id_7,
    input tri0 module_1,
    output tri0 id_9,
    output supply0 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    input wire id_14,
    input uwire id_15,
    output wand id_16,
    output tri0 id_17,
    input wand id_18
);
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
