Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri May 19 01:46:54 2023
| Host         : DESKTOP-TE2J1PM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CENG3430_timing_summary_routed.rpt -rpx CENG3430_timing_summary_routed.rpx
| Design       : CENG3430
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: RGBdriver/u_clk50mhz/pulse_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_clk1hz/pulse_reg/Q (HIGH)

 There are 1006 register/latch pins with no clock driven by root clock pin: u_clk60hz/pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.822        0.000                      0                  425        0.177        0.000                      0                  425        4.500        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.822        0.000                      0                  425        0.177        0.000                      0                  425        4.500        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.952ns (18.485%)  route 4.198ns (81.515%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.830     5.592    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.522     7.570    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     7.694 r  jstk_ctrler/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           1.039     8.733    jstk_ctrler/FSM_sequential_state[2]_i_19_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.124     8.857 r  jstk_ctrler/FSM_sequential_state[2]_i_9/O
                         net (fo=25, routed)          0.971     9.828    jstk_ctrler/FSM_sequential_state[2]_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124     9.952 r  jstk_ctrler/count[9]_i_2/O
                         net (fo=1, routed)           0.667    10.619    jstk_ctrler/count[9]_i_2_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.743 r  jstk_ctrler/count[9]_i_1/O
                         net (fo=1, routed)           0.000    10.743    jstk_ctrler/count[9]
    SLICE_X5Y9           FDCE                                         r  jstk_ctrler/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.653    15.136    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  jstk_ctrler/count_reg[9]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X5Y9           FDCE (Setup_fdce_C_D)        0.031    15.565    jstk_ctrler/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 jstk_ctrler/spi_master_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 2.510ns (52.672%)  route 2.255ns (47.328%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.827     5.589    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     6.067 r  jstk_ctrler/spi_master_0/count_reg[3]/Q
                         net (fo=2, routed)           0.745     6.813    jstk_ctrler/spi_master_0/count_reg_n_0_[3]
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.676     7.489 r  jstk_ctrler/spi_master_0/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.489    jstk_ctrler/spi_master_0/count_reg[3]_i_2_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  jstk_ctrler/spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.606    jstk_ctrler/spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  jstk_ctrler/spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.723    jstk_ctrler/spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  jstk_ctrler/spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.840    jstk_ctrler/spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  jstk_ctrler/spi_master_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    jstk_ctrler/spi_master_0/count_reg[20]_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  jstk_ctrler/spi_master_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    jstk_ctrler/spi_master_0/count_reg[24]_i_2_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  jstk_ctrler/spi_master_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    jstk_ctrler/spi_master_0/count_reg[28]_i_2_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.514 r  jstk_ctrler/spi_master_0/count_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.846     9.359    jstk_ctrler/spi_master_0/count0__0[30]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.331     9.690 r  jstk_ctrler/spi_master_0/count[30]_i_1/O
                         net (fo=1, routed)           0.664    10.355    jstk_ctrler/spi_master_0/count[30]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.649    15.132    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[30]/C
                         clock pessimism              0.394    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)       -0.262    15.229    jstk_ctrler/spi_master_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.952ns (18.906%)  route 4.084ns (81.094%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.830     5.592    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.522     7.570    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     7.694 r  jstk_ctrler/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           1.039     8.733    jstk_ctrler/FSM_sequential_state[2]_i_19_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.124     8.857 r  jstk_ctrler/FSM_sequential_state[2]_i_9/O
                         net (fo=25, routed)          0.950     9.807    jstk_ctrler/FSM_sequential_state[2]_i_9_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.931 r  jstk_ctrler/count[4]_i_3/O
                         net (fo=1, routed)           0.573    10.504    jstk_ctrler/count[4]_i_3_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124    10.628 r  jstk_ctrler/count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.628    jstk_ctrler/count[4]
    SLICE_X7Y8           FDCE                                         r  jstk_ctrler/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.654    15.137    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  jstk_ctrler/count_reg[4]/C
                         clock pessimism              0.433    15.570    
                         clock uncertainty           -0.035    15.535    
    SLICE_X7Y8           FDCE (Setup_fdce_C_D)        0.031    15.566    jstk_ctrler/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.566    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.952ns (18.769%)  route 4.120ns (81.231%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 15.136 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.830     5.592    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.522     7.570    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     7.694 r  jstk_ctrler/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           1.039     8.733    jstk_ctrler/FSM_sequential_state[2]_i_19_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.124     8.857 r  jstk_ctrler/FSM_sequential_state[2]_i_9/O
                         net (fo=25, routed)          0.893     9.750    jstk_ctrler/FSM_sequential_state[2]_i_9_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I4_O)        0.124     9.874 r  jstk_ctrler/count[15]_i_2/O
                         net (fo=1, routed)           0.666    10.541    jstk_ctrler/count[15]_i_2_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  jstk_ctrler/count[15]_i_1/O
                         net (fo=1, routed)           0.000    10.665    jstk_ctrler/count[15]
    SLICE_X4Y10          FDCE                                         r  jstk_ctrler/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.653    15.136    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  jstk_ctrler/count_reg[15]/C
                         clock pessimism              0.433    15.569    
                         clock uncertainty           -0.035    15.534    
    SLICE_X4Y10          FDCE (Setup_fdce_C_D)        0.081    15.615    jstk_ctrler/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.952ns (19.088%)  route 4.035ns (80.912%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.830     5.592    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.090     7.138    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.524     7.786    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.910 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           1.047     8.957    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.081 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.375    10.456    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  jstk_ctrler/count[21]_i_1/O
                         net (fo=1, routed)           0.000    10.580    jstk_ctrler/count[21]
    SLICE_X7Y13          FDCE                                         r  jstk_ctrler/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.650    15.133    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  jstk_ctrler/count_reg[21]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.029    15.560    jstk_ctrler/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 RGBdriver/u_clk50mhz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBdriver/u_clk50mhz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.890ns (20.077%)  route 3.543ns (79.923%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.658     5.420    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  RGBdriver/u_clk50mhz/count_reg[10]/Q
                         net (fo=2, routed)           0.957     6.896    RGBdriver/u_clk50mhz/count[10]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.020 f  RGBdriver/u_clk50mhz/count[31]_i_9/O
                         net (fo=1, routed)           0.151     7.171    RGBdriver/u_clk50mhz/count[31]_i_9_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  RGBdriver/u_clk50mhz/count[31]_i_5/O
                         net (fo=2, routed)           1.225     8.520    RGBdriver/u_clk50mhz/count[31]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     8.644 r  RGBdriver/u_clk50mhz/count[31]_i_1/O
                         net (fo=32, routed)          1.210     9.853    RGBdriver/u_clk50mhz/pulse
    SLICE_X34Y31         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.483    14.966    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[1]/C
                         clock pessimism              0.427    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    14.834    RGBdriver/u_clk50mhz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 RGBdriver/u_clk50mhz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBdriver/u_clk50mhz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.890ns (20.077%)  route 3.543ns (79.923%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.658     5.420    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  RGBdriver/u_clk50mhz/count_reg[10]/Q
                         net (fo=2, routed)           0.957     6.896    RGBdriver/u_clk50mhz/count[10]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.020 f  RGBdriver/u_clk50mhz/count[31]_i_9/O
                         net (fo=1, routed)           0.151     7.171    RGBdriver/u_clk50mhz/count[31]_i_9_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  RGBdriver/u_clk50mhz/count[31]_i_5/O
                         net (fo=2, routed)           1.225     8.520    RGBdriver/u_clk50mhz/count[31]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     8.644 r  RGBdriver/u_clk50mhz/count[31]_i_1/O
                         net (fo=32, routed)          1.210     9.853    RGBdriver/u_clk50mhz/pulse
    SLICE_X34Y31         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.483    14.966    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[2]/C
                         clock pessimism              0.427    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    14.834    RGBdriver/u_clk50mhz/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 RGBdriver/u_clk50mhz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBdriver/u_clk50mhz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.890ns (20.077%)  route 3.543ns (79.923%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.658     5.420    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  RGBdriver/u_clk50mhz/count_reg[10]/Q
                         net (fo=2, routed)           0.957     6.896    RGBdriver/u_clk50mhz/count[10]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.020 f  RGBdriver/u_clk50mhz/count[31]_i_9/O
                         net (fo=1, routed)           0.151     7.171    RGBdriver/u_clk50mhz/count[31]_i_9_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  RGBdriver/u_clk50mhz/count[31]_i_5/O
                         net (fo=2, routed)           1.225     8.520    RGBdriver/u_clk50mhz/count[31]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     8.644 r  RGBdriver/u_clk50mhz/count[31]_i_1/O
                         net (fo=32, routed)          1.210     9.853    RGBdriver/u_clk50mhz/pulse
    SLICE_X34Y31         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.483    14.966    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[3]/C
                         clock pessimism              0.427    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    14.834    RGBdriver/u_clk50mhz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 RGBdriver/u_clk50mhz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBdriver/u_clk50mhz/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.890ns (20.077%)  route 3.543ns (79.923%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.658     5.420    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518     5.938 f  RGBdriver/u_clk50mhz/count_reg[10]/Q
                         net (fo=2, routed)           0.957     6.896    RGBdriver/u_clk50mhz/count[10]
    SLICE_X35Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.020 f  RGBdriver/u_clk50mhz/count[31]_i_9/O
                         net (fo=1, routed)           0.151     7.171    RGBdriver/u_clk50mhz/count[31]_i_9_n_0
    SLICE_X35Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  RGBdriver/u_clk50mhz/count[31]_i_5/O
                         net (fo=2, routed)           1.225     8.520    RGBdriver/u_clk50mhz/count[31]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     8.644 r  RGBdriver/u_clk50mhz/count[31]_i_1/O
                         net (fo=32, routed)          1.210     9.853    RGBdriver/u_clk50mhz/pulse
    SLICE_X34Y31         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.483    14.966    RGBdriver/u_clk50mhz/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  RGBdriver/u_clk50mhz/count_reg[4]/C
                         clock pessimism              0.427    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    14.834    RGBdriver/u_clk50mhz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.952ns (19.092%)  route 4.034ns (80.908%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.830     5.592    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     6.048 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.090     7.138    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X7Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.524     7.786    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.910 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           1.047     8.957    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.124     9.081 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.374    10.455    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124    10.579 r  jstk_ctrler/count[23]_i_2/O
                         net (fo=1, routed)           0.000    10.579    jstk_ctrler/count[23]
    SLICE_X7Y13          FDCE                                         r  jstk_ctrler/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.650    15.133    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  jstk_ctrler/count_reg[23]/C
                         clock pessimism              0.433    15.566    
                         clock uncertainty           -0.035    15.531    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.031    15.562    jstk_ctrler/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  jstk_ctrler/spi_master_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/state_reg/Q
                         net (fo=45, routed)          0.073     1.803    jstk_ctrler/spi_master_0/state
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  jstk_ctrler/spi_master_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    jstk_ctrler/spi_master_0/count[1]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.887     2.081    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[1]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.092     1.671    jstk_ctrler/spi_master_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  jstk_ctrler/spi_master_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/state_reg/Q
                         net (fo=45, routed)          0.074     1.804    jstk_ctrler/spi_master_0/state
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.849 r  jstk_ctrler/spi_master_0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    jstk_ctrler/spi_master_0/count[4]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.887     2.081    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[4]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.091     1.670    jstk_ctrler/spi_master_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/tx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/mosi_retimed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.053%)  route 0.112ns (34.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  jstk_ctrler/spi_master_0/tx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/tx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.112     1.842    jstk_ctrler/spi_master_0/tx_buffer_reg_n_0_[7]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  jstk_ctrler/spi_master_0/mosi_retimed_i_1/O
                         net (fo=1, routed)           0.000     1.887    jstk_ctrler/spi_master_0/mosi_retimed_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  jstk_ctrler/spi_master_0/mosi_retimed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.887     2.081    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  jstk_ctrler/spi_master_0/mosi_retimed_reg/C
                         clock pessimism             -0.501     1.580    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.120     1.700    jstk_ctrler/spi_master_0/mosi_retimed_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  jstk_ctrler/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  jstk_ctrler/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.123     1.829    jstk_ctrler/spi_master_0/sclk_OBUF
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.874 r  jstk_ctrler/spi_master_0/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.874    jstk_ctrler/spi_master_0/sclk_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  jstk_ctrler/spi_master_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.888     2.082    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  jstk_ctrler/spi_master_0/sclk_reg/C
                         clock pessimism             -0.516     1.566    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.092     1.658    jstk_ctrler/spi_master_0/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.010%)  route 0.171ns (44.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y13          FDPE                                         r  jstk_ctrler/spi_master_0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDPE (Prop_fdpe_C_Q)         0.164     1.730 f  jstk_ctrler/spi_master_0/busy_reg/Q
                         net (fo=6, routed)           0.171     1.901    jstk_ctrler/spi_master_0/spi_busy
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.946 r  jstk_ctrler/spi_master_0/spi_ena_i_1/O
                         net (fo=1, routed)           0.000     1.946    jstk_ctrler/spi_master_0_n_4
    SLICE_X2Y13          FDCE                                         r  jstk_ctrler/spi_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.888     2.082    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  jstk_ctrler/spi_ena_reg/C
                         clock pessimism             -0.480     1.602    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.121     1.723    jstk_ctrler/spi_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/clk_toggles_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.613%)  route 0.176ns (45.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.176     1.906    jstk_ctrler/spi_master_0/clk_toggles[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.048     1.954 r  jstk_ctrler/spi_master_0/clk_toggles[3]_i_1/O
                         net (fo=1, routed)           0.000     1.954    jstk_ctrler/spi_master_0/clk_toggles[3]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.888     2.082    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[3]/C
                         clock pessimism             -0.501     1.581    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.131     1.712    jstk_ctrler/spi_master_0/clk_toggles_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_clk1hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk1hz/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.556     1.503    u_clk1hz/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  u_clk1hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  u_clk1hz/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.812    u_clk1hz/count[0]
    SLICE_X35Y32         LUT1 (Prop_lut1_I0_O)        0.042     1.854 r  u_clk1hz/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.854    u_clk1hz/count_0[0]
    SLICE_X35Y32         FDRE                                         r  u_clk1hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.820     2.014    u_clk1hz/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  u_clk1hz/count_reg[0]/C
                         clock pessimism             -0.511     1.503    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.608    u_clk1hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/clk_toggles_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.260%)  route 0.176ns (45.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.176     1.906    jstk_ctrler/spi_master_0/clk_toggles[0]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.951 r  jstk_ctrler/spi_master_0/clk_toggles[2]_i_1/O
                         net (fo=1, routed)           0.000     1.951    jstk_ctrler/spi_master_0/clk_toggles[2]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.888     2.082    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[2]/C
                         clock pessimism             -0.501     1.581    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.121     1.702    jstk_ctrler/spi_master_0/clk_toggles_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.559     1.506    u_clk60hz/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  u_clk60hz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_clk60hz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.764    u_clk60hz/count__0[24]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  u_clk60hz/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.872    u_clk60hz/count0_carry__4_n_4
    SLICE_X37Y42         FDRE                                         r  u_clk60hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.826     2.020    u_clk60hz/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  u_clk60hz/count_reg[24]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.611    u_clk60hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_clk1hz/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk1hz/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.557     1.504    u_clk1hz/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  u_clk1hz/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  u_clk1hz/count_reg[4]/Q
                         net (fo=2, routed)           0.118     1.763    u_clk1hz/count[4]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  u_clk1hz/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.871    u_clk1hz/data0[4]
    SLICE_X35Y33         FDRE                                         r  u_clk1hz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.821     2.015    u_clk1hz/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  u_clk1hz/count_reg[4]/C
                         clock pessimism             -0.511     1.504    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.609    u_clk1hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y8     jstk_ctrler/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y10    jstk_ctrler/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y10    jstk_ctrler/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    jstk_ctrler/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    jstk_ctrler/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    jstk_ctrler/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y10    jstk_ctrler/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    jstk_ctrler/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    jstk_ctrler/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y8     jstk_ctrler/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y8     jstk_ctrler/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y8     jstk_ctrler/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y8     jstk_ctrler/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   ssd_ctrler/u_clk100hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   ssd_ctrler/u_clk100hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y43   ssd_ctrler/u_clk100hz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   ssd_ctrler/u_clk100hz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   ssd_ctrler/u_clk100hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   ssd_ctrler/u_clk100hz/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    jstk_ctrler/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    jstk_ctrler/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    jstk_ctrler/count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    jstk_ctrler/count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y12    jstk_ctrler/count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    jstk_ctrler/spi_master_0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    jstk_ctrler/spi_master_0/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    jstk_ctrler/spi_master_0/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    jstk_ctrler/spi_master_0/count_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    jstk_ctrler/spi_master_0/count_reg[26]/C



