# SystemVerilog Basics ğŸš€

A clean, beginner-friendly collection of SystemVerilog RTL modules **with testbenches** and a **coding style guide**.  
Perfect for **students**, **interns**, and **entry-level engineers** aiming to master ASIC/FPGA fundamentals while following consistent, industry-inspired coding practices.

---

## ğŸ“‚ Project Structure

sv_basics/
â”œâ”€â”€ src/ # RTL source files
â”‚ â”œâ”€â”€ alu.sv
â”‚ â”œâ”€â”€ counter.sv
â”‚ â”œâ”€â”€ mux2to1.sv
â”‚ â”œâ”€â”€ dff_async.sv
â”‚ â”œâ”€â”€ decoder_3to8.sv
â”‚ â”œâ”€â”€ encoder_8to3.sv
â”‚ â”œâ”€â”€ priority_encoder.sv
â”‚ â”œâ”€â”€ shift_register.sv
â”‚ â”œâ”€â”€ fsm_traffic_light.sv
â”‚ â””â”€â”€ arbiter_round_robin.sv
â”‚
â”œâ”€â”€ tb/ # Testbench files
â”‚ â”œâ”€â”€ alu_tb.sv
â”‚ â”œâ”€â”€ counter_tb.sv
â”‚ â”œâ”€â”€ mux2to1_tb.sv
â”‚ â”œâ”€â”€ dff_async_tb.sv
â”‚ â”œâ”€â”€ decoder_3to8_tb.sv
â”‚ â”œâ”€â”€ encoder_8to3_tb.sv
â”‚ â”œâ”€â”€ priority_encoder_tb.sv
â”‚ â”œâ”€â”€ shift_register_tb.sv
â”‚ â”œâ”€â”€ fsm_traffic_light_tb.sv
â”‚ â””â”€â”€ arbiter_round_robin_tb.sv
â”‚
â”œâ”€â”€ style_guide.md
â””â”€â”€ README.md


---

## ğŸ¯ Goals

- âœ… Promote **clean and reusable** SystemVerilog code  
- âœ… Provide **ready-to-run RTL + TB examples**  
- âœ… Build **strong fundamentals** for ASIC/FPGA/VLSI interviews  
- âœ… Follow a **consistent style guide** for professional readability  

---

## ğŸ›  How to Use

1. **Read** `style_guide.md` for naming, formatting, and RTL/TB best practices.  
2. **Simulate** any module using your favorite simulator (e.g., Icarus Verilog, ModelSim, QuestaSim, Verilator).  
3. **Modify & extend** testbenches to improve coverage.  
4. **Contribute** by adding new modules or improving existing ones.  

---

## ğŸ“š Concepts Covered

- `always_ff` for sequential logic  
- `always_comb` for combinational logic  
- Parameterized designs  
- Active-low asynchronous reset conventions  
- Standard modules: counters, muxes, encoders, decoders  
- FSM design  
- Arbitration logic  
- ALU & shift registers  

---

## ğŸ“Œ Upcoming

- More FSM examples  
- Advanced ALU operations  
- Bus interface modules  
- Parameterized FIFO  

---

## ğŸ‘¨â€ğŸ’» Author

**Brahma Ganesh Katrapalli** â€“ Passionate about VLSI & ASIC Verification  
ğŸ“ [LinkedIn](https://www.linkedin.com/in/katrapallibrahmaganesh)  
â­ Star this repo if you find it useful!
