<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1065' type='llvm::ScheduleDAGMI * llvm::createGenericSchedPostRA(llvm::MachineSchedContext * C)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='339' u='c' c='_ZN12_GLOBAL__N_120PostMachineScheduler26createPostMachineSchedulerEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3452' ll='3455' type='llvm::ScheduleDAGMI * llvm::createGenericSchedPostRA(llvm::MachineSchedContext * C)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='1064'>/// Create a generic scheduler with no vreg liveness or DAG mutation passes.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='366' u='c' c='_ZNK12_GLOBAL__N_117AArch64PassConfig26createPostMachineSchedulerEPN4llvm19MachineSchedContextE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='346' u='c' c='_ZNK12_GLOBAL__N_113ARMPassConfig26createPostMachineSchedulerEPN4llvm19MachineSchedContextE'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='364' u='c' c='_ZNK12_GLOBAL__N_113X86PassConfig26createPostMachineSchedulerEPN4llvm19MachineSchedContextE'/>
