// Seed: 1548677799
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg  id_4;
  wire id_5;
  always @(posedge 1) id_4 <= 1;
  wire id_6;
endmodule
module module_1 ();
  assign id_1 = id_1;
  id_3(
      .id_0(1), .id_1(1), .id_2(id_4)
  ); module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    output wire id_4,
    output wire id_5,
    input wire id_6
    , id_10,
    input wor id_7,
    output wire id_8
);
  wire id_11;
  module_0(
      id_11, id_11, id_11
  );
endmodule
