ssrcscan startsINFO: analyzing module ALU (VERI-9002)
INFO: analyzing module ALUControlUnit (VERI-9002)
INFO: analyzing module programCounter (VERI-9002)
INFO: analyzing module adder (VERI-9002)
INFO: analyzing module controlUnit (VERI-9002)
INFO: analyzing module dataMemory (VERI-9002)
INFO: analyzing module instructionMemory (VERI-9002)
INFO: analyzing module multiplexer (VERI-9002)
INFO: analyzing module pcAdder (VERI-9002)
INFO: analyzing module signExtension (VERI-9002)
INFO: analyzing module sll (VERI-9002)
INFO: analyzing module registerFile (VERI-9002)
C:/Users/karan/AppData/Local/Temp/VivadoEditorAssist681962242899531177.tmp(38): WARNING: syntax error near ')' (VERI-1137)
INFO: analyzing module signExtension12Bit (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(21): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ProgramCounter.v" included at line 21. (VERI-9003)
INFO: analyzing module programCounter (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ProgramCounter.v(22): WARNING: overwriting previous definition of module 'programCounter' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(21): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(22): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/instructionMemory.v" included at line 22. (VERI-9003)
INFO: analyzing module instructionMemory (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/instructionMemory.v(23): WARNING: overwriting previous definition of module 'instructionMemory' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(22): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(23): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/controlUnit.v" included at line 23. (VERI-9003)
INFO: analyzing module controlUnit (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/controlUnit.v(22): WARNING: overwriting previous definition of module 'controlUnit' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(23): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(24): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/registerFile.v" included at line 24. (VERI-9003)
INFO: analyzing module registerFile (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/registerFile.v(38): WARNING: syntax error near ')' (VERI-1137)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/registerFile.v(23): WARNING: overwriting previous definition of module 'registerFile' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(24): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(25): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtension.v" included at line 25. (VERI-9003)
INFO: analyzing module signExtension (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtension.v(23): WARNING: overwriting previous definition of module 'signExtension' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(25): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(26): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtender12Bit.v" included at line 26. (VERI-9003)
INFO: analyzing module signExtension12Bit (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/signExtender12Bit.v(23): WARNING: overwriting previous definition of module 'signExtension12Bit' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(26): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(27): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/sll.v" included at line 27. (VERI-9003)
INFO: analyzing module sll (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/sll.v(22): WARNING: overwriting previous definition of module 'sll' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(27): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(28): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALU.v" included at line 28. (VERI-9003)
INFO: analyzing module ALU (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALU.v(23): WARNING: overwriting previous definition of module 'ALU' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(28): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(29): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/pcAdder.v" included at line 29. (VERI-9003)
INFO: analyzing module pcAdder (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/pcAdder.v(22): WARNING: overwriting previous definition of module 'pcAdder' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(29): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(30): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/add.v" included at line 30. (VERI-9003)
INFO: analyzing module adder (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/add.v(22): WARNING: overwriting previous definition of module 'adder' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(30): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(31): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/data_memory.v" included at line 31. (VERI-9003)
INFO: analyzing module dataMemory (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/data_memory.v(23): WARNING: overwriting previous definition of module 'dataMemory' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(31): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(32): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/multiplexer.v" included at line 32. (VERI-9003)
INFO: analyzing module multiplexer (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/multiplexer.v(23): WARNING: overwriting previous definition of module 'multiplexer' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(32): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(33): INFO: Compiling verilog file "C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALUControlUnit.v" included at line 33. (VERI-9003)
INFO: analyzing module ALUControlUnit (VERI-9002)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/ALUControlUnit.v(23): WARNING: overwriting previous definition of module 'ALUControlUnit' (VERI-1206)
C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v(33): INFO: back to file 'C:/Users/karan/OneDrive/Documents/Work/UB/SEM2/Computer Architecture/project_1_updatedv5/project_1_updatedv4/project_1/project_1.srcs/sources_1/new/processor.v' (VERI-2320)
INFO: analyzing module processor (VERI-9002)
INFO: analyzing module subtractor (VERI-9002)
INFO: analyzing module test_alu_tb (VERI-9002)
srcscan exits with return value 0
