$date
	Sun Oct 23 07:51:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#303932
b10011 !
1"
#303934
b10011 &
b10011 %
1$
#303935
0"
#303938
b111010 &
b111010 %
#303942
b11101 &
b11101 %
#303946
b1011000 &
b1011000 %
#303950
b101100 &
b101100 %
#303954
b10110 &
b10110 %
#303958
b1011 &
b1011 %
#303962
b100010 &
b100010 %
#303966
b10001 &
b10001 %
#303970
b110100 &
b110100 %
#303974
b11010 &
b11010 %
#303978
b1101 &
b1101 %
#303982
b101000 &
b101000 %
#303986
b10100 &
b10100 %
#303990
b1010 &
b1010 %
#303994
b101 &
b101 %
#303998
b10000 &
b10000 %
#304002
b1000 &
b1000 %
#304006
b100 &
b100 %
#304010
b10 &
b10 %
#304014
b1 &
1#
b1 %
#304018
b0 &
b0 %
0#
0$
#1344876
b100 !
1"
#1344878
b100 &
b100 %
1$
#1344879
0"
#1344882
b10 &
b10 %
#1344886
b1 &
1#
b1 %
#1344890
b0 &
b0 %
0#
0$
#2289865
b10101 !
1"
#2289866
b10101 &
b10101 %
1$
#2289867
0"
#2289870
b1000000 &
b1000000 %
#2289874
b100000 &
b100000 %
#2289878
b10000 &
b10000 %
#2289882
b1000 &
b1000 %
#2289886
b100 &
b100 %
#2289890
b10 &
b10 %
#2289894
b1 &
1#
b1 %
#2289898
b0 &
b0 %
0#
0$
#4500012
