#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue May 21 14:32:27 2024
# Process ID: 30752
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16356 F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.xpr
launch_simulation
update_compile_order -fileset sources_1
update_module_reference top_EN_Gen_0_0
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
source top_tb.tcl
restart
run 10 us
run 10 us
run 10 us
update_module_reference top_EN_Gen_0_0
set_property synth_checkpoint_mode Hierarchical [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_alphaScramble_0_0] }
catch { config_ip_cache -export [get_ips -all top_RS_0_0] }
catch { config_ip_cache -export [get_ips -all top_sigSource_0_0] }
catch { config_ip_cache -export [get_ips -all top_Con_Interleaver_0_0] }
catch { config_ip_cache -export [get_ips -all top_dec2bin_0_0] }
catch { config_ip_cache -export [get_ips -all top_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all top_Con_Encoder_0_0] }
catch { config_ip_cache -export [get_ips -all top_PolarityShift_0_0] }
catch { config_ip_cache -export [get_ips -all top_PolarityShift_1_0] }
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all top_dds_compiler_0_1] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_0] }
catch { config_ip_cache -export [get_ips -all top_mult_gen_0_2] }
catch { config_ip_cache -export [get_ips -all top_c_addsub_0_0] }
catch { config_ip_cache -export [get_ips -all top_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all top_ila_0_0] }
catch { config_ip_cache -export [get_ips -all top_EN_Gen_0_0] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_Con_Encoder_0_0_synth_1 top_Con_Interleaver_0_0_synth_1 top_EN_Gen_0_0_synth_1 top_PolarityShift_0_0_synth_1 top_PolarityShift_1_0_synth_1 top_RS_0_0_synth_1 top_alphaScramble_0_0_synth_1 top_c_addsub_0_0_synth_1 top_clk_wiz_0_1_synth_1 top_dds_compiler_0_0_synth_1 top_dds_compiler_0_1_synth_1 top_dec2bin_0_0_synth_1 top_ila_0_0_synth_1 top_mult_gen_0_0_synth_1 top_mult_gen_0_2_synth_1 top_sigSource_0_0_synth_1 top_util_vector_logic_0_0_synth_1 -jobs 10
wait_on_run top_Con_Encoder_0_0_synth_1
wait_on_run top_Con_Interleaver_0_0_synth_1
wait_on_run top_EN_Gen_0_0_synth_1
wait_on_run top_PolarityShift_0_0_synth_1
wait_on_run top_PolarityShift_1_0_synth_1
wait_on_run top_RS_0_0_synth_1
wait_on_run top_alphaScramble_0_0_synth_1
wait_on_run top_c_addsub_0_0_synth_1
wait_on_run top_clk_wiz_0_1_synth_1
wait_on_run top_dds_compiler_0_0_synth_1
wait_on_run top_dds_compiler_0_1_synth_1
wait_on_run top_dec2bin_0_0_synth_1
wait_on_run top_ila_0_0_synth_1
wait_on_run top_mult_gen_0_0_synth_1
wait_on_run top_mult_gen_0_2_synth_1
wait_on_run top_sigSource_0_0_synth_1
wait_on_run top_util_vector_logic_0_0_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 10 us
restart
run 10 us
update_module_reference top_EN_Gen_0_0
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_EN_Gen_0_0] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_EN_Gen_0_0_synth_1 -jobs 10
wait_on_run top_EN_Gen_0_0_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
update_module_reference top_EN_Gen_0_0
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_EN_Gen_0_0] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_EN_Gen_0_0_synth_1 -jobs 10
wait_on_run top_EN_Gen_0_0_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
update_module_reference top_EN_Gen_0_0
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets EN_Gen_0_dec2binGen]
delete_bd_objs [get_bd_nets EN_Gen_0_sourceGen]
connect_bd_net [get_bd_pins EN_Gen_0/sourceGen] [get_bd_pins sigSource_0/clk_enable]
delete_bd_objs [get_bd_nets Con_Interleaver_0_ce_out]
connect_bd_net [get_bd_pins dec2bin_0/clk_enable] [get_bd_pins EN_Gen_0/dec2binGen]
update_module_reference top_EN_Gen_0_0
update_module_reference top_EN_Gen_0_0
update_module_reference top_EN_Gen_0_0
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins dec2bin_0/clk]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins PolarityShift_1/clk]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_EN_Gen_0_0] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_EN_Gen_0_0_synth_1 -jobs 10
wait_on_run top_EN_Gen_0_0_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg}
close_sim
