HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Kart_Board
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sda_proxy (1 to 0)||Kart_Board.srr(25);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/25||Kart.vhd(504);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/504
Implementation;Synthesis|| CD328 ||@W:Port proxysdain of entity work.kartcontroller has a width of 0||Kart_Board.srr(26);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/26||Kart.vhd(9632);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9632
Implementation;Synthesis|| CD328 ||@W:Port proxysclin of entity work.kartcontroller has a width of 0||Kart_Board.srr(27);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/27||Kart.vhd(9632);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9632
Implementation;Synthesis|| CD638 ||@W:Signal proxysclout is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(28);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/28||Kart.vhd(9351);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9351
Implementation;Synthesis|| CD638 ||@W:Signal proxysclin is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(29);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/29||Kart.vhd(9352);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9352
Implementation;Synthesis|| CD638 ||@W:Signal proxysdain is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(30);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/30||Kart.vhd(9353);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9353
Implementation;Synthesis|| CD638 ||@W:Signal proxysdaout is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(31);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/31||Kart.vhd(9354);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9354
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclin (1 to 0)||Kart_Board.srr(37);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/37||Kart.vhd(877);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/877
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdain (1 to 0)||Kart_Board.srr(38);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/38||Kart.vhd(878);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/878
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclout (1 to 0)||Kart_Board.srr(39);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/39||Kart.vhd(892);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/892
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdaout (1 to 0)||Kart_Board.srr(40);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/40||Kart.vhd(893);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/893
Implementation;Synthesis|| CD328 ||@W:Port proxysdain of entity work.sensorscontroller has a width of 0||Kart_Board.srr(41);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/41||Kart.vhd(9247);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9247
Implementation;Synthesis|| CD328 ||@W:Port proxysclin of entity work.sensorscontroller has a width of 0||Kart_Board.srr(42);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/42||Kart.vhd(9247);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/9247
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(69);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/69||Kart.vhd(6703);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6703
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(72);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/72||Kart.vhd(6685);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6685
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(73);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/73||Kart.vhd(6685);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6685
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(74);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/74||Kart.vhd(6685);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6685
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 2 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(75);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/75||Kart.vhd(6685);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6685
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(79);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/79||Kart.vhd(6451);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6451
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(80);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/80||Kart.vhd(6452);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6452
Implementation;Synthesis|| CD638 ||@W:Signal rising_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(83);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/83||Kart.vhd(6451);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6451
Implementation;Synthesis|| CD638 ||@W:Signal falling_detected_s is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(84);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/84||Kart.vhd(6452);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6452
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(87);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/87||Kart.vhd(1295);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1295
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Kart_Board.srr(100);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/100||Kart.vhd(6050);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6050
Implementation;Synthesis|| CG290 ||@W:Referenced variable reset is not in sensitivity list.||Kart_Board.srr(101);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/101||Kart.vhd(6052);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/6052
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclin (1 to 0)||Kart_Board.srr(111);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/111||Kart.vhd(2118);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2118
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdain (1 to 0)||Kart_Board.srr(112);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/112||Kart.vhd(2119);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2119
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysclout (1 to 0)||Kart_Board.srr(113);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/113||Kart.vhd(2126);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2126
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proxysdaout (1 to 0)||Kart_Board.srr(114);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/114||Kart.vhd(2127);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2127
Implementation;Synthesis|| CD328 ||@W:Port proximity of entity work.sensorsregisters has a width of 0||Kart_Board.srr(115);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/115||Kart.vhd(5617);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5617
Implementation;Synthesis|| CD328 ||@W:Port ambientlight of entity work.sensorsregisters has a width of 0||Kart_Board.srr(116);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/116||Kart.vhd(5617);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5617
Implementation;Synthesis|| CD638 ||@W:Signal ambientlight is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(117);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/117||Kart.vhd(5421);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5421
Implementation;Synthesis|| CD638 ||@W:Signal proximity is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(118);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/118||Kart.vhd(5430);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5430
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: ambientlight (-1 to 0)||Kart_Board.srr(123);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/123||Kart.vhd(3538);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3538
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proximity (-1 to 0)||Kart_Board.srr(124);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/124||Kart.vhd(3545);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3545
Implementation;Synthesis|| CD328 ||@W:Port sendproximities of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(125);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/125||Kart.vhd(4832);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4832
Implementation;Synthesis|| CD328 ||@W:Port sendambients of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(126);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/126||Kart.vhd(4832);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4832
Implementation;Synthesis|| CD328 ||@W:Port proximity of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(127);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/127||Kart.vhd(4832);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4832
Implementation;Synthesis|| CD328 ||@W:Port ambientlight of entity work.sensorsregisterssend has a width of 0||Kart_Board.srr(128);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/128||Kart.vhd(4832);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4832
Implementation;Synthesis|| CD638 ||@W:Signal sendambients is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(129);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/129||Kart.vhd(4545);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4545
Implementation;Synthesis|| CD638 ||@W:Signal sendproximities is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(130);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/130||Kart.vhd(4550);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4550
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: ambientlight (-1 to 0)||Kart_Board.srr(141);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/141||Kart.vhd(4128);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4128
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: proximity (-1 to 0)||Kart_Board.srr(142);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/142||Kart.vhd(4135);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4135
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sendambients (-1 to 0)||Kart_Board.srr(143);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/143||Kart.vhd(4139);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4139
Implementation;Synthesis|| CD854 ||@W:Nil range port will be removed: sendproximities (-1 to 0)||Kart_Board.srr(144);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/144||Kart.vhd(4144);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4144
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 4 downto 0. ||Kart_Board.srr(145);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/145||Kart.vhd(4216);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4216
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(148);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/148||Kart.vhd(4197);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4197
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Kart_Board.srr(149);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/149||Kart.vhd(4197);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4197
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(153);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/153||Kart.vhd(3940);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3940
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(154);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/154||Kart.vhd(3941);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3941
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(157);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/157||Kart.vhd(3940);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3940
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(158);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/158||Kart.vhd(3941);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3941
Implementation;Synthesis|| CD638 ||@W:Signal p_di is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(161);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/161||Kart.vhd(3940);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3940
Implementation;Synthesis|| CD638 ||@W:Signal p_lc is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(162);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/162||Kart.vhd(3941);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3941
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of rangerOut(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(168);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/168||Kart.vhd(4078);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/4078
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 4 downto 0. ||Kart_Board.srr(172);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/172||Kart.vhd(1295);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1295
Implementation;Synthesis|| CD638 ||@W:Signal p_ok is undriven. Either assign the signal a value or remove the signal declaration.||Kart_Board.srr(191);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/191||Kart.vhd(2413);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2413
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_curr_high_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(193);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/193||Kart.vhd(2568);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2568
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 6 of p_volt_high_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(194);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/194||Kart.vhd(2568);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(197);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/197||Kart.vhd(2432);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2432
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_curr(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(198);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/198||Kart.vhd(2432);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2432
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(199);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/199||Kart.vhd(2432);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2432
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_volt(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(200);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/200||Kart.vhd(2432);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2432
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_volt(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(201);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/201||Kart.vhd(2432);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2432
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of p_curr(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(202);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/202||Kart.vhd(2432);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2432
Implementation;Synthesis|| CD434 ||@W:Signal send1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Kart_Board.srr(204);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/204||Kart.vhd(2704);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/2704
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 1 downto 0. ||Kart_Board.srr(231);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/231||Kart.vhd(1791);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1791
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(234);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/234||Kart.vhd(1774);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1774
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(235);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/235||Kart.vhd(1774);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1774
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(236);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/236||Kart.vhd(1774);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1774
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit p_addr_out(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(237);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/237||Kart.vhd(1774);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1774
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 1 of p_addr_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Kart_Board.srr(238);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/238||Kart.vhd(1774);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1774
Implementation;Synthesis|| CD610 ||@W:Index value 0 to 31 could be out of prefix range 0 downto 0. ||Kart_Board.srr(248);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/248||Kart.vhd(1295);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1295
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(268);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/268||Kart.vhd(1176);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1176
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(269);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/269||Kart.vhd(1243);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1243
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(270);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/270||Kart.vhd(1176);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1176
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 6 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(271);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/271||Kart.vhd(1486);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1486
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 1 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(272);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/272||Kart.vhd(1486);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1486
Implementation;Synthesis|| CL169 ||@W:Pruning unused register once. Make sure that there are no unused intermediate registers.||Kart_Board.srr(289);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/289||Kart.vhd(3045);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3045
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count(24 downto 0). Make sure that there are no unused intermediate registers.||Kart_Board.srr(290);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/290||Kart.vhd(3045);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/3045
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(293);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/293||Kart.vhd(1176);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1176
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(294);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/294||Kart.vhd(1243);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1243
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 0 of address(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(317);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/317||Kart.vhd(1176);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1176
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 5 of addressin(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(318);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/318||Kart.vhd(1243);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/1243
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of hworientation(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(319);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/319||Kart.vhd(5704);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5704
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of hworientation(15 downto 0) is unused ||Kart_Board.srr(320);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/320||Kart.vhd(5704);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/5704
Implementation;Synthesis|| CL246 ||@W:Input port bits 39 to 8 of frame(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Kart_Board.srr(333);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/333||Kart.vhd(7665);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/7665
Implementation;Synthesis|| CL158 ||@W:Inout SDA_proxy is unused||Kart_Board.srr(344);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/344||Kart.vhd(504);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\concat\Kart.vhd'/linenumber/504
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Kart_Board|clock which controls 1086 sequential elements including I_board.I_cregController.I_cregRegisters.I_registers.register_input\.p_registers_0[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(428);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/428||kart.vhd(1290);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/1290
Implementation;Synthesis|| MT530 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock which controls 4 sequential elements including I_board.I_stepperController.I_angleControl.I_phases.coil3. This clock has no specified timing constraint which may adversely impact design performance. ||Kart_Board.srr(429);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/429||kart.vhd(6052);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6052
Implementation;Synthesis|| MO160 ||@W:Register bit p_addr[4] (in view view:work.txRouter(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(557);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/557||kart.vhd(8882);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/8882
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(598);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/598||kart.vhd(7197);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7197
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(599);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/599||kart.vhd(7197);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7197
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(605);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/605||kart.vhd(7197);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7197
Implementation;Synthesis|| FX107 ||@W:RAM memoryarray_1_tile_0[17:0] (in view: work.FIFO_bram(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Kart_Board.srr(606);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/606||kart.vhd(7197);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/7197
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(625);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/625||kart.vhd(3948);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3948
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_51(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(626);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/626||kart.vhd(3948);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3948
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_100(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(629);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/629||kart.vhd(3948);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3948
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_100(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(630);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/630||kart.vhd(3948);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3948
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[15] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(633);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/633||kart.vhd(3948);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3948
Implementation;Synthesis|| MO160 ||@W:Register bit p_last_count[14] (in view view:work.sendDeltaManager_16_579(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(634);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/634||kart.vhd(3948);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/3948
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[23] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(695);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/695||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[22] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(696);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/696||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[21] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(697);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/697||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[20] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(698);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/698||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[19] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(699);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/699||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[18] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(700);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/700||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[17] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(701);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/701||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[16] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(702);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/702||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[15] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(703);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/703||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance I_board.I_txFIFO.dataOut_ret_23_0[14] because it is equivalent to instance I_board.I_txFIFO.dataOut_ret_23_0[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Kart_Board.srr(704);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/704||null;null
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_battery.U_tx.sendStop (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(714);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/714||kart.vhd(2671);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/2671
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_stepperController.I_registers.U_sender.p_addr_out[7] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(715);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/715||kart.vhd(6685);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/6685
Implementation;Synthesis|| MO160 ||@W:Register bit I_board.I_sensorsController.I_regs.U_sender.p_addr_out[6] (in view view:work.Kart_Board(struct)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Kart_Board.srr(716);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/716||kart.vhd(4197);liberoaction://cross_probe/hdl/file/'c:\dev\eln_kart_sodimm200\board\concat\kart.vhd'/linenumber/4197
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Kart_Board|clock with period 10.00ns. Please declare a user-defined clock on object "p:clock"||Kart_Board.srr(839);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/839||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock coilControl|stepdelayed_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:I_board.I_stepperController.I_angleControl.I_phases.stepdelayed"||Kart_Board.srr(840);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/840||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Kart_Board.srr(856);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/856||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Kart_Board.srr(858);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/858||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Kart_Board.srr(874);liberoaction://cross_probe/hdl/file/'C:\dev\eln_kart_sodimm200\Board\libero\Kart\synthesis\Kart_Board.srr'/linenumber/874||null;null
Implementation;Compile;RootName:Kart_Board
Implementation;Compile||(null)||Please refer to the log file for details about 24 Warning(s) , 1 Info(s)||Kart_Board_compile_log.rpt;liberoaction://open_report/file/Kart_Board_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (2) out of (4) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:Kart_Board
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||Kart_Board_placeroute_log.rpt;liberoaction://open_report/file/Kart_Board_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Kart_Board
