
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038310                       # Number of seconds simulated
sim_ticks                                 38309825445                       # Number of ticks simulated
final_tick                               567874205382                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 288705                       # Simulator instruction rate (inst/s)
host_op_rate                                   364504                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2498517                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922740                       # Number of bytes of host memory used
host_seconds                                 15333.03                       # Real time elapsed on the host
sim_insts                                  4426724592                       # Number of instructions simulated
sim_ops                                    5588946407                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3949440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1579648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1079552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2333440                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8949120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3340416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3340416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30855                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12341                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8434                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18230                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 69915                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           26097                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                26097                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    103092091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     41233495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28179507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60909701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               233598558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36753                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46777                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56800                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             183765                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          87194759                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               87194759                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          87194759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    103092091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     41233495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28179507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60909701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              320793318                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91870086                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31006699                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25432411                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019130                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13164680                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096912                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158459                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87339                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32056877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170394310                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31006699                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15255371                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36611660                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10827172                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9245868                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15680995                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86689645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.415388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.311574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50077985     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3656295      4.22%     61.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195830      3.69%     65.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441879      3.97%     69.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3005435      3.47%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576170      1.82%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028628      1.19%     76.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718222      3.14%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17989201     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86689645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337506                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.854731                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33718622                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8829553                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34827194                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545499                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8768768                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080946                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6514                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202071231                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51218                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8768768                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35394686                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4740915                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1375865                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33662082                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2747321                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195208837                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13242                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1716759                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       752018                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          113                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271148033                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910292872                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910292872                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102888769                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34234                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18195                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7298857                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19245028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10037421                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240396                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3179222                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184043366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34198                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147852851                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289489                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61124900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186751085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2154                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86689645                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.705542                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.903037                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32411827     37.39%     37.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17889668     20.64%     58.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11999044     13.84%     71.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634504      8.81%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7539806      8.70%     89.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435760      5.12%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382728      3.90%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743273      0.86%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653035      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86689645                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083068     70.07%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203077     13.14%     83.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259406     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121625447     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018266      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15754017     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8439099      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147852851                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.609369                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545591                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010454                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384230423                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245203500                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143702736                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149398442                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262150                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7032899                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          485                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1048                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2295748                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8768768                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3924096                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       167772                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184077564                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       299934                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19245028                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10037421                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18176                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6740                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1048                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128060                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365233                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145270185                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14803165                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582662                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23000831                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588185                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8197666                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.581257                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143846769                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143702736                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93744446                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261855871                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.564195                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358000                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61659825                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044723                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77920877                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571106                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32601036     41.84%     41.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20455279     26.25%     68.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8387618     10.76%     78.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294883      5.51%     84.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680572      4.72%     89.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1805602      2.32%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2000954      2.57%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008730      1.29%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3686203      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77920877                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3686203                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258316419                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376940519                       # The number of ROB writes
system.switch_cpus0.timesIdled                  48535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5180441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.918701                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.918701                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.088494                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.088494                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655917018                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197115272                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189524620                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91870086                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32666904                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26631164                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2180240                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13818097                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12769331                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3522461                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96837                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32677744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             179438829                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32666904                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16291792                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39859302                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11588166                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6651695                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16131564                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1056484                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     88569777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.510528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.285343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48710475     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2636319      2.98%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4928564      5.56%     63.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4909497      5.54%     69.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3049916      3.44%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2428608      2.74%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1516741      1.71%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1425414      1.61%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18964243     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     88569777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355577                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953180                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34075642                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6588496                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38289646                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       235209                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9380777                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5527888                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     215277611                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9380777                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36549683                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1068131                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2127639                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         36003553                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3439988                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     207580499                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1432796                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1052127                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    291487397                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    968411159                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    968411159                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180351547                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       111135813                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36992                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17760                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9562823                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19199496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9810321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122125                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3684825                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195720242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155925962                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       307208                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     66141266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    202362320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     88569777                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760487                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894103                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30980278     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18959961     21.41%     56.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12731100     14.37%     70.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8227260      9.29%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8650872      9.77%     89.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4195703      4.74%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3301139      3.73%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       754528      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       768936      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88569777                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         971316     72.59%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        184749     13.81%     86.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       182017     13.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130433607     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2095278      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17758      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15091169      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8288150      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155925962                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.697244                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1338082                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    402066989                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    261897373                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    152362242                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     157264044                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       485097                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7442456                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2159                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2362399                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9380777                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         552810                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93409                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195755763                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       391324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19199496                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9810321                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17760                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72842                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1364127                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1210424                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2574551                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153866597                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14398926                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2059363                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22496534                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21819736                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8097608                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674828                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             152409898                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            152362242                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         97117772                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        278679568                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.658453                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348493                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105036125                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129329980                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     66426261                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2206642                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     79189000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633181                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.142635                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30653890     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21902862     27.66%     66.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9095716     11.49%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4540993      5.73%     83.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4535492      5.73%     89.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1841091      2.32%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1849642      2.34%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       987080      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3782234      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     79189000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105036125                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129329980                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19204959                       # Number of memory references committed
system.switch_cpus1.commit.loads             11757037                       # Number of loads committed
system.switch_cpus1.commit.membars              17758                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18667435                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116516294                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2667381                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3782234                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           271163007                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          400899368                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3300309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105036125                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129329980                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105036125                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.874652                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.874652                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.143311                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.143311                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       691190191                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      211666080                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197766209                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35516                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91870086                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33748190                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27536472                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2254069                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14324441                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13298236                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3492343                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99029                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34985924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             183359308                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33748190                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16790579                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39745565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11755238                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7303646                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17034534                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       871214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     91517706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.477631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        51772141     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3263783      3.57%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4867800      5.32%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3387432      3.70%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2367186      2.59%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2314101      2.53%     74.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1409506      1.54%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2996874      3.27%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        19138883     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     91517706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367347                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.995854                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35974354                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7551229                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37956057                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       553784                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9482276                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5682370                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     219628157                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1663                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9482276                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37988763                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         525672                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4112968                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36454372                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2953650                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     213106472                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1234295                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1003229                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    298947235                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    992022134                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    992022134                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184041204                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       114906001                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38376                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18346                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8760056                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19539518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9999898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119067                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3326478                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         198599877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        158658210                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       314920                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66194806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202601188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     91517706                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.733634                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911387                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     34047854     37.20%     37.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17777240     19.42%     56.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13127553     14.34%     70.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8596612      9.39%     80.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8592634      9.39%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4159214      4.54%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3687422      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       688526      0.75%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       840651      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     91517706                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         864547     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        171318     14.13%     85.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176914     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    132725154     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2002903      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18282      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15595211      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8316660      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     158658210                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.726984                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1212779                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007644                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410361818                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    264831717                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    154270658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     159870989                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       497568                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7580844                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6730                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2395376                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9482276                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         272397                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51844                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    198636507                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       688850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19539518                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9999898                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18346                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43911                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1375010                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1224476                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2599486                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    155742755                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14570814                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2915448                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22689103                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22130776                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8118289                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.695250                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             154336952                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            154270658                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         99960050                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        284034719                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.679226                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351929                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107006139                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131900036                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66736668                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2272132                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     82035430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.162015                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     32666546     39.82%     39.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22891839     27.90%     67.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8646877     10.54%     78.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4843300      5.90%     84.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4115752      5.02%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1840789      2.24%     91.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1763471      2.15%     93.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1198084      1.46%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4068772      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     82035430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107006139                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131900036                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19563192                       # Number of memory references committed
system.switch_cpus2.commit.loads             11958670                       # Number of loads committed
system.switch_cpus2.commit.membars              18282                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19137299                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118743941                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2728041                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4068772                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           276603362                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          406761723                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 352380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107006139                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131900036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107006139                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858550                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858550                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164755                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164755                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       699473112                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      214629754                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      201840909                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36564                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91870086                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31751593                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25843741                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2121411                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13523981                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12516295                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3267502                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93690                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35094523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173394429                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31751593                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15783797                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36438795                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10887161                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7301098                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17155334                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       852920                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     87563793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.438984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51124998     58.39%     58.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1967467      2.25%     60.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2567531      2.93%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3861102      4.41%     67.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3748280      4.28%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2848099      3.25%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1694244      1.93%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2534794      2.89%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17217278     19.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     87563793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345614                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.887387                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36252904                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7182692                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35124204                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274888                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8729104                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5374477                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207446582                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8729104                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38176796                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1129614                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3255025                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33429971                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2843277                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201395828                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1185                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1230385                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       891946                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          188                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280623862                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    937937651                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    937937651                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174458981                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106164799                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42674                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24075                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8036870                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18666166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9890342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191037                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3202667                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187178044                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150770306                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       281238                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60879324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    185127503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6499                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     87563793                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.721834                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894281                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31569570     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18863999     21.54%     57.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12172833     13.90%     71.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8310935      9.49%     80.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7771671      8.88%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4144719      4.73%     94.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3054219      3.49%     98.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       914533      1.04%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       761314      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87563793                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         741463     69.15%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152545     14.23%     83.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       178180     16.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125456900     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2130002      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17030      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14884273      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8282101      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150770306                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.641125                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1072193                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    390457835                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    248098769                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146535397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151842499                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       510728                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7153974                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          885                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2511568                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          559                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8729104                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         687564                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       101456                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187218608                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1282098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18666166                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9890342                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23529                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         76802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          885                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1300289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1194163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2494452                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147883125                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14011542                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2887180                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22109305                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20713645                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8097763                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.609698                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146574515                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146535397                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94150307                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264386078                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.595028                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356109                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102171382                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125572763                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61646099                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2156419                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     78834689                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.592862                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142028                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31466839     39.91%     39.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22150787     28.10%     68.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8161444     10.35%     78.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4673543      5.93%     84.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3898119      4.94%     89.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1916672      2.43%     91.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1909659      2.42%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       816339      1.04%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3841287      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     78834689                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102171382                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125572763                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18890961                       # Number of memory references committed
system.switch_cpus3.commit.loads             11512187                       # Number of loads committed
system.switch_cpus3.commit.membars              17030                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18010113                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113186715                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2562179                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3841287                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           262212264                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          383171468                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4306293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102171382                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125572763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102171382                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.899176                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.899176                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.112129                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.112129                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       665483739                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202391988                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191593747                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34060                       # number of misc regfile writes
system.l20.replacements                         30866                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357366                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32914                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.857568                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173485                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.454060                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1694.275746                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           351.096710                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827283                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171434                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65375                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65375                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10623                       # number of Writeback hits
system.l20.Writeback_hits::total                10623                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65375                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65375                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65375                       # number of overall hits
system.l20.overall_hits::total                  65375                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30855                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30866                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30855                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30866                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30855                       # number of overall misses
system.l20.overall_misses::total                30866                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1430468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5217257136                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5218687604                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1430468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5217257136                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5218687604                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1430468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5217257136                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5218687604                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96230                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96241                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10623                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10623                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96230                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96241                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96230                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96241                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320638                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320716                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320638                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320716                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320638                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320716                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169089.519883                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169075.604354                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169089.519883                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169075.604354                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169089.519883                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169075.604354                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5361                       # number of writebacks
system.l20.writebacks::total                     5361                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30855                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30866                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30855                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30866                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30855                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30866                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4865761486                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4867067324                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4865761486                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4867067324                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4865761486                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4867067324                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320638                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320716                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320638                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320716                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320638                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320716                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157697.666051                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157683.772565                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157697.666051                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157683.772565                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157697.666051                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157683.772565                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12361                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          188771                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14409                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.100909                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.366825                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.437027                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1535.924723                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           486.271425                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011898                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000702                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.749963                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.237437                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28595                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28595                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9399                       # number of Writeback hits
system.l21.Writeback_hits::total                 9399                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28595                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28595                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28595                       # number of overall hits
system.l21.overall_hits::total                  28595                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12341                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12355                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12341                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12355                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12341                       # number of overall misses
system.l21.overall_misses::total                12355                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2928266                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1995189597                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1998117863                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2928266                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1995189597                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1998117863                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2928266                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1995189597                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1998117863                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40936                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40950                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9399                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9399                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40936                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40950                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40936                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40950                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.301471                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.301709                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.301471                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.301709                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.301471                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.301709                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 209161.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 161671.630905                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 161725.444193                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 209161.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 161671.630905                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 161725.444193                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 209161.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 161671.630905                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 161725.444193                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5543                       # number of writebacks
system.l21.writebacks::total                     5543                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12341                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12355                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12341                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12355                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12341                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12355                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2763312                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1851580553                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1854343865                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2763312                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1851580553                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1854343865                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2763312                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1851580553                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1854343865                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.301471                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.301709                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.301471                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.301709                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.301471                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.301709                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197379.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150034.888016                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 150088.536220                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 197379.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 150034.888016                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 150088.536220                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 197379.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 150034.888016                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 150088.536220                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8451                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          200862                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10499                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.131536                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           35.558264                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.389267                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1400.230389                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           609.822081                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017362                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001167                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.683706                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.297765                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26912                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26912                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8634                       # number of Writeback hits
system.l22.Writeback_hits::total                 8634                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26912                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26912                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26912                       # number of overall hits
system.l22.overall_hits::total                  26912                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8434                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8451                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8434                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8451                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8434                       # number of overall misses
system.l22.overall_misses::total                 8451                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3609069                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1390101985                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1393711054                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3609069                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1390101985                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1393711054                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3609069                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1390101985                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1393711054                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35346                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35363                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8634                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8634                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35346                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35363                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35346                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35363                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.238613                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.238979                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.238613                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.238979                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.238613                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.238979                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 212298.176471                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164821.198127                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164916.702639                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 212298.176471                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164821.198127                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164916.702639                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 212298.176471                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164821.198127                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164916.702639                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4584                       # number of writebacks
system.l22.writebacks::total                     4584                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8434                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8451                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8434                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8451                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8434                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8451                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3415226                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1293939825                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1297355051                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3415226                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1293939825                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1297355051                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3415226                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1293939825                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1297355051                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238613                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.238979                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.238613                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.238979                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.238613                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.238979                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 200895.647059                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153419.471781                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153514.974678                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 200895.647059                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153419.471781                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153514.974678                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 200895.647059                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153419.471781                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153514.974678                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18250                       # number of replacements
system.l23.tagsinuse                      2047.978589                       # Cycle average of tags in use
system.l23.total_refs                          208996                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20298                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.296384                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.676113                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.079708                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1658.802194                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           370.420574                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008631                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000527                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.809962                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.180869                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999990                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35205                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35205                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19900                       # number of Writeback hits
system.l23.Writeback_hits::total                19900                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35205                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35205                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35205                       # number of overall hits
system.l23.overall_hits::total                  35205                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18225                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18238                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18230                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18243                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18230                       # number of overall misses
system.l23.overall_misses::total                18243                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3180514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2767940525                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2771121039                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       440321                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       440321                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3180514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2768380846                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2771561360                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3180514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2768380846                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2771561360                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53430                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53443                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19900                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19900                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53435                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53448                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53435                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53448                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341101                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341261                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341162                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341322                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341162                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341322                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151876.023320                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151942.155883                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 88064.200000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 88064.200000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151858.521448                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151924.648358                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151858.521448                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151924.648358                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10609                       # number of writebacks
system.l23.writebacks::total                    10609                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18225                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18238                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18230                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18243                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18230                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18243                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2559878062                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2562910628                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       383671                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       383671                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2560261733                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2563294299                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2560261733                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2563294299                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341101                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341261                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341162                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341322                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341162                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341322                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140459.701619                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140525.859634                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 76734.200000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 76734.200000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140442.223423                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140508.375761                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140442.223423                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140508.375761                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996514                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015688645                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843355.072595                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996514                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15680984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15680984                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15680984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15680984                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15680984                       # number of overall hits
system.cpu0.icache.overall_hits::total       15680984                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1481838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1481838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15680995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15680995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15680995                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15680995                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15680995                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15680995                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96230                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191896344                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96486                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1988.851688                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494510                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505490                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11631821                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11631821                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709400                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17279                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17279                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19341221                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19341221                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19341221                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19341221                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       364647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       364647                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          125                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       364772                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        364772                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       364772                       # number of overall misses
system.cpu0.dcache.overall_misses::total       364772                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23888976101                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23888976101                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9914725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9914725                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23898890826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23898890826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23898890826                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23898890826                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11996468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11996468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19705993                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19705993                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19705993                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19705993                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030396                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030396                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018511                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018511                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018511                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018511                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65512.608361                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65512.608361                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79317.800000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79317.800000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65517.339121                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65517.339121                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65517.339121                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65517.339121                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10623                       # number of writebacks
system.cpu0.dcache.writebacks::total            10623                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       268417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       268417                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       268542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       268542                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       268542                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       268542                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96230                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96230                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96230                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96230                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96230                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96230                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5731103979                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5731103979                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5731103979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5731103979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5731103979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5731103979                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008022                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008022                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004883                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004883                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004883                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004883                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59556.312782                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59556.312782                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59556.312782                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59556.312782                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59556.312782                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59556.312782                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997746                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019091420                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201061.382289                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997746                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16131546                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16131546                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16131546                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16131546                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16131546                       # number of overall hits
system.cpu1.icache.overall_hits::total       16131546                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3640406                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3640406                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3640406                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3640406                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3640406                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3640406                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16131564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16131564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16131564                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16131564                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16131564                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16131564                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 202244.777778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 202244.777778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 202244.777778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 202244.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 202244.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 202244.777778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2957755                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2957755                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2957755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2957755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2957755                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2957755                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 211268.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 211268.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 211268.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 211268.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 211268.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 211268.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40936                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170537685                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41192                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4140.068096                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.919968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.080032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905937                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094063                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10989413                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10989413                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7412990                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7412990                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17760                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17758                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18402403                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18402403                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18402403                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18402403                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       105982                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105982                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       105982                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        105982                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       105982                       # number of overall misses
system.cpu1.dcache.overall_misses::total       105982                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8493650926                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8493650926                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8493650926                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8493650926                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8493650926                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8493650926                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11095395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11095395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7412990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7412990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18508385                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18508385                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18508385                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18508385                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009552                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009552                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005726                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005726                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005726                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005726                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 80142.391406                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80142.391406                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 80142.391406                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80142.391406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 80142.391406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80142.391406                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9399                       # number of writebacks
system.cpu1.dcache.writebacks::total             9399                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        65046                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        65046                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        65046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        65046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        65046                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        65046                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40936                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40936                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40936                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40936                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2186855747                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2186855747                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2186855747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2186855747                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2186855747                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2186855747                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002212                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002212                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002212                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002212                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53421.334449                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53421.334449                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53421.334449                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53421.334449                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53421.334449                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53421.334449                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.060773                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1023385080                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2210334.946004                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.060773                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025738                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740482                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17034515                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17034515                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17034515                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17034515                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17034515                       # number of overall hits
system.cpu2.icache.overall_hits::total       17034515                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3976903                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3976903                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3976903                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3976903                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3976903                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3976903                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17034534                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17034534                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17034534                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17034534                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17034534                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17034534                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 209310.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 209310.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 209310.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 209310.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 209310.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 209310.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3626390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3626390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3626390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3626390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3626390                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3626390                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 213317.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 213317.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 213317.058824                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 213317.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 213317.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 213317.058824                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35346                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165835765                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35602                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4658.046318                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.104671                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.895329                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902753                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097247                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11090510                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11090510                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7567958                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7567958                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18313                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18313                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18282                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18282                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18658468                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18658468                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18658468                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18658468                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        71302                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        71302                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        71302                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         71302                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        71302                       # number of overall misses
system.cpu2.dcache.overall_misses::total        71302                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3928996716                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3928996716                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3928996716                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3928996716                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3928996716                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3928996716                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11161812                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11161812                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7567958                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7567958                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18729770                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18729770                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18729770                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18729770                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006388                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003807                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003807                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003807                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003807                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55103.597599                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55103.597599                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55103.597599                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55103.597599                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55103.597599                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55103.597599                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8634                       # number of writebacks
system.cpu2.dcache.writebacks::total             8634                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35956                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35956                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35956                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35956                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35956                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35956                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35346                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35346                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1595568043                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1595568043                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1595568043                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1595568043                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1595568043                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1595568043                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45141.403355                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45141.403355                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45141.403355                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45141.403355                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45141.403355                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45141.403355                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997123                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020378738                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057215.197581                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997123                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17155317                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17155317                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17155317                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17155317                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17155317                       # number of overall hits
system.cpu3.icache.overall_hits::total       17155317                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4287513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4287513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17155334                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17155334                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17155334                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17155334                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17155334                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17155334                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53435                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174504691                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53691                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3250.166527                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.239346                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.760654                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911091                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088909                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10660866                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10660866                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7339646                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7339646                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17988                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17988                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17030                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17030                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18000512                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18000512                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18000512                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18000512                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135437                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135437                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4036                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4036                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       139473                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        139473                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       139473                       # number of overall misses
system.cpu3.dcache.overall_misses::total       139473                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11258332103                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11258332103                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    578397221                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    578397221                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11836729324                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11836729324                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11836729324                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11836729324                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10796303                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10796303                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7343682                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7343682                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17030                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17030                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18139985                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18139985                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18139985                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18139985                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012545                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012545                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000550                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000550                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007689                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007689                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007689                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007689                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 83125.970769                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83125.970769                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 143309.519574                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 143309.519574                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84867.532239                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84867.532239                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84867.532239                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84867.532239                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2566700                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 106945.833333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19900                       # number of writebacks
system.cpu3.dcache.writebacks::total            19900                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82007                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82007                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4031                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4031                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        86038                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        86038                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        86038                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        86038                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53430                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53430                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53435                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53435                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53435                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53435                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3071823254                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3071823254                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       445321                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       445321                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3072268575                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3072268575                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3072268575                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3072268575                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57492.480891                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57492.480891                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 89064.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 89064.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57495.435108                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57495.435108                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57495.435108                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57495.435108                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
