m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/GitHub/ECE385/final_project/simulation/modelsim
valtera_avalon_sc_fifo
!s110 1586893797
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
I`Ohc:JhbMZXXABcjJ@T1O0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
Z2 w1586885852
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v
Z3 L0 21
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1586893797.000000
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z5 o-vlog01compat -work lab7_soc
Z6 !s92 -vlog01compat -work lab7_soc +incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules
Z7 tCvgOpt 0
valtera_reset_controller
Z8 !s110 1586893977
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IYK_VMAn9E;mGch4c9mzkH0
R1
R0
Z9 w1586885847
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_controller.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_controller.v
L0 42
R4
r1
!s85 0
31
Z10 !s108 1586893977.000000
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_controller.v|
!i113 1
R5
R6
R7
valtera_reset_synchronizer
R8
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IgnKSem4WeUAT8;g[chlff2
R1
R0
R9
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R10
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R5
R6
R7
vlab7_soc
R8
!i10b 1
!s100 WSWAA``l6?b@zLToR3SnS0
I^]:MRa8MEg94>alYO]05V3
R1
R0
w1586885798
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/lab7_soc.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/lab7_soc.v
L0 6
R4
r1
!s85 0
31
R10
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/lab7_soc.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/lab7_soc.v|
!i113 1
R5
!s92 -vlog01compat -work lab7_soc +incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis
R7
vlab7_soc_jtag_uart_0
Z11 !s110 1586893800
!i10b 1
!s100 ?I:_Xh2mnoXZmH>jk88;O0
I2C]z4e7I_8@>5L_iF5@821
R1
R0
Z12 w1586885799
Z13 8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v
Z14 FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v
L0 331
R4
r1
!s85 0
31
Z15 !s108 1586893800.000000
Z16 !s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v|
Z17 !s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v|
!i113 1
R5
R6
R7
vlab7_soc_jtag_uart_0_scfifo_r
R11
!i10b 1
!s100 ZcDJV=Y6jMB>k6bSzfN`O3
I@f_a5z`nnP:edg6@a2j^10
R1
R0
R12
R13
R14
L0 243
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R5
R6
R7
vlab7_soc_jtag_uart_0_scfifo_w
R11
!i10b 1
!s100 kA0JQBaM;KbbOW_1``0<=1
I7:nI4Ij3J^6d=5niIDTXP2
R1
R0
R12
R13
R14
L0 78
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R5
R6
R7
vlab7_soc_jtag_uart_0_sim_scfifo_r
R11
!i10b 1
!s100 6kh:=nonflh2dhKfIgFoh3
IP]6mFAE?CVCTAeFVU:z883
R1
R0
R12
R13
R14
L0 164
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R5
R6
R7
vlab7_soc_jtag_uart_0_sim_scfifo_w
R11
!i10b 1
!s100 G5Z7m@Bdia:7fUGaPb7B61
Ikgn>h<ILUU4?moNdPniMX2
R1
R0
R12
R13
R14
R3
R4
r1
!s85 0
31
R15
R16
R17
!i113 1
R5
R6
R7
vlab7_soc_keycode
R11
!i10b 1
!s100 BSNQ0X;F4=9aT4808lz@I0
I:R8Po1IhGJ_<Cg9FH]N9z0
R1
R0
R12
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_keycode.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_keycode.v
R3
R4
r1
!s85 0
31
R15
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_keycode.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_keycode.v|
!i113 1
R5
R6
R7
vlab7_soc_mm_interconnect_0
R8
!i10b 1
!s100 1iP8C=1ChLAPb_I?T33If0
IGUI>V?>C9SRZnGKzE5;?o0
R1
R0
R9
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v
L0 9
R4
r1
!s85 0
31
R10
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v|
!i113 1
R5
R6
R7
vlab7_soc_mm_interconnect_0_avalon_st_adapter
R8
!i10b 1
!s100 8zBozcDFYN;EiZ0ooSZ?B0
ISMM_[hcEM;D[LC9VUlb]13
R1
R0
w1586885854
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v
L0 9
R4
r1
!s85 0
31
R10
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0
Z18 !s110 1586893799
!i10b 1
!s100 V]:3?BYD9YcjZk73cL0:_1
I5BoaL5YS_M7F:Cekn:M[20
R1
R0
w1586885801
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v
L0 9
R4
r1
!s85 0
31
Z19 !s108 1586893799.000000
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v|
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu
R18
!i10b 1
!s100 z8J7J9:QW23RNYTP1C@001
Icl1agRkI6:PnIVcRW]kPi2
R1
R0
R2
Z20 8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
Z21 FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v
L0 2834
R4
r1
!s85 0
31
R19
Z22 !s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v|
Z23 !s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v|
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk
R18
!i10b 1
!s100 gLM[8eh7lC2OP4bhUMJ7?1
IJl7`[O7iR9;cL6hgmeFoS0
R1
R0
R2
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
R3
R4
r1
!s85 0
31
R19
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_debug_slave_tck
R18
!i10b 1
!s100 iBomD1hBFLAaVgFnR7X=30
IoG_E[`WY<:]C6b<_9dBz:0
R1
R0
R2
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v
R3
R4
r1
!s85 0
31
R19
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper
R11
!i10b 1
!s100 b:1[N3cMa0<XnFL]HP=QA0
IWb1jn6^;4GhVi2mfBYAYF0
R1
R0
R2
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
R3
R4
r1
!s85 0
31
R19
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg
R18
!i10b 1
!s100 >WW13=_0^9bHim]ha^j@?3
IJK`Ii4UL^;MC3ePLW6kZO3
R1
R0
R2
R20
R21
L0 2023
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci
R18
!i10b 1
!s100 :@k2bK[>T2WTd[hWoWW:Q1
IjW4[bN?OIGUe5_1`NFG2_3
R1
R0
R2
R20
R21
L0 2362
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_break
R18
!i10b 1
!s100 KAdRBli83G83@I_2z:e;61
IUaJ0^5]]Lc^d^W7o7X>4_1
R1
R0
R2
R20
R21
L0 295
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
R18
!i10b 1
!s100 Qa:]BC_GKN3TcOK76TG=S0
IQnG0_C>E?kDXAS=[C247G0
R1
R0
R2
R20
R21
L0 1265
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
R18
!i10b 1
!s100 OY1n?`dfnlj;<=DHM@91U3
I1Mz6U2m=6KdnG^IUnGE=e3
R1
R0
R2
R20
R21
L0 795
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_debug
R18
!i10b 1
!s100 9Y4OJQ7OO[0@N6>S0FUao1
I]o>HVcf2HzCKlGPm@4GY^1
R1
R0
R2
R20
R21
L0 153
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
R18
!i10b 1
!s100 SfG8BNV0>I]M=YbL?c<ZJ2
Ij0gN<4??m30e5CM?>I;bd0
R1
R0
R2
R20
R21
L0 1183
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo
R18
!i10b 1
!s100 0IJc:f8CMmEC3z?k]bR>n3
I6PiTM9b[lKS[l7zzAbV=e2
R1
R0
R2
R20
R21
L0 1427
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
R18
!i10b 1
!s100 i=LdeS^mfK>c1R`CMg2?L0
IoT4RBV=2C@<nHVoz5zHaf2
R1
R0
R2
R20
R21
L0 1380
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
R18
!i10b 1
!s100 9;6jjoHW_NzG@2H_Doc]N2
IQ0X>lU8@8ObmYhhIBbN`n1
R1
R0
R2
R20
R21
L0 1337
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_im
R18
!i10b 1
!s100 Yl6RNB<4gnU?V?CRZeHCD3
Id`P2`<_`S[M5mBoYCTR9?1
R1
R0
R2
R20
R21
L0 1936
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace
R18
!i10b 1
!s100 ?AFTa4OM9^ASdzXc<@TeN2
I5I]SHeDeO0jA5QOAc[<7<1
R1
R0
R2
R20
R21
L0 982
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_pib
R18
!i10b 1
!s100 =icdY70h2m>?6ZAkL5iVB1
Igne[FNoa7enSk@bJkO@232
R1
R0
R2
R20
R21
L0 1913
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
R18
!i10b 1
!s100 :dzinn^DD1jFfV[TgzY`b0
IhY[?1nXLJ>Fi<4c18zPZ?0
R1
R0
R2
R20
R21
L0 1115
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
R18
!i10b 1
!s100 DOG[@C<jdlM;_iKQjIBz40
Ig>HSL?N`2B;eWaZeizO:P3
R1
R0
R2
R20
R21
L0 588
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_ocimem
R18
!i10b 1
!s100 ]jO_bXG=mClXOAXOPES^T3
Ieg6<c4jGkD3hOC]48@:lC1
R1
R0
R2
R20
R21
L0 2181
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors
R18
!i10b 1
!s100 86V5K:VC<aE@klYcfLYC31
IC`gH>o3L:VGg?b03N@ae<2
R1
R0
R2
R20
R21
L0 2006
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
R18
!i10b 1
!s100 :Ma7mJ_EMlDX1WT7>3a:I1
Il<OblGaK=a6RIVHm?CG5>0
R1
R0
R2
R20
R21
L0 2116
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_register_bank_a_module
R18
!i10b 1
!s100 zdY=6DB`;ecPTLETz45Ca2
I7?oc<o@8`6De4]6EjOKRb1
R1
R0
R2
R20
R21
R3
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_register_bank_b_module
R18
!i10b 1
!s100 >=DSGH8eMSgT8CckGW5O20
IGA<aEb_6lbn=7>3WT5D;G1
R1
R0
R2
R20
R21
L0 87
R4
r1
!s85 0
31
R19
R22
R23
!i113 1
R5
R6
R7
vlab7_soc_nios2_gen2_0_cpu_test_bench
R11
!i10b 1
!s100 ZOKmG_9Qg;0aKY@bof[O=2
Iiz4:EF0lmg9eA:a;jVh`S1
R1
R0
R2
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v
R3
R4
r1
!s85 0
31
R15
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v|
!i113 1
R5
R6
R7
vlab7_soc_onchip_memory2_0
R18
!i10b 1
!s100 BBCU6oN5ocePVm5eSmQc@2
I6IVSiW>IdFVVm;A?TI`EP1
R1
R0
Z24 w1586885802
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v
R3
R4
r1
!s85 0
31
R19
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v|
!i113 1
R5
R6
R7
vlab7_soc_otg_hpi_address
Z25 !s110 1586893798
!i10b 1
!s100 GP4B>i2QPWia0i09aOf_R3
IC[;L`T]DA`1jOlgC1X]`<1
R1
R0
R24
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v
R3
R4
r1
!s85 0
31
Z26 !s108 1586893798.000000
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v|
!i113 1
R5
R6
R7
vlab7_soc_otg_hpi_cs
R25
!i10b 1
!s100 0BBQ6EdCcN3cPYH=1_IWA0
IjDH3G_DG2]XMS?E]haUhO2
R1
R0
Z27 w1586885803
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v
R3
R4
r1
!s85 0
31
R26
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v|
!i113 1
R5
R6
R7
vlab7_soc_otg_hpi_data
R25
!i10b 1
!s100 DA7N2T^FHO@aE@VSizFdc2
I7kK;Z]h;1lYhO=3K;ZZhL3
R1
R0
R27
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v
R3
R4
r1
!s85 0
31
R26
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v|
!i113 1
R5
R6
R7
vlab7_soc_sdram
R25
!i10b 1
!s100 QGYV=2MaBOUff<6Pd4A3@0
IjmGA]QZje=JHYL`Df4Cj>1
R1
R0
Z28 w1586885804
Z29 8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sdram.v
Z30 FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sdram.v
L0 159
R4
r1
!s85 0
31
R26
Z31 !s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sdram.v|
Z32 !s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sdram.v|
!i113 1
R5
R6
R7
vlab7_soc_sdram_input_efifo_module
R25
!i10b 1
!s100 Q36LmMEB_hQ5j8K?>R7ij3
I^h:o^jISF=<3Xj:=@ii8Y2
R1
R0
R28
R29
R30
R3
R4
r1
!s85 0
31
R26
R31
R32
!i113 1
R5
R6
R7
vlab7_soc_sdram_pll
R25
!i10b 1
!s100 1]Qf?PO:=g8i5O_@jFA=S0
Ik?WkQ`iD]H_WI;8NOTDUG2
R1
R0
Z33 w1586885807
Z34 8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
Z35 FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v
L0 217
R4
r1
!s85 0
31
R26
Z36 !s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v|
Z37 !s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v|
!i113 1
R5
R6
R7
vlab7_soc_sdram_pll_altpll_lqa2
R25
!i10b 1
!s100 Q3ASJX;;S`c9YzNCX@GRz0
IPn9;C;438S=AoJAA5[O^j2
R1
R0
R33
R34
R35
L0 130
R4
r1
!s85 0
31
R26
R36
R37
!i113 1
R5
R6
R7
vlab7_soc_sdram_pll_dffpipe_l2c
R25
!i10b 1
!s100 6BWihgjUk;B9]>iIY?:dm3
I0>l3bPk8leDX5mLUVdHnX0
R1
R0
R33
R34
R35
L0 37
R4
r1
!s85 0
31
R26
R36
R37
!i113 1
R5
R6
R7
vlab7_soc_sdram_pll_stdsync_sv6
R25
!i10b 1
!s100 6bP9LYg1SPSIl>9o7eiV13
I6mZCi;;lb[b9ch=ji=VQ90
R1
R0
R33
R34
R35
L0 98
R4
r1
!s85 0
31
R26
R36
R37
!i113 1
R5
R6
R7
vlab7_soc_sysid_qsys_0
R25
!i10b 1
!s100 db]2]=nEe>el@F9bI]VYc1
IAI9YOM^>=o2AlKKAcLD4c3
R1
R0
R33
8C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
FC:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v
L0 34
R4
r1
!s85 0
31
R26
!s107 C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab7_soc|+incdir+C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules|C:/GitHub/ECE385/final_project/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v|
!i113 1
R5
R6
R7
