in 0 4_0 # in1[4]
in 1 3_0 # in1[3]
in 2 2_0 # in1[2]
in 3 1_0 # in1[1]
in 4 0_0 # in1[0]
in 5 4_1 # in2[4]
in 6 3_1 # in2[3]
in 7 2_1 # in2[2]
in 8 1_1 # in2[1]
in 9 0_1 # in2[0]
not 4 # \\Inst[0].CF_Inst.U1
and 3 9 # \\Inst[1].CF_Inst.U1
not 4 # \\Inst[2].CF_Inst.U1
and 8 9 # \\Inst[3].CF_Inst.U1
and 0 4 # \\Inst[4].CF_Inst.U1
nand 0 9 # \\Inst[5].CF_Inst.U1
not 4 # \\Inst[6].CF_Inst.U1
not 5 # \\Inst[7].CF_Inst.U1
and 0 1 # \\Inst[8].CF_Inst.U1
not 6 # \\Inst[9].CF_Inst.U1
not 1 # \\Inst[10].CF_Inst.U1
and 5 6 # \\Inst[11].CF_Inst.U1
xor 0 3 # \\Inst[12].CF_Inst.U1
nand 1 2 # \\Inst[12].CF_Inst.U2
not 7 # \\Inst[13].CF_Inst.U1
and 6 2 # \\Inst[14].CF_Inst.U1
not 7 # \\Inst[15].CF_Inst.U1
nand 2 3 # \\Inst[16].CF_Inst.U1
not 2 # \\Inst[17].CF_Inst.U1
xor 9 6 # \\Inst[18].CF_Inst.U1
nand 7 3 # \\Inst[18].CF_Inst.U2
xor 5 6 # \\Inst[19].CF_Inst.U1
not 8 # \\Inst[19].CF_Inst.U2
nand 3 10 # \\Inst[0].CF_Inst.U2
nand 8 12 # \\Inst[2].CF_Inst.U2
xnor 15 1 # \\Inst[5].CF_Inst.U2
nor 5 16 # \\Inst[6].CF_Inst.U2
nand 9 17 # \\Inst[7].CF_Inst.U2
nand 0 19 # \\Inst[9].CF_Inst.U2
nand 5 20 # \\Inst[10].CF_Inst.U2
xnor 22 23 # \\Inst[12].CF_Inst.U3
nand 1 24 # \\Inst[13].CF_Inst.U2
nand 6 26 # \\Inst[15].CF_Inst.U2
xnor 27 4 # \\Inst[16].CF_Inst.U2
nor 8 28 # \\Inst[17].CF_Inst.U2
xnor 29 30 # \\Inst[18].CF_Inst.U3
nand 7 32 # \\Inst[19].CF_Inst.U3
reg 25 # \CF_Reg_reg[14]
reg 21 # \CF_Reg_reg[11]
reg 18 # \CF_Reg_reg[8]
reg 14 # \CF_Reg_reg[4]
reg 13 # \CF_Reg_reg[3]
reg 11 # \CF_Reg_reg[1]
xnor 0 33 # \\Inst[0].CF_Inst.U3
xnor 5 34 # \\Inst[2].CF_Inst.U3
xnor 6 37 # \\Inst[7].CF_Inst.U3
xnor 2 38 # \\Inst[9].CF_Inst.U3
xnor 7 39 # \\Inst[10].CF_Inst.U3
xnor 0 41 # \\Inst[13].CF_Inst.U3
xnor 8 42 # \\Inst[15].CF_Inst.U3
xor 5 45 # \\Inst[18].CF_Inst.U4
xnor 31 46 # \\Inst[19].CF_Inst.U4
reg 44 # \CF_Reg_reg[17]
reg 43 # \CF_Reg_reg[16]
reg 40 # \CF_Reg_reg[12]
reg 36 # \CF_Reg_reg[6]
reg 35 # \CF_Reg_reg[5]
xor 50 66 # \\InstXOR[1].Compression1.U1
xor 63 62 # \\InstXOR[4].Compression1.U1
reg 61 # \CF_Reg_reg[19]
reg 60 # \CF_Reg_reg[18]
reg 59 # \CF_Reg_reg[15]
reg 58 # \CF_Reg_reg[13]
reg 57 # \CF_Reg_reg[10]
reg 56 # \CF_Reg_reg[9]
reg 55 # \CF_Reg_reg[7]
reg 54 # \CF_Reg_reg[2]
reg 53 # \CF_Reg_reg[0]
xor 77 52 # \\InstXOR[0].Compression1.U1
xor 76 51 # \\InstXOR[0].Compression2.U1
xor 65 75 # \\InstXOR[1].Compression2.U1
xor 49 74 # \\InstXOR[2].Compression1.U1
xor 73 48 # \\InstXOR[2].Compression2.U1
xor 64 72 # \\InstXOR[3].Compression1.U1
xor 47 71 # \\InstXOR[3].Compression2.U1
xor 70 69 # \\InstXOR[4].Compression2.U1
out 78 4_0 # out1[4]
out 67 3_0 # out1[3]
out 81 2_0 # out1[2]
out 83 1_0 # out1[1]
out 68 0_0 # out1[0]
out 79 4_1 # out2[4]
out 80 3_1 # out2[3]
out 82 2_1 # out2[2]
out 84 1_1 # out2[1]
out 85 0_1 # out2[0]
